
ATSAMR34_LORAWAN_PULSE_COUNTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001d480  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001d480  0001d480  0002d480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f0  20000000  0001d488  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  000309f0  2**0
                  CONTENTS
  4 .bss          00001498  200009f0  0001de78  000309f0  2**3
                  ALLOC
  5 .stack        00002000  20001e88  0001f310  000309f0  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  000309f0  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030a18  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008f47b  00000000  00000000  00030aa4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000d734  00000000  00000000  000bff1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00019703  00000000  00000000  000cd653  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000016d8  00000000  00000000  000e6d56  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001e30  00000000  00000000  000e842e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003397a  00000000  00000000  000ea25e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000352e8  00000000  00000000  0011dbd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b88bc  00000000  00000000  00152ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004f48  00000000  00000000  0020b77c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	88 3e 00 20 dd 3b 00 00 d9 3b 00 00 d9 3b 00 00     .>. .;...;...;..
	...
      2c:	d9 3b 00 00 00 00 00 00 00 00 00 00 d9 3b 00 00     .;...........;..
      3c:	d9 3b 00 00 d9 3b 00 00 d9 3b 00 00 c1 1e 00 00     .;...;...;......
      4c:	19 16 00 00 d9 3b 00 00 d9 3b 00 00 d9 3b 00 00     .....;...;...;..
      5c:	d1 02 00 00 4d 23 00 00 5d 23 00 00 6d 23 00 00     ....M#..]#..m#..
      6c:	7d 23 00 00 8d 23 00 00 9d 23 00 00 a1 02 00 00     }#...#...#......
      7c:	b1 02 00 00 c1 02 00 00 59 37 00 00 69 37 00 00     ........Y7..i7..
      8c:	79 37 00 00 89 37 00 00 99 37 00 00 65 13 00 00     y7...7...7..e...
      9c:	d9 3b 00 00 d9 3b 00 00 d9 3b 00 00 d9 3b 00 00     .;...;...;...;..
      ac:	d9 3b 00 00 00 00 00 00                             .;......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200009f0 	.word	0x200009f0
      d4:	00000000 	.word	0x00000000
      d8:	0001d488 	.word	0x0001d488

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200009f4 	.word	0x200009f4
     108:	0001d488 	.word	0x0001d488
     10c:	0001d488 	.word	0x0001d488
     110:	00000000 	.word	0x00000000

00000114 <pulse_counter_init>:
static void configure_sleep(void) ;

/*** GLOBAL FUNCTION DEFINITIONS ***********************************************/

void pulse_counter_init(void)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b08d      	sub	sp, #52	; 0x34
// configure external interrupt for SW0
void configure_extint(void)
{
	// configure external interrupt controller
	struct extint_chan_conf extint_chan_config ;
	extint_chan_config.gpio_pin = CONF_EIC_PIN ;
     118:	ad01      	add	r5, sp, #4
     11a:	231c      	movs	r3, #28
     11c:	9301      	str	r3, [sp, #4]
	extint_chan_config.gpio_pin_mux = CONF_EIC_MUX ;
     11e:	2400      	movs	r4, #0
     120:	9402      	str	r4, [sp, #8]
	extint_chan_config.gpio_pin_pull = EXTINT_PULL_UP ;
     122:	2601      	movs	r6, #1
     124:	722e      	strb	r6, [r5, #8]
	extint_chan_config.detection_criteria = EXTINT_DETECT_RISING ;
     126:	72ee      	strb	r6, [r5, #11]
	extint_chan_config.filter_input_signal = true ;
     128:	72ae      	strb	r6, [r5, #10]
	extint_chan_set_config(CONF_EIC_CHAN, &extint_chan_config) ;
     12a:	0029      	movs	r1, r5
     12c:	2008      	movs	r0, #8
     12e:	4b39      	ldr	r3, [pc, #228]	; (214 <pulse_counter_init+0x100>)
     130:	4798      	blx	r3
	
	// configure external interrupt module to be an event generator
	struct extint_events extint_event_config ;
	extint_event_config.generate_event_on_detect[CONF_EIC_CHAN] = true ;
     132:	af04      	add	r7, sp, #16
     134:	723e      	strb	r6, [r7, #8]
	extint_enable_events(&extint_event_config) ;
     136:	0038      	movs	r0, r7
     138:	4b37      	ldr	r3, [pc, #220]	; (218 <pulse_counter_init+0x104>)
     13a:	4798      	blx	r3
	// configure event system
	struct events_resource event_res ;
	
	// configure channel
	struct events_config config ;
	events_get_config_defaults(&config) ;
     13c:	0028      	movs	r0, r5
     13e:	4b37      	ldr	r3, [pc, #220]	; (21c <pulse_counter_init+0x108>)
     140:	4798      	blx	r3
	config.generator = CONF_EVENT_GENERATOR_ID ;
     142:	2314      	movs	r3, #20
     144:	70ab      	strb	r3, [r5, #2]
	config.edge_detect = EVENTS_EDGE_DETECT_RISING ;
     146:	702e      	strb	r6, [r5, #0]
	config.path = EVENTS_PATH_ASYNCHRONOUS ;
     148:	3b12      	subs	r3, #18
     14a:	706b      	strb	r3, [r5, #1]
	config.run_in_standby = true ;
     14c:	712e      	strb	r6, [r5, #4]
	events_allocate(&event_res, &config) ;
     14e:	0029      	movs	r1, r5
     150:	0038      	movs	r0, r7
     152:	4b33      	ldr	r3, [pc, #204]	; (220 <pulse_counter_init+0x10c>)
     154:	4798      	blx	r3
	
	// configure user
	events_attach_user(&event_res, CONF_EVENT_USER_ID) ;
     156:	211e      	movs	r1, #30
     158:	0038      	movs	r0, r7
     15a:	4b32      	ldr	r3, [pc, #200]	; (224 <pulse_counter_init+0x110>)
     15c:	4798      	blx	r3
// configure_tc
void configure_tc(void)
{
	// configure TC module for counting
	static struct tc_config tc_counter_config ;
	tc_reset(&tc_counter_module) ;
     15e:	4d32      	ldr	r5, [pc, #200]	; (228 <pulse_counter_init+0x114>)
     160:	0028      	movs	r0, r5
     162:	4b32      	ldr	r3, [pc, #200]	; (22c <pulse_counter_init+0x118>)
     164:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     166:	4a32      	ldr	r2, [pc, #200]	; (230 <pulse_counter_init+0x11c>)
     168:	2300      	movs	r3, #0
     16a:	7014      	strb	r4, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     16c:	70d4      	strb	r4, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
     16e:	2100      	movs	r1, #0
     170:	8094      	strh	r4, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     172:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     174:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     176:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     178:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     17a:	7293      	strb	r3, [r2, #10]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     17c:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     17e:	7313      	strb	r3, [r2, #12]
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     180:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     182:	7353      	strb	r3, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     184:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     186:	6154      	str	r4, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     188:	6194      	str	r4, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     18a:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     18c:	6214      	str	r4, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     18e:	6254      	str	r4, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     190:	8514      	strh	r4, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     192:	8554      	strh	r4, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     194:	8594      	strh	r4, [r2, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
     196:	2334      	movs	r3, #52	; 0x34
     198:	54d1      	strb	r1, [r2, r3]
	tc_get_config_defaults(&tc_counter_config) ;
	tc_counter_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV1 ;
	tc_counter_config.count_direction = TC_COUNT_DIRECTION_UP ;
	tc_counter_config.counter_size = TC_COUNTER_SIZE_16BIT ;
	tc_counter_config.on_demand = true ;
     19a:	7096      	strb	r6, [r2, #2]
	tc_counter_config.run_in_standby = true ;
     19c:	7056      	strb	r6, [r2, #1]
	tc_init(&tc_counter_module, CONF_TC, &tc_counter_config) ;
     19e:	4925      	ldr	r1, [pc, #148]	; (234 <pulse_counter_init+0x120>)
     1a0:	0028      	movs	r0, r5
     1a2:	4b25      	ldr	r3, [pc, #148]	; (238 <pulse_counter_init+0x124>)
     1a4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(events);

	Tc *const tc_module = module_inst->hw;
     1a6:	682a      	ldr	r2, [r5, #0]
		if (events->generate_event_on_compare_channel[i] == true) {
			event_mask |= (TC_EVCTRL_MCEO(1) << i);
		}
	}

	tc_module->COUNT8.EVCTRL.reg |= event_mask | events->event_action;
     1a8:	88d3      	ldrh	r3, [r2, #6]
     1aa:	2122      	movs	r1, #34	; 0x22
     1ac:	430b      	orrs	r3, r1
     1ae:	80d3      	strh	r3, [r2, #6]
	return (tc_module->SYNCBUSY.reg);
     1b0:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     1b2:	2b00      	cmp	r3, #0
     1b4:	d1fc      	bne.n	1b0 <pulse_counter_init+0x9c>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     1b6:	6813      	ldr	r3, [r2, #0]
     1b8:	2102      	movs	r1, #2
     1ba:	430b      	orrs	r3, r1
     1bc:	6013      	str	r3, [r2, #0]

// configure sleep
static void configure_sleep(void)
{
	/* Disable BOD33 */
	SUPC->BOD33.reg &= ~(SUPC_BOD33_ENABLE);
     1be:	4a1f      	ldr	r2, [pc, #124]	; (23c <pulse_counter_init+0x128>)
     1c0:	6913      	ldr	r3, [r2, #16]
     1c2:	438b      	bics	r3, r1
     1c4:	6113      	str	r3, [r2, #16]

	/* Select BUCK converter as the main voltage regulator in active mode */
	SUPC->VREG.bit.SEL = SUPC_VREG_SEL_BUCK_Val;
     1c6:	6993      	ldr	r3, [r2, #24]
     1c8:	310a      	adds	r1, #10
     1ca:	438b      	bics	r3, r1
     1cc:	3908      	subs	r1, #8
     1ce:	430b      	orrs	r3, r1
     1d0:	6193      	str	r3, [r2, #24]
	/* Wait for the regulator switch to be completed */
	while(!(SUPC->STATUS.reg & SUPC_STATUS_VREGRDY));
     1d2:	0011      	movs	r1, r2
     1d4:	2280      	movs	r2, #128	; 0x80
     1d6:	0052      	lsls	r2, r2, #1
     1d8:	68cb      	ldr	r3, [r1, #12]
     1da:	4213      	tst	r3, r2
     1dc:	d0fc      	beq.n	1d8 <pulse_counter_init+0xc4>

	/* Set Voltage Regulator Low power Mode Efficiency */
	SUPC->VREG.bit.LPEFF = 0x1;
     1de:	4b17      	ldr	r3, [pc, #92]	; (23c <pulse_counter_init+0x128>)
     1e0:	6999      	ldr	r1, [r3, #24]
     1e2:	2280      	movs	r2, #128	; 0x80
     1e4:	0052      	lsls	r2, r2, #1
     1e6:	430a      	orrs	r2, r1
     1e8:	619a      	str	r2, [r3, #24]

	/* Apply SAM L21 Erratum 15264 */
	SUPC->VREG.bit.RUNSTDBY = 0x1;
     1ea:	699a      	ldr	r2, [r3, #24]
     1ec:	2140      	movs	r1, #64	; 0x40
     1ee:	430a      	orrs	r2, r1
     1f0:	619a      	str	r2, [r3, #24]
	SUPC->VREG.bit.STDBYPL0 = 0x1;
     1f2:	699a      	ldr	r2, [r3, #24]
     1f4:	3920      	subs	r1, #32
     1f6:	430a      	orrs	r2, r1
     1f8:	619a      	str	r2, [r3, #24]
	
	/* SRAM configuration in standby */
	PM->STDBYCFG.reg = PM_STDBYCFG_BBIASHS(1) | PM_STDBYCFG_VREGSMOD_LP ;
     1fa:	2380      	movs	r3, #128	; 0x80
     1fc:	05db      	lsls	r3, r3, #23
     1fe:	2290      	movs	r2, #144	; 0x90
     200:	00d2      	lsls	r2, r2, #3
     202:	811a      	strh	r2, [r3, #8]
	PM->SLEEPCFG.reg = PM_SLEEPCFG_SLEEPMODE_STANDBY ;
     204:	2204      	movs	r2, #4
     206:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != PM_SLEEPCFG_SLEEPMODE_STANDBY) ;
     208:	001a      	movs	r2, r3
     20a:	7853      	ldrb	r3, [r2, #1]
     20c:	2b04      	cmp	r3, #4
     20e:	d1fc      	bne.n	20a <pulse_counter_init+0xf6>
}
     210:	b00d      	add	sp, #52	; 0x34
     212:	bdf0      	pop	{r4, r5, r6, r7, pc}
     214:	00001721 	.word	0x00001721
     218:	000017ad 	.word	0x000017ad
     21c:	0000032d 	.word	0x0000032d
     220:	00000341 	.word	0x00000341
     224:	000003f5 	.word	0x000003f5
     228:	20000a44 	.word	0x20000a44
     22c:	00003b9d 	.word	0x00003b9d
     230:	20000a0c 	.word	0x20000a0c
     234:	43000800 	.word	0x43000800
     238:	000037e5 	.word	0x000037e5
     23c:	40001400 	.word	0x40001400

00000240 <pulse_counter_getValue>:
{
     240:	b510      	push	{r4, lr}
	return tc_get_count_value(&tc_counter_module) ;
     242:	4802      	ldr	r0, [pc, #8]	; (24c <pulse_counter_getValue+0xc>)
     244:	4b02      	ldr	r3, [pc, #8]	; (250 <pulse_counter_getValue+0x10>)
     246:	4798      	blx	r3
}
     248:	bd10      	pop	{r4, pc}
     24a:	46c0      	nop			; (mov r8, r8)
     24c:	20000a44 	.word	0x20000a44
     250:	00003ad5 	.word	0x00003ad5

00000254 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     254:	b5f0      	push	{r4, r5, r6, r7, lr}
     256:	46c6      	mov	lr, r8
     258:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     25a:	0080      	lsls	r0, r0, #2
     25c:	4b0e      	ldr	r3, [pc, #56]	; (298 <_tcc_interrupt_handler+0x44>)
     25e:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     260:	683b      	ldr	r3, [r7, #0]
     262:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     266:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     268:	4013      	ands	r3, r2
     26a:	401e      	ands	r6, r3
     26c:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     26e:	4b0b      	ldr	r3, [pc, #44]	; (29c <_tcc_interrupt_handler+0x48>)
     270:	4698      	mov	r8, r3
     272:	e002      	b.n	27a <_tcc_interrupt_handler+0x26>
     274:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     276:	2c30      	cmp	r4, #48	; 0x30
     278:	d00a      	beq.n	290 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     27a:	4643      	mov	r3, r8
     27c:	58e5      	ldr	r5, [r4, r3]
     27e:	4235      	tst	r5, r6
     280:	d0f8      	beq.n	274 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     282:	193b      	adds	r3, r7, r4
     284:	685b      	ldr	r3, [r3, #4]
     286:	0038      	movs	r0, r7
     288:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     28a:	683b      	ldr	r3, [r7, #0]
     28c:	62dd      	str	r5, [r3, #44]	; 0x2c
     28e:	e7f1      	b.n	274 <_tcc_interrupt_handler+0x20>
		}
	}
}
     290:	bc04      	pop	{r2}
     292:	4690      	mov	r8, r2
     294:	bdf0      	pop	{r4, r5, r6, r7, pc}
     296:	46c0      	nop			; (mov r8, r8)
     298:	20001054 	.word	0x20001054
     29c:	0001bc8c 	.word	0x0001bc8c

000002a0 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     2a0:	b510      	push	{r4, lr}
     2a2:	2000      	movs	r0, #0
     2a4:	4b01      	ldr	r3, [pc, #4]	; (2ac <TCC0_Handler+0xc>)
     2a6:	4798      	blx	r3
     2a8:	bd10      	pop	{r4, pc}
     2aa:	46c0      	nop			; (mov r8, r8)
     2ac:	00000255 	.word	0x00000255

000002b0 <TCC1_Handler>:
     2b0:	b510      	push	{r4, lr}
     2b2:	2001      	movs	r0, #1
     2b4:	4b01      	ldr	r3, [pc, #4]	; (2bc <TCC1_Handler+0xc>)
     2b6:	4798      	blx	r3
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	00000255 	.word	0x00000255

000002c0 <TCC2_Handler>:
     2c0:	b510      	push	{r4, lr}
     2c2:	2002      	movs	r0, #2
     2c4:	4b01      	ldr	r3, [pc, #4]	; (2cc <TCC2_Handler+0xc>)
     2c6:	4798      	blx	r3
     2c8:	bd10      	pop	{r4, pc}
     2ca:	46c0      	nop			; (mov r8, r8)
     2cc:	00000255 	.word	0x00000255

000002d0 <EVSYS_Handler>:

	return STATUS_OK;
}

void EVSYS_Handler(void)
{
     2d0:	b510      	push	{r4, lr}
	struct events_hook *current_hook = _events_inst.hook_list;
     2d2:	4b0c      	ldr	r3, [pc, #48]	; (304 <EVSYS_Handler+0x34>)
     2d4:	691c      	ldr	r4, [r3, #16]
	uint32_t flag;

	/* Synch the interrupt flag buffer with the hardware register */
	flag = EVSYS->INTFLAG.reg;
     2d6:	2186      	movs	r1, #134	; 0x86
     2d8:	05c9      	lsls	r1, r1, #23
     2da:	698a      	ldr	r2, [r1, #24]
	_events_inst.interrupt_flag_buffer |= flag;
     2dc:	6898      	ldr	r0, [r3, #8]
     2de:	4302      	orrs	r2, r0
     2e0:	609a      	str	r2, [r3, #8]
	/* Clear all hardware interrupt flags */
	EVSYS->INTFLAG.reg = _EVENTS_INTFLAGS_MASK;
     2e2:	4b09      	ldr	r3, [pc, #36]	; (308 <EVSYS_Handler+0x38>)
     2e4:	618b      	str	r3, [r1, #24]

	/* Traverse the linked list */
	while (current_hook != NULL) {
     2e6:	2c00      	cmp	r4, #0
     2e8:	d005      	beq.n	2f6 <EVSYS_Handler+0x26>
		current_hook->hook_func(current_hook->resource);
     2ea:	6820      	ldr	r0, [r4, #0]
     2ec:	6863      	ldr	r3, [r4, #4]
     2ee:	4798      	blx	r3
		current_hook = current_hook->next;
     2f0:	68a4      	ldr	r4, [r4, #8]
	while (current_hook != NULL) {
     2f2:	2c00      	cmp	r4, #0
     2f4:	d1f9      	bne.n	2ea <EVSYS_Handler+0x1a>
	}

	/* Clear acknowledged interrupt sources from the interrupt flag buffer */
	flag = _events_inst.interrupt_flag_ack_buffer;
     2f6:	4b03      	ldr	r3, [pc, #12]	; (304 <EVSYS_Handler+0x34>)
     2f8:	68d9      	ldr	r1, [r3, #12]
	_events_inst.interrupt_flag_buffer &= ~flag;
     2fa:	689a      	ldr	r2, [r3, #8]
     2fc:	438a      	bics	r2, r1
     2fe:	609a      	str	r2, [r3, #8]
}
     300:	bd10      	pop	{r4, pc}
     302:	46c0      	nop			; (mov r8, r8)
     304:	20000000 	.word	0x20000000
     308:	0fff0fff 	.word	0x0fff0fff

0000030c <_system_events_init>:

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     30c:	4906      	ldr	r1, [pc, #24]	; (328 <_system_events_init+0x1c>)
     30e:	6a0b      	ldr	r3, [r1, #32]
     310:	2201      	movs	r2, #1
     312:	4313      	orrs	r3, r2
     314:	620b      	str	r3, [r1, #32]
	/* Enable EVSYS register interface */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_EVSYS);
#endif

	/* Make sure the EVSYS module is properly reset */
	EVSYS->CTRLA.reg = EVSYS_CTRLA_SWRST;
     316:	2386      	movs	r3, #134	; 0x86
     318:	05db      	lsls	r3, r3, #23
     31a:	701a      	strb	r2, [r3, #0]

	while (EVSYS->CTRLA.reg & EVSYS_CTRLA_SWRST) {
     31c:	0019      	movs	r1, r3
     31e:	780b      	ldrb	r3, [r1, #0]
     320:	4213      	tst	r3, r2
     322:	d1fc      	bne.n	31e <_system_events_init+0x12>
	}
}
     324:	4770      	bx	lr
     326:	46c0      	nop			; (mov r8, r8)
     328:	40000400 	.word	0x40000400

0000032c <events_get_config_defaults>:
void events_get_config_defaults(struct events_config *config)
{
	/* Check that config is something other than NULL */
	Assert(config);

	config->edge_detect  = EVENTS_EDGE_DETECT_RISING;
     32c:	2301      	movs	r3, #1
     32e:	7003      	strb	r3, [r0, #0]
	config->path         = EVENTS_PATH_SYNCHRONOUS;
     330:	2300      	movs	r3, #0
     332:	7043      	strb	r3, [r0, #1]
	config->generator    = EVSYS_ID_GEN_NONE;
     334:	7083      	strb	r3, [r0, #2]
	config->clock_source = GCLK_GENERATOR_0;
     336:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     338:	7103      	strb	r3, [r0, #4]
	config->on_demand    = false;
     33a:	7143      	strb	r3, [r0, #5]
}
     33c:	4770      	bx	lr
	...

00000340 <events_allocate>:

enum status_code events_allocate(
		struct events_resource *resource,
		struct events_config *config)
{
     340:	b570      	push	{r4, r5, r6, lr}
     342:	b082      	sub	sp, #8
     344:	0005      	movs	r5, r0
     346:	000e      	movs	r6, r1
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     348:	4b25      	ldr	r3, [pc, #148]	; (3e0 <events_allocate+0xa0>)
     34a:	4798      	blx	r3
	tmp = _events_inst.allocated_channels;
     34c:	4b25      	ldr	r3, [pc, #148]	; (3e4 <events_allocate+0xa4>)
     34e:	681b      	ldr	r3, [r3, #0]
		if(!(tmp & 0x00000001)) {
     350:	07da      	lsls	r2, r3, #31
     352:	d50e      	bpl.n	372 <events_allocate+0x32>
		tmp = tmp >> 1;
     354:	085b      	lsrs	r3, r3, #1
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     356:	2401      	movs	r4, #1
		if(!(tmp & 0x00000001)) {
     358:	2201      	movs	r2, #1
     35a:	421a      	tst	r2, r3
     35c:	d00a      	beq.n	374 <events_allocate+0x34>
		tmp = tmp >> 1;
     35e:	085b      	lsrs	r3, r3, #1
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     360:	3401      	adds	r4, #1
     362:	b2e4      	uxtb	r4, r4
     364:	2c0c      	cmp	r4, #12
     366:	d1f8      	bne.n	35a <events_allocate+0x1a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     368:	4b1f      	ldr	r3, [pc, #124]	; (3e8 <events_allocate+0xa8>)
     36a:	4798      	blx	r3
	Assert(resource);

	new_channel = _events_find_first_free_channel_and_allocate();

	if(new_channel == EVENTS_INVALID_CHANNEL) {
		return STATUS_ERR_NOT_FOUND;
     36c:	2014      	movs	r0, #20
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
			EVSYS_CHANNEL_EDGSEL(config->edge_detect);

	return STATUS_OK;
}
     36e:	b002      	add	sp, #8
     370:	bd70      	pop	{r4, r5, r6, pc}
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     372:	2400      	movs	r4, #0
			_events_inst.allocated_channels |= 1 << count;
     374:	4a1b      	ldr	r2, [pc, #108]	; (3e4 <events_allocate+0xa4>)
     376:	6811      	ldr	r1, [r2, #0]
     378:	2301      	movs	r3, #1
     37a:	40a3      	lsls	r3, r4
     37c:	430b      	orrs	r3, r1
     37e:	6013      	str	r3, [r2, #0]
			_events_inst.free_channels--;
     380:	7913      	ldrb	r3, [r2, #4]
     382:	3b01      	subs	r3, #1
     384:	7113      	strb	r3, [r2, #4]
     386:	4b18      	ldr	r3, [pc, #96]	; (3e8 <events_allocate+0xa8>)
     388:	4798      	blx	r3
		return STATUS_ERR_NOT_FOUND;
     38a:	2014      	movs	r0, #20
	if(new_channel == EVENTS_INVALID_CHANNEL) {
     38c:	2cff      	cmp	r4, #255	; 0xff
     38e:	d0ee      	beq.n	36e <events_allocate+0x2e>
	resource->channel = new_channel;
     390:	702c      	strb	r4, [r5, #0]
	if (config->path != EVENTS_PATH_ASYNCHRONOUS) {
     392:	7873      	ldrb	r3, [r6, #1]
     394:	2b02      	cmp	r3, #2
     396:	d00a      	beq.n	3ae <events_allocate+0x6e>
		gclk_chan_conf.source_generator =
     398:	a901      	add	r1, sp, #4
     39a:	78f3      	ldrb	r3, [r6, #3]
     39c:	700b      	strb	r3, [r1, #0]
		system_gclk_chan_set_config(EVSYS_GCLK_ID_0 + new_channel, &gclk_chan_conf);
     39e:	3405      	adds	r4, #5
     3a0:	b2e4      	uxtb	r4, r4
     3a2:	0020      	movs	r0, r4
     3a4:	4b11      	ldr	r3, [pc, #68]	; (3ec <events_allocate+0xac>)
     3a6:	4798      	blx	r3
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
     3a8:	0020      	movs	r0, r4
     3aa:	4b11      	ldr	r3, [pc, #68]	; (3f0 <events_allocate+0xb0>)
     3ac:	4798      	blx	r3
	resource->channel_reg = EVSYS_CHANNEL_EVGEN(config->generator)           |
     3ae:	78b2      	ldrb	r2, [r6, #2]
     3b0:	237f      	movs	r3, #127	; 0x7f
     3b2:	4013      	ands	r3, r2
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     3b4:	7932      	ldrb	r2, [r6, #4]
     3b6:	0392      	lsls	r2, r2, #14
     3b8:	4313      	orrs	r3, r2
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
     3ba:	7972      	ldrb	r2, [r6, #5]
     3bc:	03d2      	lsls	r2, r2, #15
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     3be:	4313      	orrs	r3, r2
			EVSYS_CHANNEL_PATH(config->path)                                 |
     3c0:	7872      	ldrb	r2, [r6, #1]
     3c2:	0212      	lsls	r2, r2, #8
     3c4:	21c0      	movs	r1, #192	; 0xc0
     3c6:	0089      	lsls	r1, r1, #2
     3c8:	400a      	ands	r2, r1
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     3ca:	4313      	orrs	r3, r2
			EVSYS_CHANNEL_EDGSEL(config->edge_detect);
     3cc:	7832      	ldrb	r2, [r6, #0]
     3ce:	0292      	lsls	r2, r2, #10
     3d0:	21c0      	movs	r1, #192	; 0xc0
     3d2:	0109      	lsls	r1, r1, #4
     3d4:	400a      	ands	r2, r1
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
     3d6:	4313      	orrs	r3, r2
	resource->channel_reg = EVSYS_CHANNEL_EVGEN(config->generator)           |
     3d8:	606b      	str	r3, [r5, #4]
	return STATUS_OK;
     3da:	2000      	movs	r0, #0
     3dc:	e7c7      	b.n	36e <events_allocate+0x2e>
     3de:	46c0      	nop			; (mov r8, r8)
     3e0:	00000e59 	.word	0x00000e59
     3e4:	20000000 	.word	0x20000000
     3e8:	00000e99 	.word	0x00000e99
     3ec:	00003565 	.word	0x00003565
     3f0:	000034f5 	.word	0x000034f5

000003f4 <events_attach_user>:
enum status_code events_attach_user(struct events_resource *resource, uint8_t user_id)
{
	Assert(resource);

	/* First configure user multiplexer: channel number is n + 1 */
	EVSYS->USER[user_id].reg = EVSYS_USER_CHANNEL(resource->channel + 1);
     3f4:	7802      	ldrb	r2, [r0, #0]
     3f6:	3201      	adds	r2, #1
     3f8:	231f      	movs	r3, #31
     3fa:	4013      	ands	r3, r2
     3fc:	2286      	movs	r2, #134	; 0x86
     3fe:	05d2      	lsls	r2, r2, #23
     400:	3120      	adds	r1, #32
     402:	0089      	lsls	r1, r1, #2
     404:	508b      	str	r3, [r1, r2]

	/* Then configure the channel */
	EVSYS->CHANNEL[resource->channel].reg = resource->channel_reg;
     406:	7803      	ldrb	r3, [r0, #0]
     408:	6841      	ldr	r1, [r0, #4]
     40a:	3308      	adds	r3, #8
     40c:	009b      	lsls	r3, r3, #2
     40e:	5099      	str	r1, [r3, r2]

	return STATUS_OK;
}
     410:	2000      	movs	r0, #0
     412:	4770      	bx	lr

00000414 <appdata_callback>:
			 Application data
 \param[in]  *appHandle - callback handle
 \param[in]  *appData - callback parameters
********************************************************************************/
static void appdata_callback(void *appHandle, appCbParams_t *appdata)
{
     414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_INVALID_REQUEST;

	if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
     416:	780b      	ldrb	r3, [r1, #0]
     418:	2b02      	cmp	r3, #2
     41a:	d003      	beq.n	424 <appdata_callback+0x10>
			default:
			printf("UNKNOWN ERROR\n\r");
			break;
		}
	}
	else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
     41c:	2b04      	cmp	r3, #4
     41e:	d100      	bne.n	422 <appdata_callback+0xe>
     420:	e096      	b.n	550 <appdata_callback+0x13c>
			printf("\n\rUNKNOWN ERROR\n\r");
			break;
		}
		printf("\n\r*************************************************\n\r");
	}
}
     422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch(status)
     424:	7b4b      	ldrb	r3, [r1, #13]
     426:	2b1e      	cmp	r3, #30
     428:	d900      	bls.n	42c <appdata_callback+0x18>
     42a:	e08d      	b.n	548 <appdata_callback+0x134>
     42c:	009b      	lsls	r3, r3, #2
     42e:	4a8b      	ldr	r2, [pc, #556]	; (65c <appdata_callback+0x248>)
     430:	58d3      	ldr	r3, [r2, r3]
     432:	469f      	mov	pc, r3
				uint8_t dataLength = appdata->param.rxData.dataLength ;
     434:	7b0e      	ldrb	r6, [r1, #12]
				if((dataLength > 0U) && (NULL != pData))
     436:	2e00      	cmp	r6, #0
     438:	d01e      	beq.n	478 <appdata_callback+0x64>
				uint8_t *pData = appdata->param.rxData.pData ;
     43a:	688f      	ldr	r7, [r1, #8]
				if((dataLength > 0U) && (NULL != pData))
     43c:	2f00      	cmp	r7, #0
     43e:	d01b      	beq.n	478 <appdata_callback+0x64>
					printf("*** Received DL Data ***\n\r") ;
     440:	4887      	ldr	r0, [pc, #540]	; (660 <appdata_callback+0x24c>)
     442:	4c88      	ldr	r4, [pc, #544]	; (664 <appdata_callback+0x250>)
     444:	47a0      	blx	r4
					printf("\nFrame Received at port %d\n\r", pData[0]) ;
     446:	7839      	ldrb	r1, [r7, #0]
     448:	4887      	ldr	r0, [pc, #540]	; (668 <appdata_callback+0x254>)
     44a:	47a0      	blx	r4
					printf("\nFrame Length - %d\n\r", dataLength) ;
     44c:	0031      	movs	r1, r6
     44e:	4887      	ldr	r0, [pc, #540]	; (66c <appdata_callback+0x258>)
     450:	47a0      	blx	r4
					printf ("\nPayload: ") ;
     452:	4887      	ldr	r0, [pc, #540]	; (670 <appdata_callback+0x25c>)
     454:	47a0      	blx	r4
					for (uint8_t i = 0; i < dataLength - 1; i++)
     456:	3e01      	subs	r6, #1
     458:	2e00      	cmp	r6, #0
     45a:	dd09      	ble.n	470 <appdata_callback+0x5c>
     45c:	2400      	movs	r4, #0
						printf("%0x", pData[i+1]) ;
     45e:	4d81      	ldr	r5, [pc, #516]	; (664 <appdata_callback+0x250>)
     460:	193b      	adds	r3, r7, r4
     462:	7859      	ldrb	r1, [r3, #1]
     464:	4883      	ldr	r0, [pc, #524]	; (674 <appdata_callback+0x260>)
     466:	47a8      	blx	r5
					for (uint8_t i = 0; i < dataLength - 1; i++)
     468:	3401      	adds	r4, #1
     46a:	b2e4      	uxtb	r4, r4
     46c:	42b4      	cmp	r4, r6
     46e:	dbf7      	blt.n	460 <appdata_callback+0x4c>
					printf("\r\n*************************\r\n") ;
     470:	4881      	ldr	r0, [pc, #516]	; (678 <appdata_callback+0x264>)
     472:	4b82      	ldr	r3, [pc, #520]	; (67c <appdata_callback+0x268>)
     474:	4798      	blx	r3
     476:	e7d4      	b.n	422 <appdata_callback+0xe>
					printf("Received ACK for Confirmed data\r\n") ;
     478:	4881      	ldr	r0, [pc, #516]	; (680 <appdata_callback+0x26c>)
     47a:	4b80      	ldr	r3, [pc, #512]	; (67c <appdata_callback+0x268>)
     47c:	4798      	blx	r3
     47e:	e7d0      	b.n	422 <appdata_callback+0xe>
				printf("\n\rRADIO_NO_DATA \n\r");
     480:	4880      	ldr	r0, [pc, #512]	; (684 <appdata_callback+0x270>)
     482:	4b78      	ldr	r3, [pc, #480]	; (664 <appdata_callback+0x250>)
     484:	4798      	blx	r3
			break;
     486:	e7cc      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_DATA_SIZE \n\r");
     488:	487f      	ldr	r0, [pc, #508]	; (688 <appdata_callback+0x274>)
     48a:	4b76      	ldr	r3, [pc, #472]	; (664 <appdata_callback+0x250>)
     48c:	4798      	blx	r3
			break;
     48e:	e7c8      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_INVALID_REQ \n\r");
     490:	487e      	ldr	r0, [pc, #504]	; (68c <appdata_callback+0x278>)
     492:	4b74      	ldr	r3, [pc, #464]	; (664 <appdata_callback+0x250>)
     494:	4798      	blx	r3
			break;
     496:	e7c4      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_BUSY \n\r");
     498:	487d      	ldr	r0, [pc, #500]	; (690 <appdata_callback+0x27c>)
     49a:	4b72      	ldr	r3, [pc, #456]	; (664 <appdata_callback+0x250>)
     49c:	4798      	blx	r3
			break;
     49e:	e7c0      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_OUT_OF_RANGE \n\r");
     4a0:	487c      	ldr	r0, [pc, #496]	; (694 <appdata_callback+0x280>)
     4a2:	4b70      	ldr	r3, [pc, #448]	; (664 <appdata_callback+0x250>)
     4a4:	4798      	blx	r3
			break;
     4a6:	e7bc      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
     4a8:	487b      	ldr	r0, [pc, #492]	; (698 <appdata_callback+0x284>)
     4aa:	4b6e      	ldr	r3, [pc, #440]	; (664 <appdata_callback+0x250>)
     4ac:	4798      	blx	r3
			break;
     4ae:	e7b8      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRADIO_CHANNEL_BUSY \n\r");
     4b0:	487a      	ldr	r0, [pc, #488]	; (69c <appdata_callback+0x288>)
     4b2:	4b6c      	ldr	r3, [pc, #432]	; (664 <appdata_callback+0x250>)
     4b4:	4798      	blx	r3
			break;
     4b6:	e7b4      	b.n	422 <appdata_callback+0xe>
			printf("\n\rNWK_NOT_JOINED \n\r");
     4b8:	4879      	ldr	r0, [pc, #484]	; (6a0 <appdata_callback+0x28c>)
     4ba:	4b6a      	ldr	r3, [pc, #424]	; (664 <appdata_callback+0x250>)
     4bc:	4798      	blx	r3
			break;
     4be:	e7b0      	b.n	422 <appdata_callback+0xe>
			printf("\n\rINVALID_PARAMETER \n\r");
     4c0:	4878      	ldr	r0, [pc, #480]	; (6a4 <appdata_callback+0x290>)
     4c2:	4b68      	ldr	r3, [pc, #416]	; (664 <appdata_callback+0x250>)
     4c4:	4798      	blx	r3
			break;
     4c6:	e7ac      	b.n	422 <appdata_callback+0xe>
			printf("\n\rKEYS_NOT_INITIALIZED \n\r");
     4c8:	4877      	ldr	r0, [pc, #476]	; (6a8 <appdata_callback+0x294>)
     4ca:	4b66      	ldr	r3, [pc, #408]	; (664 <appdata_callback+0x250>)
     4cc:	4798      	blx	r3
			break;
     4ce:	e7a8      	b.n	422 <appdata_callback+0xe>
			printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
     4d0:	4876      	ldr	r0, [pc, #472]	; (6ac <appdata_callback+0x298>)
     4d2:	4b64      	ldr	r3, [pc, #400]	; (664 <appdata_callback+0x250>)
     4d4:	4798      	blx	r3
			break;
     4d6:	e7a4      	b.n	422 <appdata_callback+0xe>
			printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
     4d8:	4875      	ldr	r0, [pc, #468]	; (6b0 <appdata_callback+0x29c>)
     4da:	4b62      	ldr	r3, [pc, #392]	; (664 <appdata_callback+0x250>)
     4dc:	4798      	blx	r3
			break;
     4de:	e7a0      	b.n	422 <appdata_callback+0xe>
			printf("\n\rINVALID_BUFFER_LENGTH \n\r");
     4e0:	4874      	ldr	r0, [pc, #464]	; (6b4 <appdata_callback+0x2a0>)
     4e2:	4b60      	ldr	r3, [pc, #384]	; (664 <appdata_callback+0x250>)
     4e4:	4798      	blx	r3
			break;
     4e6:	e79c      	b.n	422 <appdata_callback+0xe>
			printf("\n\rMAC_PAUSED  \n\r");
     4e8:	4873      	ldr	r0, [pc, #460]	; (6b8 <appdata_callback+0x2a4>)
     4ea:	4b5e      	ldr	r3, [pc, #376]	; (664 <appdata_callback+0x250>)
     4ec:	4798      	blx	r3
			break;
     4ee:	e798      	b.n	422 <appdata_callback+0xe>
			printf("\n\rNO_CHANNELS_FOUND \n\r");
     4f0:	4872      	ldr	r0, [pc, #456]	; (6bc <appdata_callback+0x2a8>)
     4f2:	4b5c      	ldr	r3, [pc, #368]	; (664 <appdata_callback+0x250>)
     4f4:	4798      	blx	r3
			break;
     4f6:	e794      	b.n	422 <appdata_callback+0xe>
			printf("\n\rBUSY\n\r");
     4f8:	4871      	ldr	r0, [pc, #452]	; (6c0 <appdata_callback+0x2ac>)
     4fa:	4b5a      	ldr	r3, [pc, #360]	; (664 <appdata_callback+0x250>)
     4fc:	4798      	blx	r3
			break;
     4fe:	e790      	b.n	422 <appdata_callback+0xe>
			printf("\n\rNO_ACK \n\r");
     500:	4870      	ldr	r0, [pc, #448]	; (6c4 <appdata_callback+0x2b0>)
     502:	4b58      	ldr	r3, [pc, #352]	; (664 <appdata_callback+0x250>)
     504:	4798      	blx	r3
			break;
     506:	e78c      	b.n	422 <appdata_callback+0xe>
			printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
     508:	486f      	ldr	r0, [pc, #444]	; (6c8 <appdata_callback+0x2b4>)
     50a:	4b56      	ldr	r3, [pc, #344]	; (664 <appdata_callback+0x250>)
     50c:	4798      	blx	r3
			break;
     50e:	e788      	b.n	422 <appdata_callback+0xe>
			printf("\n\rRESOURCE_UNAVAILABLE \n\r");
     510:	486e      	ldr	r0, [pc, #440]	; (6cc <appdata_callback+0x2b8>)
     512:	4b54      	ldr	r3, [pc, #336]	; (664 <appdata_callback+0x250>)
     514:	4798      	blx	r3
			break;
     516:	e784      	b.n	422 <appdata_callback+0xe>
			printf("\n\rINVALID_REQUEST \n\r");
     518:	486d      	ldr	r0, [pc, #436]	; (6d0 <appdata_callback+0x2bc>)
     51a:	4b52      	ldr	r3, [pc, #328]	; (664 <appdata_callback+0x250>)
     51c:	4798      	blx	r3
			break;
     51e:	e780      	b.n	422 <appdata_callback+0xe>
			printf("\n\rFCNTR_ERROR \n\r");
     520:	486c      	ldr	r0, [pc, #432]	; (6d4 <appdata_callback+0x2c0>)
     522:	4b50      	ldr	r3, [pc, #320]	; (664 <appdata_callback+0x250>)
     524:	4798      	blx	r3
			break;
     526:	e77c      	b.n	422 <appdata_callback+0xe>
			printf("\n\rMIC_ERROR \n\r");
     528:	486b      	ldr	r0, [pc, #428]	; (6d8 <appdata_callback+0x2c4>)
     52a:	4b4e      	ldr	r3, [pc, #312]	; (664 <appdata_callback+0x250>)
     52c:	4798      	blx	r3
			break;
     52e:	e778      	b.n	422 <appdata_callback+0xe>
			printf("\n\rINVALID_MTYPE \n\r");
     530:	486a      	ldr	r0, [pc, #424]	; (6dc <appdata_callback+0x2c8>)
     532:	4b4c      	ldr	r3, [pc, #304]	; (664 <appdata_callback+0x250>)
     534:	4798      	blx	r3
			break;
     536:	e774      	b.n	422 <appdata_callback+0xe>
			printf("\n\rMCAST_HDR_INVALID \n\r");
     538:	4869      	ldr	r0, [pc, #420]	; (6e0 <appdata_callback+0x2cc>)
     53a:	4b4a      	ldr	r3, [pc, #296]	; (664 <appdata_callback+0x250>)
     53c:	4798      	blx	r3
			break;
     53e:	e770      	b.n	422 <appdata_callback+0xe>
			printf("\n\rINVALID_PACKET \n\r");
     540:	4868      	ldr	r0, [pc, #416]	; (6e4 <appdata_callback+0x2d0>)
     542:	4b48      	ldr	r3, [pc, #288]	; (664 <appdata_callback+0x250>)
     544:	4798      	blx	r3
			break;
     546:	e76c      	b.n	422 <appdata_callback+0xe>
			printf("UNKNOWN ERROR\n\r");
     548:	4867      	ldr	r0, [pc, #412]	; (6e8 <appdata_callback+0x2d4>)
     54a:	4b46      	ldr	r3, [pc, #280]	; (664 <appdata_callback+0x250>)
     54c:	4798      	blx	r3
			break;
     54e:	e768      	b.n	422 <appdata_callback+0xe>
		switch(status = appdata->param.transCmpl.status)
     550:	790b      	ldrb	r3, [r1, #4]
     552:	2b1e      	cmp	r3, #30
     554:	d87d      	bhi.n	652 <appdata_callback+0x23e>
     556:	009b      	lsls	r3, r3, #2
     558:	4a64      	ldr	r2, [pc, #400]	; (6ec <appdata_callback+0x2d8>)
     55a:	58d3      	ldr	r3, [r2, r3]
     55c:	469f      	mov	pc, r3
				printf("Transmission Success\r\n") ;
     55e:	4864      	ldr	r0, [pc, #400]	; (6f0 <appdata_callback+0x2dc>)
     560:	4b46      	ldr	r3, [pc, #280]	; (67c <appdata_callback+0x268>)
     562:	4798      	blx	r3
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     564:	4963      	ldr	r1, [pc, #396]	; (6f4 <appdata_callback+0x2e0>)
     566:	2002      	movs	r0, #2
     568:	4b63      	ldr	r3, [pc, #396]	; (6f8 <appdata_callback+0x2e4>)
     56a:	4798      	blx	r3
     56c:	2200      	movs	r2, #0
     56e:	4b63      	ldr	r3, [pc, #396]	; (6fc <appdata_callback+0x2e8>)
     570:	701a      	strb	r2, [r3, #0]
		printf("\n\r*************************************************\n\r");
     572:	4863      	ldr	r0, [pc, #396]	; (700 <appdata_callback+0x2ec>)
     574:	4b3b      	ldr	r3, [pc, #236]	; (664 <appdata_callback+0x250>)
     576:	4798      	blx	r3
}
     578:	e753      	b.n	422 <appdata_callback+0xe>
				printf("Transmission Success\r\n");
     57a:	485d      	ldr	r0, [pc, #372]	; (6f0 <appdata_callback+0x2dc>)
     57c:	4b3f      	ldr	r3, [pc, #252]	; (67c <appdata_callback+0x268>)
     57e:	4798      	blx	r3
			break;
     580:	e7f7      	b.n	572 <appdata_callback+0x15e>
				printf("\n\rRADIO_NO_DATA \n\r");
     582:	4840      	ldr	r0, [pc, #256]	; (684 <appdata_callback+0x270>)
     584:	4b37      	ldr	r3, [pc, #220]	; (664 <appdata_callback+0x250>)
     586:	4798      	blx	r3
			break;
     588:	e7f3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_DATA_SIZE \n\r");
     58a:	483f      	ldr	r0, [pc, #252]	; (688 <appdata_callback+0x274>)
     58c:	4b35      	ldr	r3, [pc, #212]	; (664 <appdata_callback+0x250>)
     58e:	4798      	blx	r3
			break;
     590:	e7ef      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_INVALID_REQ \n\r");
     592:	483e      	ldr	r0, [pc, #248]	; (68c <appdata_callback+0x278>)
     594:	4b33      	ldr	r3, [pc, #204]	; (664 <appdata_callback+0x250>)
     596:	4798      	blx	r3
			break;
     598:	e7eb      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_BUSY \n\r");
     59a:	483d      	ldr	r0, [pc, #244]	; (690 <appdata_callback+0x27c>)
     59c:	4b31      	ldr	r3, [pc, #196]	; (664 <appdata_callback+0x250>)
     59e:	4798      	blx	r3
			break;
     5a0:	e7e7      	b.n	572 <appdata_callback+0x15e>
			printf("\nTx Timeout\n\r");
     5a2:	4858      	ldr	r0, [pc, #352]	; (704 <appdata_callback+0x2f0>)
     5a4:	4b2f      	ldr	r3, [pc, #188]	; (664 <appdata_callback+0x250>)
     5a6:	4798      	blx	r3
			break;
     5a8:	e7e3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_OUT_OF_RANGE \n\r");
     5aa:	483a      	ldr	r0, [pc, #232]	; (694 <appdata_callback+0x280>)
     5ac:	4b2d      	ldr	r3, [pc, #180]	; (664 <appdata_callback+0x250>)
     5ae:	4798      	blx	r3
			break;
     5b0:	e7df      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
     5b2:	4839      	ldr	r0, [pc, #228]	; (698 <appdata_callback+0x284>)
     5b4:	4b2b      	ldr	r3, [pc, #172]	; (664 <appdata_callback+0x250>)
     5b6:	4798      	blx	r3
			break;
     5b8:	e7db      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRADIO_CHANNEL_BUSY \n\r");
     5ba:	4838      	ldr	r0, [pc, #224]	; (69c <appdata_callback+0x288>)
     5bc:	4b29      	ldr	r3, [pc, #164]	; (664 <appdata_callback+0x250>)
     5be:	4798      	blx	r3
			break;
     5c0:	e7d7      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rNWK_NOT_JOINED \n\r");
     5c2:	4837      	ldr	r0, [pc, #220]	; (6a0 <appdata_callback+0x28c>)
     5c4:	4b27      	ldr	r3, [pc, #156]	; (664 <appdata_callback+0x250>)
     5c6:	4798      	blx	r3
			break;
     5c8:	e7d3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rINVALID_PARAMETER \n\r");
     5ca:	4836      	ldr	r0, [pc, #216]	; (6a4 <appdata_callback+0x290>)
     5cc:	4b25      	ldr	r3, [pc, #148]	; (664 <appdata_callback+0x250>)
     5ce:	4798      	blx	r3
			break;
     5d0:	e7cf      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rKEYS_NOT_INITIALIZED \n\r");
     5d2:	4835      	ldr	r0, [pc, #212]	; (6a8 <appdata_callback+0x294>)
     5d4:	4b23      	ldr	r3, [pc, #140]	; (664 <appdata_callback+0x250>)
     5d6:	4798      	blx	r3
			break;
     5d8:	e7cb      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
     5da:	4834      	ldr	r0, [pc, #208]	; (6ac <appdata_callback+0x298>)
     5dc:	4b21      	ldr	r3, [pc, #132]	; (664 <appdata_callback+0x250>)
     5de:	4798      	blx	r3
			break;
     5e0:	e7c7      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
     5e2:	4833      	ldr	r0, [pc, #204]	; (6b0 <appdata_callback+0x29c>)
     5e4:	4b1f      	ldr	r3, [pc, #124]	; (664 <appdata_callback+0x250>)
     5e6:	4798      	blx	r3
			break;
     5e8:	e7c3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rINVALID_BUFFER_LENGTH \n\r");
     5ea:	4832      	ldr	r0, [pc, #200]	; (6b4 <appdata_callback+0x2a0>)
     5ec:	4b1d      	ldr	r3, [pc, #116]	; (664 <appdata_callback+0x250>)
     5ee:	4798      	blx	r3
			break;
     5f0:	e7bf      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rMAC_PAUSED  \n\r");
     5f2:	4831      	ldr	r0, [pc, #196]	; (6b8 <appdata_callback+0x2a4>)
     5f4:	4b1b      	ldr	r3, [pc, #108]	; (664 <appdata_callback+0x250>)
     5f6:	4798      	blx	r3
			break;
     5f8:	e7bb      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rNO_CHANNELS_FOUND \n\r");
     5fa:	4830      	ldr	r0, [pc, #192]	; (6bc <appdata_callback+0x2a8>)
     5fc:	4b19      	ldr	r3, [pc, #100]	; (664 <appdata_callback+0x250>)
     5fe:	4798      	blx	r3
			break;
     600:	e7b7      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rBUSY\n\r");
     602:	482f      	ldr	r0, [pc, #188]	; (6c0 <appdata_callback+0x2ac>)
     604:	4b17      	ldr	r3, [pc, #92]	; (664 <appdata_callback+0x250>)
     606:	4798      	blx	r3
			break;
     608:	e7b3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rNO_ACK \n\r");
     60a:	482e      	ldr	r0, [pc, #184]	; (6c4 <appdata_callback+0x2b0>)
     60c:	4b15      	ldr	r3, [pc, #84]	; (664 <appdata_callback+0x250>)
     60e:	4798      	blx	r3
			break;
     610:	e7af      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
     612:	482d      	ldr	r0, [pc, #180]	; (6c8 <appdata_callback+0x2b4>)
     614:	4b13      	ldr	r3, [pc, #76]	; (664 <appdata_callback+0x250>)
     616:	4798      	blx	r3
			break;
     618:	e7ab      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rRESOURCE_UNAVAILABLE \n\r");
     61a:	482c      	ldr	r0, [pc, #176]	; (6cc <appdata_callback+0x2b8>)
     61c:	4b11      	ldr	r3, [pc, #68]	; (664 <appdata_callback+0x250>)
     61e:	4798      	blx	r3
			break;
     620:	e7a7      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rINVALID_REQUEST \n\r");
     622:	482b      	ldr	r0, [pc, #172]	; (6d0 <appdata_callback+0x2bc>)
     624:	4b0f      	ldr	r3, [pc, #60]	; (664 <appdata_callback+0x250>)
     626:	4798      	blx	r3
			break;
     628:	e7a3      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rFCNTR_ERROR \n\r");
     62a:	482a      	ldr	r0, [pc, #168]	; (6d4 <appdata_callback+0x2c0>)
     62c:	4b0d      	ldr	r3, [pc, #52]	; (664 <appdata_callback+0x250>)
     62e:	4798      	blx	r3
			break;
     630:	e79f      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rMIC_ERROR \n\r");
     632:	4829      	ldr	r0, [pc, #164]	; (6d8 <appdata_callback+0x2c4>)
     634:	4b0b      	ldr	r3, [pc, #44]	; (664 <appdata_callback+0x250>)
     636:	4798      	blx	r3
			break;
     638:	e79b      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rINVALID_MTYPE \n\r");
     63a:	4828      	ldr	r0, [pc, #160]	; (6dc <appdata_callback+0x2c8>)
     63c:	4b09      	ldr	r3, [pc, #36]	; (664 <appdata_callback+0x250>)
     63e:	4798      	blx	r3
			break;
     640:	e797      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rMCAST_HDR_INVALID \n\r");
     642:	4827      	ldr	r0, [pc, #156]	; (6e0 <appdata_callback+0x2cc>)
     644:	4b07      	ldr	r3, [pc, #28]	; (664 <appdata_callback+0x250>)
     646:	4798      	blx	r3
			break;
     648:	e793      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rINVALID_PACKET \n\r");
     64a:	4826      	ldr	r0, [pc, #152]	; (6e4 <appdata_callback+0x2d0>)
     64c:	4b05      	ldr	r3, [pc, #20]	; (664 <appdata_callback+0x250>)
     64e:	4798      	blx	r3
			break;
     650:	e78f      	b.n	572 <appdata_callback+0x15e>
			printf("\n\rUNKNOWN ERROR\n\r");
     652:	482d      	ldr	r0, [pc, #180]	; (708 <appdata_callback+0x2f4>)
     654:	4b03      	ldr	r3, [pc, #12]	; (664 <appdata_callback+0x250>)
     656:	4798      	blx	r3
			break;
     658:	e78b      	b.n	572 <appdata_callback+0x15e>
     65a:	46c0      	nop			; (mov r8, r8)
     65c:	0001bcbc 	.word	0x0001bcbc
     660:	0001be08 	.word	0x0001be08
     664:	00015dad 	.word	0x00015dad
     668:	0001be24 	.word	0x0001be24
     66c:	0001be44 	.word	0x0001be44
     670:	0001be5c 	.word	0x0001be5c
     674:	0001be68 	.word	0x0001be68
     678:	0001be6c 	.word	0x0001be6c
     67c:	00015e71 	.word	0x00015e71
     680:	0001be8c 	.word	0x0001be8c
     684:	0001beb0 	.word	0x0001beb0
     688:	0001bec4 	.word	0x0001bec4
     68c:	0001bedc 	.word	0x0001bedc
     690:	0001bef4 	.word	0x0001bef4
     694:	0001bf04 	.word	0x0001bf04
     698:	0001bf1c 	.word	0x0001bf1c
     69c:	0001bf38 	.word	0x0001bf38
     6a0:	0001bf50 	.word	0x0001bf50
     6a4:	0001bf64 	.word	0x0001bf64
     6a8:	0001bf7c 	.word	0x0001bf7c
     6ac:	0001bf98 	.word	0x0001bf98
     6b0:	0001bfb8 	.word	0x0001bfb8
     6b4:	0001bfd8 	.word	0x0001bfd8
     6b8:	0001bff4 	.word	0x0001bff4
     6bc:	0001c008 	.word	0x0001c008
     6c0:	0001c020 	.word	0x0001c020
     6c4:	0001c02c 	.word	0x0001c02c
     6c8:	0001c038 	.word	0x0001c038
     6cc:	0001c05c 	.word	0x0001c05c
     6d0:	0001c078 	.word	0x0001c078
     6d4:	0001c090 	.word	0x0001c090
     6d8:	0001c0a4 	.word	0x0001c0a4
     6dc:	0001c0b4 	.word	0x0001c0b4
     6e0:	0001c0c8 	.word	0x0001c0c8
     6e4:	0001c0e0 	.word	0x0001c0e0
     6e8:	0001c0f4 	.word	0x0001c0f4
     6ec:	0001bd38 	.word	0x0001bd38
     6f0:	0001c104 	.word	0x0001c104
     6f4:	20000a78 	.word	0x20000a78
     6f8:	0000a80d 	.word	0x0000a80d
     6fc:	20000a79 	.word	0x20000a79
     700:	0001c140 	.word	0x0001c140
     704:	0001c11c 	.word	0x0001c11c
     708:	0001c12c 	.word	0x0001c12c

0000070c <ledTimer_callback>:
	lorawan_app_transmit(LORAWAN_UNCNF, APP_PORT, lorawanPayload, strlen(lorawanPayload)) ;
}

#if (LED == 1)
static void ledTimer_callback(void)
{
     70c:	b510      	push	{r4, lr}
     70e:	b082      	sub	sp, #8
	if (joined == false)
     710:	4b10      	ldr	r3, [pc, #64]	; (754 <ledTimer_callback+0x48>)
     712:	781b      	ldrb	r3, [r3, #0]
     714:	2b00      	cmp	r3, #0
     716:	d113      	bne.n	740 <ledTimer_callback+0x34>
  static inline uint8_t get_statusLED() { return statusLedState ; }
     718:	4b0f      	ldr	r3, [pc, #60]	; (758 <ledTimer_callback+0x4c>)
	{
		if (get_statusLED() == 1)
     71a:	781b      	ldrb	r3, [r3, #0]
     71c:	2b01      	cmp	r3, #1
     71e:	d011      	beq.n	744 <ledTimer_callback+0x38>
  static inline void set_statusLED_On() { set_LED_data(LED_AMBER, &on) ; statusLedState = true ; }
     720:	490e      	ldr	r1, [pc, #56]	; (75c <ledTimer_callback+0x50>)
     722:	2002      	movs	r0, #2
     724:	4b0e      	ldr	r3, [pc, #56]	; (760 <ledTimer_callback+0x54>)
     726:	4798      	blx	r3
     728:	2201      	movs	r2, #1
     72a:	4b0b      	ldr	r3, [pc, #44]	; (758 <ledTimer_callback+0x4c>)
     72c:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			set_statusLED_On() ;
		}
		SwTimerStart(ledTimerID, MS_TO_US(JOIN_REQUEST_LED_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)ledTimer_callback, NULL) ;
     72e:	4b0d      	ldr	r3, [pc, #52]	; (764 <ledTimer_callback+0x58>)
     730:	7818      	ldrb	r0, [r3, #0]
     732:	2300      	movs	r3, #0
     734:	9300      	str	r3, [sp, #0]
     736:	4b0c      	ldr	r3, [pc, #48]	; (768 <ledTimer_callback+0x5c>)
     738:	2200      	movs	r2, #0
     73a:	490c      	ldr	r1, [pc, #48]	; (76c <ledTimer_callback+0x60>)
     73c:	4c0c      	ldr	r4, [pc, #48]	; (770 <ledTimer_callback+0x64>)
     73e:	47a0      	blx	r4
	}
}
     740:	b002      	add	sp, #8
     742:	bd10      	pop	{r4, pc}
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     744:	490b      	ldr	r1, [pc, #44]	; (774 <ledTimer_callback+0x68>)
     746:	2002      	movs	r0, #2
     748:	4b05      	ldr	r3, [pc, #20]	; (760 <ledTimer_callback+0x54>)
     74a:	4798      	blx	r3
     74c:	2200      	movs	r2, #0
     74e:	4b02      	ldr	r3, [pc, #8]	; (758 <ledTimer_callback+0x4c>)
     750:	701a      	strb	r2, [r3, #0]
     752:	e7ec      	b.n	72e <ledTimer_callback+0x22>
     754:	20000a61 	.word	0x20000a61
     758:	20000a79 	.word	0x20000a79
     75c:	20000035 	.word	0x20000035
     760:	0000a80d 	.word	0x0000a80d
     764:	20000034 	.word	0x20000034
     768:	0000070d 	.word	0x0000070d
     76c:	0007a120 	.word	0x0007a120
     770:	0000aeb5 	.word	0x0000aeb5
     774:	20000a78 	.word	0x20000a78

00000778 <lorawan_app_init>:
{
     778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	printf("\r\n--- ATSAMR34_LORAWAN_PULSE_COUNTER ---\r\n") ;
     77a:	480f      	ldr	r0, [pc, #60]	; (7b8 <lorawan_app_init+0x40>)
     77c:	4b0f      	ldr	r3, [pc, #60]	; (7bc <lorawan_app_init+0x44>)
     77e:	4798      	blx	r3
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     780:	4f0f      	ldr	r7, [pc, #60]	; (7c0 <lorawan_app_init+0x48>)
     782:	0039      	movs	r1, r7
     784:	2002      	movs	r0, #2
     786:	4e0f      	ldr	r6, [pc, #60]	; (7c4 <lorawan_app_init+0x4c>)
     788:	47b0      	blx	r6
     78a:	4c0f      	ldr	r4, [pc, #60]	; (7c8 <lorawan_app_init+0x50>)
     78c:	2500      	movs	r5, #0
     78e:	7025      	strb	r5, [r4, #0]
  static inline void set_appLED_Off() { set_LED_data(LED_GREEN, &off) ; statusLedState = false ; }
     790:	0039      	movs	r1, r7
     792:	2003      	movs	r0, #3
     794:	47b0      	blx	r6
     796:	7025      	strb	r5, [r4, #0]
	resource_init() ;
     798:	4b0c      	ldr	r3, [pc, #48]	; (7cc <lorawan_app_init+0x54>)
     79a:	4798      	blx	r3
	HAL_RadioInit() ;
     79c:	4b0c      	ldr	r3, [pc, #48]	; (7d0 <lorawan_app_init+0x58>)
     79e:	4798      	blx	r3
	AESInit() ;
     7a0:	4b0c      	ldr	r3, [pc, #48]	; (7d4 <lorawan_app_init+0x5c>)
     7a2:	4798      	blx	r3
	SystemTimerInit() ;
     7a4:	4b0c      	ldr	r3, [pc, #48]	; (7d8 <lorawan_app_init+0x60>)
     7a6:	4798      	blx	r3
	SleepTimerInit() ;
     7a8:	4b0c      	ldr	r3, [pc, #48]	; (7dc <lorawan_app_init+0x64>)
     7aa:	4798      	blx	r3
	PDS_Init() ;
     7ac:	4b0c      	ldr	r3, [pc, #48]	; (7e0 <lorawan_app_init+0x68>)
     7ae:	4798      	blx	r3
	Stack_Init() ;
     7b0:	4b0c      	ldr	r3, [pc, #48]	; (7e4 <lorawan_app_init+0x6c>)
     7b2:	4798      	blx	r3
}
     7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7b6:	46c0      	nop			; (mov r8, r8)
     7b8:	0001c2c4 	.word	0x0001c2c4
     7bc:	00015e71 	.word	0x00015e71
     7c0:	20000a78 	.word	0x20000a78
     7c4:	0000a80d 	.word	0x0000a80d
     7c8:	20000a79 	.word	0x20000a79
     7cc:	0000a87d 	.word	0x0000a87d
     7d0:	000040ad 	.word	0x000040ad
     7d4:	0000a091 	.word	0x0000a091
     7d8:	0000ae19 	.word	0x0000ae19
     7dc:	0000449d 	.word	0x0000449d
     7e0:	0000a0c9 	.word	0x0000a0c9
     7e4:	0000b4cd 	.word	0x0000b4cd

000007e8 <lorawan_app_configuration>:
{
     7e8:	b570      	push	{r4, r5, r6, lr}
     7ea:	b08a      	sub	sp, #40	; 0x28
     7ec:	0004      	movs	r4, r0
	LORAWAN_Init(appdata_callback, joindata_callback) ;
     7ee:	494e      	ldr	r1, [pc, #312]	; (928 <lorawan_app_configuration+0x140>)
     7f0:	484e      	ldr	r0, [pc, #312]	; (92c <lorawan_app_configuration+0x144>)
     7f2:	4b4f      	ldr	r3, [pc, #316]	; (930 <lorawan_app_configuration+0x148>)
     7f4:	4798      	blx	r3
	LORAWAN_Reset(bandSelection) ;
     7f6:	0020      	movs	r0, r4
     7f8:	4b4e      	ldr	r3, [pc, #312]	; (934 <lorawan_app_configuration+0x14c>)
     7fa:	4798      	blx	r3
	if (bandSelection == ISM_NA915 || bandSelection == ISM_AU915)
     7fc:	1ea3      	subs	r3, r4, #2
     7fe:	2b01      	cmp	r3, #1
     800:	d800      	bhi.n	804 <lorawan_app_configuration+0x1c>
     802:	e078      	b.n	8f6 <lorawan_app_configuration+0x10e>
	if (bandSelection == ISM_EU868)
     804:	2c00      	cmp	r4, #0
     806:	d103      	bne.n	810 <lorawan_app_configuration+0x28>
		datarate = DR5 ;
     808:	2205      	movs	r2, #5
     80a:	2327      	movs	r3, #39	; 0x27
     80c:	446b      	add	r3, sp
     80e:	701a      	strb	r2, [r3, #0]
	status = LORAWAN_SetAttr(CURRENT_DATARATE, &datarate) ;
     810:	2127      	movs	r1, #39	; 0x27
     812:	4469      	add	r1, sp
     814:	2007      	movs	r0, #7
     816:	4c48      	ldr	r4, [pc, #288]	; (938 <lorawan_app_configuration+0x150>)
     818:	47a0      	blx	r4
	status = LORAWAN_SetAttr(DEV_EUI, demoDevEui) ;
     81a:	4948      	ldr	r1, [pc, #288]	; (93c <lorawan_app_configuration+0x154>)
     81c:	2000      	movs	r0, #0
     81e:	47a0      	blx	r4
	status = LORAWAN_SetAttr(APP_EUI, demoAppEui) ;
     820:	4947      	ldr	r1, [pc, #284]	; (940 <lorawan_app_configuration+0x158>)
     822:	2001      	movs	r0, #1
     824:	47a0      	blx	r4
	status = LORAWAN_SetAttr(APP_KEY, demoAppKey) ;
     826:	4947      	ldr	r1, [pc, #284]	; (944 <lorawan_app_configuration+0x15c>)
     828:	2003      	movs	r0, #3
     82a:	47a0      	blx	r4
	EdClass_t classType = CLASS_A ;
     82c:	2126      	movs	r1, #38	; 0x26
     82e:	4469      	add	r1, sp
     830:	2501      	movs	r5, #1
     832:	700d      	strb	r5, [r1, #0]
	status = LORAWAN_SetAttr(EDCLASS, &classType) ;
     834:	2019      	movs	r0, #25
     836:	47a0      	blx	r4
	bool adr = true ;
     838:	2125      	movs	r1, #37	; 0x25
     83a:	4469      	add	r1, sp
     83c:	700d      	strb	r5, [r1, #0]
	status = LORAWAN_SetAttr(ADR, &adr) ;
     83e:	2006      	movs	r0, #6
     840:	47a0      	blx	r4
	bool joinBackoffEnable = false ;
     842:	a909      	add	r1, sp, #36	; 0x24
     844:	2300      	movs	r3, #0
     846:	700b      	strb	r3, [r1, #0]
	LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE, &joinBackoffEnable) ;
     848:	2033      	movs	r0, #51	; 0x33
     84a:	47a0      	blx	r4
	uint8_t devEui[8] = {0} ;
     84c:	2208      	movs	r2, #8
     84e:	2100      	movs	r1, #0
     850:	a801      	add	r0, sp, #4
     852:	4c3d      	ldr	r4, [pc, #244]	; (948 <lorawan_app_configuration+0x160>)
     854:	47a0      	blx	r4
	uint8_t appEui[8] = {0} ;
     856:	2208      	movs	r2, #8
     858:	2100      	movs	r1, #0
     85a:	a803      	add	r0, sp, #12
     85c:	47a0      	blx	r4
	uint8_t appKey[16] = {0} ;	
     85e:	2210      	movs	r2, #16
     860:	2100      	movs	r1, #0
     862:	a805      	add	r0, sp, #20
     864:	47a0      	blx	r4
	printf("***************Application Configuration***************\r\n") ;
     866:	4839      	ldr	r0, [pc, #228]	; (94c <lorawan_app_configuration+0x164>)
     868:	4b39      	ldr	r3, [pc, #228]	; (950 <lorawan_app_configuration+0x168>)
     86a:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND, (void*)NULL, &ismBand) ;
     86c:	466b      	mov	r3, sp
     86e:	1c5c      	adds	r4, r3, #1
     870:	0022      	movs	r2, r4
     872:	2100      	movs	r1, #0
     874:	2023      	movs	r0, #35	; 0x23
     876:	4b37      	ldr	r3, [pc, #220]	; (954 <lorawan_app_configuration+0x16c>)
     878:	4798      	blx	r3
	if (ismBand == ISM_NA915)
     87a:	7823      	ldrb	r3, [r4, #0]
     87c:	2b02      	cmp	r3, #2
     87e:	d03f      	beq.n	900 <lorawan_app_configuration+0x118>
	else if (ismBand == ISM_EU868)
     880:	2b00      	cmp	r3, #0
     882:	d045      	beq.n	910 <lorawan_app_configuration+0x128>
	LORAWAN_GetAttr(CURRENT_DATARATE, (void*)NULL, &dataRate) ;
     884:	466b      	mov	r3, sp
     886:	1c9c      	adds	r4, r3, #2
     888:	0022      	movs	r2, r4
     88a:	2100      	movs	r1, #0
     88c:	2007      	movs	r0, #7
     88e:	4d31      	ldr	r5, [pc, #196]	; (954 <lorawan_app_configuration+0x16c>)
     890:	47a8      	blx	r5
	printf("Data Rate: %d\r\n", dataRate) ;
     892:	7821      	ldrb	r1, [r4, #0]
     894:	4830      	ldr	r0, [pc, #192]	; (958 <lorawan_app_configuration+0x170>)
     896:	4c31      	ldr	r4, [pc, #196]	; (95c <lorawan_app_configuration+0x174>)
     898:	47a0      	blx	r4
	LORAWAN_GetAttr(DEV_EUI, (void*)NULL, &devEui) ;
     89a:	aa01      	add	r2, sp, #4
     89c:	2100      	movs	r1, #0
     89e:	2000      	movs	r0, #0
     8a0:	47a8      	blx	r5
	printf("DevEui: ") ;
     8a2:	482f      	ldr	r0, [pc, #188]	; (960 <lorawan_app_configuration+0x178>)
     8a4:	47a0      	blx	r4
	print_array(devEui, sizeof(devEui)) ;
     8a6:	2108      	movs	r1, #8
     8a8:	a801      	add	r0, sp, #4
     8aa:	4e2e      	ldr	r6, [pc, #184]	; (964 <lorawan_app_configuration+0x17c>)
     8ac:	47b0      	blx	r6
	LORAWAN_GetAttr(APP_EUI, (void*)NULL, &appEui) ;
     8ae:	aa03      	add	r2, sp, #12
     8b0:	2100      	movs	r1, #0
     8b2:	2001      	movs	r0, #1
     8b4:	47a8      	blx	r5
	printf("AppEui: ") ;
     8b6:	482c      	ldr	r0, [pc, #176]	; (968 <lorawan_app_configuration+0x180>)
     8b8:	47a0      	blx	r4
	print_array(appEui, sizeof(appEui)) ;
     8ba:	2108      	movs	r1, #8
     8bc:	a803      	add	r0, sp, #12
     8be:	47b0      	blx	r6
	LORAWAN_GetAttr(APP_KEY, (void*)NULL, &appKey) ;
     8c0:	aa05      	add	r2, sp, #20
     8c2:	2100      	movs	r1, #0
     8c4:	2003      	movs	r0, #3
     8c6:	47a8      	blx	r5
	printf("AppKey: ") ;
     8c8:	4828      	ldr	r0, [pc, #160]	; (96c <lorawan_app_configuration+0x184>)
     8ca:	47a0      	blx	r4
	print_array(appKey, sizeof(appKey)) ;		
     8cc:	2110      	movs	r1, #16
     8ce:	a805      	add	r0, sp, #20
     8d0:	47b0      	blx	r6
	LORAWAN_GetAttr(EDCLASS, (void*)NULL, &edClass) ;
     8d2:	466b      	mov	r3, sp
     8d4:	1cde      	adds	r6, r3, #3
     8d6:	0032      	movs	r2, r6
     8d8:	2100      	movs	r1, #0
     8da:	2019      	movs	r0, #25
     8dc:	47a8      	blx	r5
	printf("DevType: ") ;
     8de:	4824      	ldr	r0, [pc, #144]	; (970 <lorawan_app_configuration+0x188>)
     8e0:	47a0      	blx	r4
    if(edClass == CLASS_A)
     8e2:	7833      	ldrb	r3, [r6, #0]
     8e4:	2b01      	cmp	r3, #1
     8e6:	d017      	beq.n	918 <lorawan_app_configuration+0x130>
    else if(edClass == CLASS_C)
     8e8:	2b04      	cmp	r3, #4
     8ea:	d019      	beq.n	920 <lorawan_app_configuration+0x138>
	printf("\r\n") ;
     8ec:	4821      	ldr	r0, [pc, #132]	; (974 <lorawan_app_configuration+0x18c>)
     8ee:	4b18      	ldr	r3, [pc, #96]	; (950 <lorawan_app_configuration+0x168>)
     8f0:	4798      	blx	r3
}
     8f2:	b00a      	add	sp, #40	; 0x28
     8f4:	bd70      	pop	{r4, r5, r6, pc}
		datarate = DR3 ;
     8f6:	2203      	movs	r2, #3
     8f8:	2327      	movs	r3, #39	; 0x27
     8fa:	446b      	add	r3, sp
     8fc:	701a      	strb	r2, [r3, #0]
     8fe:	e781      	b.n	804 <lorawan_app_configuration+0x1c>
		printf("ISM Band: ISM_NA915\r\n") ;
     900:	481d      	ldr	r0, [pc, #116]	; (978 <lorawan_app_configuration+0x190>)
     902:	4b13      	ldr	r3, [pc, #76]	; (950 <lorawan_app_configuration+0x168>)
     904:	4798      	blx	r3
		printf("Sub Band: %d\r\n", SUBBAND) ;
     906:	2102      	movs	r1, #2
     908:	481c      	ldr	r0, [pc, #112]	; (97c <lorawan_app_configuration+0x194>)
     90a:	4b14      	ldr	r3, [pc, #80]	; (95c <lorawan_app_configuration+0x174>)
     90c:	4798      	blx	r3
     90e:	e7b9      	b.n	884 <lorawan_app_configuration+0x9c>
		printf("ISM Band: ISM_EU868\r\n") ;
     910:	481b      	ldr	r0, [pc, #108]	; (980 <lorawan_app_configuration+0x198>)
     912:	4b0f      	ldr	r3, [pc, #60]	; (950 <lorawan_app_configuration+0x168>)
     914:	4798      	blx	r3
     916:	e7b5      	b.n	884 <lorawan_app_configuration+0x9c>
	    printf("CLASS A\r\n");
     918:	481a      	ldr	r0, [pc, #104]	; (984 <lorawan_app_configuration+0x19c>)
     91a:	4b0d      	ldr	r3, [pc, #52]	; (950 <lorawan_app_configuration+0x168>)
     91c:	4798      	blx	r3
     91e:	e7e5      	b.n	8ec <lorawan_app_configuration+0x104>
	    printf("CLASS C\r\n");
     920:	4819      	ldr	r0, [pc, #100]	; (988 <lorawan_app_configuration+0x1a0>)
     922:	4b0b      	ldr	r3, [pc, #44]	; (950 <lorawan_app_configuration+0x168>)
     924:	4798      	blx	r3
     926:	e7e1      	b.n	8ec <lorawan_app_configuration+0x104>
     928:	000009f9 	.word	0x000009f9
     92c:	00000415 	.word	0x00000415
     930:	0000c2c1 	.word	0x0000c2c1
     934:	0000fd85 	.word	0x0000fd85
     938:	0000f84d 	.word	0x0000f84d
     93c:	2000002c 	.word	0x2000002c
     940:	20000014 	.word	0x20000014
     944:	2000001c 	.word	0x2000001c
     948:	00015cf9 	.word	0x00015cf9
     94c:	0001c1f0 	.word	0x0001c1f0
     950:	00015e71 	.word	0x00015e71
     954:	0000d809 	.word	0x0000d809
     958:	0001c26c 	.word	0x0001c26c
     95c:	00015dad 	.word	0x00015dad
     960:	0001c27c 	.word	0x0001c27c
     964:	00000d89 	.word	0x00000d89
     968:	0001c288 	.word	0x0001c288
     96c:	0001c294 	.word	0x0001c294
     970:	0001c2a0 	.word	0x0001c2a0
     974:	0001bf94 	.word	0x0001bf94
     978:	0001c22c 	.word	0x0001c22c
     97c:	0001c244 	.word	0x0001c244
     980:	0001c254 	.word	0x0001c254
     984:	0001c2ac 	.word	0x0001c2ac
     988:	0001c2b8 	.word	0x0001c2b8

0000098c <lorawan_app_join>:
{
     98c:	b530      	push	{r4, r5, lr}
     98e:	b083      	sub	sp, #12
	SwTimerCreate(&ledTimerID) ;
     990:	4c0f      	ldr	r4, [pc, #60]	; (9d0 <lorawan_app_join+0x44>)
     992:	0020      	movs	r0, r4
     994:	4b0f      	ldr	r3, [pc, #60]	; (9d4 <lorawan_app_join+0x48>)
     996:	4798      	blx	r3
	SwTimerStart(ledTimerID, MS_TO_US(JOIN_REQUEST_LED_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)ledTimer_callback, NULL) ;
     998:	7820      	ldrb	r0, [r4, #0]
     99a:	2400      	movs	r4, #0
     99c:	9400      	str	r4, [sp, #0]
     99e:	4b0e      	ldr	r3, [pc, #56]	; (9d8 <lorawan_app_join+0x4c>)
     9a0:	2200      	movs	r2, #0
     9a2:	490e      	ldr	r1, [pc, #56]	; (9dc <lorawan_app_join+0x50>)
     9a4:	4d0e      	ldr	r5, [pc, #56]	; (9e0 <lorawan_app_join+0x54>)
     9a6:	47a8      	blx	r5
	joined = false ;
     9a8:	4b0e      	ldr	r3, [pc, #56]	; (9e4 <lorawan_app_join+0x58>)
     9aa:	701c      	strb	r4, [r3, #0]
	status = LORAWAN_Join(LORAWAN_OTAA) ;
     9ac:	2000      	movs	r0, #0
     9ae:	4b0e      	ldr	r3, [pc, #56]	; (9e8 <lorawan_app_join+0x5c>)
     9b0:	4798      	blx	r3
     9b2:	0004      	movs	r4, r0
	printf("\r\n***************Device Activation***************\r\n");
     9b4:	480d      	ldr	r0, [pc, #52]	; (9ec <lorawan_app_join+0x60>)
     9b6:	4b0e      	ldr	r3, [pc, #56]	; (9f0 <lorawan_app_join+0x64>)
     9b8:	4798      	blx	r3
	return false ;	
     9ba:	2000      	movs	r0, #0
	if (LORAWAN_SUCCESS == status)
     9bc:	2c08      	cmp	r4, #8
     9be:	d001      	beq.n	9c4 <lorawan_app_join+0x38>
}
     9c0:	b003      	add	sp, #12
     9c2:	bd30      	pop	{r4, r5, pc}
		printf("Join Request sent to the network server...\r\n") ;
     9c4:	480b      	ldr	r0, [pc, #44]	; (9f4 <lorawan_app_join+0x68>)
     9c6:	4b0a      	ldr	r3, [pc, #40]	; (9f0 <lorawan_app_join+0x64>)
     9c8:	4798      	blx	r3
		return true ;
     9ca:	2001      	movs	r0, #1
     9cc:	e7f8      	b.n	9c0 <lorawan_app_join+0x34>
     9ce:	46c0      	nop			; (mov r8, r8)
     9d0:	20000034 	.word	0x20000034
     9d4:	0000ae81 	.word	0x0000ae81
     9d8:	0000070d 	.word	0x0000070d
     9dc:	0007a120 	.word	0x0007a120
     9e0:	0000aeb5 	.word	0x0000aeb5
     9e4:	20000a61 	.word	0x20000a61
     9e8:	0000d13d 	.word	0x0000d13d
     9ec:	0001c2f0 	.word	0x0001c2f0
     9f0:	00015e71 	.word	0x00015e71
     9f4:	0001c324 	.word	0x0001c324

000009f8 <joindata_callback>:
{
     9f8:	b510      	push	{r4, lr}
	if(LORAWAN_SUCCESS == status)
     9fa:	2808      	cmp	r0, #8
     9fc:	d016      	beq.n	a2c <joindata_callback+0x34>
	else if(LORAWAN_NO_CHANNELS_FOUND == status)
     9fe:	2810      	cmp	r0, #16
     a00:	d026      	beq.n	a50 <joindata_callback+0x58>
	else if (LORAWAN_MIC_ERROR == status)
     a02:	2818      	cmp	r0, #24
     a04:	d031      	beq.n	a6a <joindata_callback+0x72>
	else if (LORAWAN_TX_TIMEOUT == status)
     a06:	281b      	cmp	r0, #27
     a08:	d03c      	beq.n	a84 <joindata_callback+0x8c>
		joined = false ;
     a0a:	2400      	movs	r4, #0
     a0c:	4b27      	ldr	r3, [pc, #156]	; (aac <joindata_callback+0xb4>)
     a0e:	701c      	strb	r4, [r3, #0]
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     a10:	4927      	ldr	r1, [pc, #156]	; (ab0 <joindata_callback+0xb8>)
     a12:	2002      	movs	r0, #2
     a14:	4b27      	ldr	r3, [pc, #156]	; (ab4 <joindata_callback+0xbc>)
     a16:	4798      	blx	r3
     a18:	4b27      	ldr	r3, [pc, #156]	; (ab8 <joindata_callback+0xc0>)
     a1a:	701c      	strb	r4, [r3, #0]
		printf("Join Denied\r\n") ;
     a1c:	4827      	ldr	r0, [pc, #156]	; (abc <joindata_callback+0xc4>)
     a1e:	4b28      	ldr	r3, [pc, #160]	; (ac0 <joindata_callback+0xc8>)
     a20:	4798      	blx	r3
	if (joined == false)
     a22:	4b22      	ldr	r3, [pc, #136]	; (aac <joindata_callback+0xb4>)
     a24:	781b      	ldrb	r3, [r3, #0]
     a26:	2b00      	cmp	r3, #0
     a28:	d039      	beq.n	a9e <joindata_callback+0xa6>
}
     a2a:	bd10      	pop	{r4, pc}
		joined = true ;
     a2c:	2201      	movs	r2, #1
     a2e:	4b1f      	ldr	r3, [pc, #124]	; (aac <joindata_callback+0xb4>)
     a30:	701a      	strb	r2, [r3, #0]
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     a32:	491f      	ldr	r1, [pc, #124]	; (ab0 <joindata_callback+0xb8>)
     a34:	3806      	subs	r0, #6
     a36:	4b1f      	ldr	r3, [pc, #124]	; (ab4 <joindata_callback+0xbc>)
     a38:	4798      	blx	r3
     a3a:	2200      	movs	r2, #0
     a3c:	4b1e      	ldr	r3, [pc, #120]	; (ab8 <joindata_callback+0xc0>)
     a3e:	701a      	strb	r2, [r3, #0]
		SwTimerStop(ledTimerID) ;
     a40:	4b20      	ldr	r3, [pc, #128]	; (ac4 <joindata_callback+0xcc>)
     a42:	7818      	ldrb	r0, [r3, #0]
     a44:	4b20      	ldr	r3, [pc, #128]	; (ac8 <joindata_callback+0xd0>)
     a46:	4798      	blx	r3
		printf("Join Successful!\r\n") ;
     a48:	4820      	ldr	r0, [pc, #128]	; (acc <joindata_callback+0xd4>)
     a4a:	4b1d      	ldr	r3, [pc, #116]	; (ac0 <joindata_callback+0xc8>)
     a4c:	4798      	blx	r3
     a4e:	e7e8      	b.n	a22 <joindata_callback+0x2a>
		joined = false ;
     a50:	2400      	movs	r4, #0
     a52:	4b16      	ldr	r3, [pc, #88]	; (aac <joindata_callback+0xb4>)
     a54:	701c      	strb	r4, [r3, #0]
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     a56:	4916      	ldr	r1, [pc, #88]	; (ab0 <joindata_callback+0xb8>)
     a58:	380e      	subs	r0, #14
     a5a:	4b16      	ldr	r3, [pc, #88]	; (ab4 <joindata_callback+0xbc>)
     a5c:	4798      	blx	r3
     a5e:	4b16      	ldr	r3, [pc, #88]	; (ab8 <joindata_callback+0xc0>)
     a60:	701c      	strb	r4, [r3, #0]
		printf("No Free Channel found\r\n") ;
     a62:	481b      	ldr	r0, [pc, #108]	; (ad0 <joindata_callback+0xd8>)
     a64:	4b16      	ldr	r3, [pc, #88]	; (ac0 <joindata_callback+0xc8>)
     a66:	4798      	blx	r3
     a68:	e7db      	b.n	a22 <joindata_callback+0x2a>
		joined = false ;
     a6a:	2400      	movs	r4, #0
     a6c:	4b0f      	ldr	r3, [pc, #60]	; (aac <joindata_callback+0xb4>)
     a6e:	701c      	strb	r4, [r3, #0]
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     a70:	490f      	ldr	r1, [pc, #60]	; (ab0 <joindata_callback+0xb8>)
     a72:	3816      	subs	r0, #22
     a74:	4b0f      	ldr	r3, [pc, #60]	; (ab4 <joindata_callback+0xbc>)
     a76:	4798      	blx	r3
     a78:	4b0f      	ldr	r3, [pc, #60]	; (ab8 <joindata_callback+0xc0>)
     a7a:	701c      	strb	r4, [r3, #0]
		printf("MIC Error\r\n") ;
     a7c:	4815      	ldr	r0, [pc, #84]	; (ad4 <joindata_callback+0xdc>)
     a7e:	4b10      	ldr	r3, [pc, #64]	; (ac0 <joindata_callback+0xc8>)
     a80:	4798      	blx	r3
     a82:	e7ce      	b.n	a22 <joindata_callback+0x2a>
		joined = false ;
     a84:	2400      	movs	r4, #0
     a86:	4b09      	ldr	r3, [pc, #36]	; (aac <joindata_callback+0xb4>)
     a88:	701c      	strb	r4, [r3, #0]
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     a8a:	4909      	ldr	r1, [pc, #36]	; (ab0 <joindata_callback+0xb8>)
     a8c:	3819      	subs	r0, #25
     a8e:	4b09      	ldr	r3, [pc, #36]	; (ab4 <joindata_callback+0xbc>)
     a90:	4798      	blx	r3
     a92:	4b09      	ldr	r3, [pc, #36]	; (ab8 <joindata_callback+0xc0>)
     a94:	701c      	strb	r4, [r3, #0]
		printf("Transmission Timeout\r\n") ;
     a96:	4810      	ldr	r0, [pc, #64]	; (ad8 <joindata_callback+0xe0>)
     a98:	4b09      	ldr	r3, [pc, #36]	; (ac0 <joindata_callback+0xc8>)
     a9a:	4798      	blx	r3
     a9c:	e7c1      	b.n	a22 <joindata_callback+0x2a>
		printf("Try to join again ...\r\n") ;
     a9e:	480f      	ldr	r0, [pc, #60]	; (adc <joindata_callback+0xe4>)
     aa0:	4b07      	ldr	r3, [pc, #28]	; (ac0 <joindata_callback+0xc8>)
     aa2:	4798      	blx	r3
		lorawan_app_join() ;
     aa4:	4b0e      	ldr	r3, [pc, #56]	; (ae0 <joindata_callback+0xe8>)
     aa6:	4798      	blx	r3
}
     aa8:	e7bf      	b.n	a2a <joindata_callback+0x32>
     aaa:	46c0      	nop			; (mov r8, r8)
     aac:	20000a61 	.word	0x20000a61
     ab0:	20000a78 	.word	0x20000a78
     ab4:	0000a80d 	.word	0x0000a80d
     ab8:	20000a79 	.word	0x20000a79
     abc:	0001c1c8 	.word	0x0001c1c8
     ac0:	00015e71 	.word	0x00015e71
     ac4:	20000034 	.word	0x20000034
     ac8:	0000b1cd 	.word	0x0000b1cd
     acc:	0001c178 	.word	0x0001c178
     ad0:	0001c18c 	.word	0x0001c18c
     ad4:	0001c1a4 	.word	0x0001c1a4
     ad8:	0001c1b0 	.word	0x0001c1b0
     adc:	0001c1d8 	.word	0x0001c1d8
     ae0:	0000098d 	.word	0x0000098d

00000ae4 <lorawan_app_transmit>:
{
     ae4:	b510      	push	{r4, lr}
	if (joined)
     ae6:	4c11      	ldr	r4, [pc, #68]	; (b2c <lorawan_app_transmit+0x48>)
     ae8:	7824      	ldrb	r4, [r4, #0]
     aea:	2c00      	cmp	r4, #0
     aec:	d100      	bne.n	af0 <lorawan_app_transmit+0xc>
}
     aee:	bd10      	pop	{r4, pc}
		lorawanSendReq.buffer = data ;
     af0:	4c0f      	ldr	r4, [pc, #60]	; (b30 <lorawan_app_transmit+0x4c>)
     af2:	6062      	str	r2, [r4, #4]
		lorawanSendReq.bufferLength = len ;
     af4:	7223      	strb	r3, [r4, #8]
		lorawanSendReq.confirmed = type ;	// LORAWAN_UNCNF or LORAWAN_CNF
     af6:	7020      	strb	r0, [r4, #0]
		lorawanSendReq.port = fport ;		// fport [1-255]
     af8:	7061      	strb	r1, [r4, #1]
		status = LORAWAN_Send(&lorawanSendReq) ;
     afa:	0020      	movs	r0, r4
     afc:	4b0d      	ldr	r3, [pc, #52]	; (b34 <lorawan_app_transmit+0x50>)
     afe:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
     b00:	2808      	cmp	r0, #8
     b02:	d007      	beq.n	b14 <lorawan_app_transmit+0x30>
  static inline void set_statusLED_Off() { set_LED_data(LED_AMBER, &off) ; statusLedState = false ; }
     b04:	490c      	ldr	r1, [pc, #48]	; (b38 <lorawan_app_transmit+0x54>)
     b06:	2002      	movs	r0, #2
     b08:	4b0c      	ldr	r3, [pc, #48]	; (b3c <lorawan_app_transmit+0x58>)
     b0a:	4798      	blx	r3
     b0c:	2200      	movs	r2, #0
     b0e:	4b0c      	ldr	r3, [pc, #48]	; (b40 <lorawan_app_transmit+0x5c>)
     b10:	701a      	strb	r2, [r3, #0]
}
     b12:	e7ec      	b.n	aee <lorawan_app_transmit+0xa>
			printf("Uplink message sent\r\n") ;
     b14:	480b      	ldr	r0, [pc, #44]	; (b44 <lorawan_app_transmit+0x60>)
     b16:	4b0c      	ldr	r3, [pc, #48]	; (b48 <lorawan_app_transmit+0x64>)
     b18:	4798      	blx	r3
  static inline void set_statusLED_On() { set_LED_data(LED_AMBER, &on) ; statusLedState = true ; }
     b1a:	490c      	ldr	r1, [pc, #48]	; (b4c <lorawan_app_transmit+0x68>)
     b1c:	2002      	movs	r0, #2
     b1e:	4b07      	ldr	r3, [pc, #28]	; (b3c <lorawan_app_transmit+0x58>)
     b20:	4798      	blx	r3
     b22:	2201      	movs	r2, #1
     b24:	4b06      	ldr	r3, [pc, #24]	; (b40 <lorawan_app_transmit+0x5c>)
     b26:	701a      	strb	r2, [r3, #0]
     b28:	e7e1      	b.n	aee <lorawan_app_transmit+0xa>
     b2a:	46c0      	nop			; (mov r8, r8)
     b2c:	20000a61 	.word	0x20000a61
     b30:	20001060 	.word	0x20001060
     b34:	0000c499 	.word	0x0000c499
     b38:	20000a78 	.word	0x20000a78
     b3c:	0000a80d 	.word	0x0000a80d
     b40:	20000a79 	.word	0x20000a79
     b44:	0001c350 	.word	0x0001c350
     b48:	00015e71 	.word	0x00015e71
     b4c:	20000035 	.word	0x20000035

00000b50 <appWakeup>:
{
     b50:	b5f0      	push	{r4, r5, r6, r7, lr}
     b52:	b091      	sub	sp, #68	; 0x44
     b54:	0005      	movs	r5, r0
	dfll_gclk_chan_conf.source_generator = GCLK_GENERATOR_1;
     b56:	a907      	add	r1, sp, #28
     b58:	2401      	movs	r4, #1
     b5a:	700c      	strb	r4, [r1, #0]
	system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
     b5c:	2000      	movs	r0, #0
     b5e:	4b35      	ldr	r3, [pc, #212]	; (c34 <appWakeup+0xe4>)
     b60:	4798      	blx	r3
	system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
     b62:	2000      	movs	r0, #0
     b64:	4b34      	ldr	r3, [pc, #208]	; (c38 <appWakeup+0xe8>)
     b66:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     b68:	a80b      	add	r0, sp, #44	; 0x2c
     b6a:	2200      	movs	r2, #0
     b6c:	2300      	movs	r3, #0
     b6e:	8082      	strh	r2, [r0, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     b70:	80c2      	strh	r2, [r0, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     b72:	7203      	strb	r3, [r0, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     b74:	7243      	strb	r3, [r0, #9]
	config->run_in_stanby   = false;
     b76:	7083      	strb	r3, [r0, #2]
	config->coarse_value    = 0x1f / 4; /* Midpoint */
     b78:	3207      	adds	r2, #7
     b7a:	7282      	strb	r2, [r0, #10]
	config->fine_value      = 0xff / 4; /* Midpoint */
     b7c:	3238      	adds	r2, #56	; 0x38
     b7e:	8182      	strh	r2, [r0, #12]
	config->coarse_max_step = 1;
     b80:	7384      	strb	r4, [r0, #14]
	config->fine_max_step   = 1;
     b82:	8204      	strh	r4, [r0, #16]
	dfll_conf.loop_mode      = SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED;
     b84:	3a3b      	subs	r2, #59	; 0x3b
     b86:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
     b88:	7043      	strb	r3, [r0, #1]
	dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     b8a:	23b7      	movs	r3, #183	; 0xb7
     b8c:	00db      	lsls	r3, r3, #3
     b8e:	8243      	strh	r3, [r0, #18]
	system_clock_source_dfll_set_config(&dfll_conf);
     b90:	4b2a      	ldr	r3, [pc, #168]	; (c3c <appWakeup+0xec>)
     b92:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     b94:	2007      	movs	r0, #7
     b96:	4b2a      	ldr	r3, [pc, #168]	; (c40 <appWakeup+0xf0>)
     b98:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     b9a:	4c2a      	ldr	r4, [pc, #168]	; (c44 <appWakeup+0xf4>)
     b9c:	2007      	movs	r0, #7
     b9e:	47a0      	blx	r4
     ba0:	2800      	cmp	r0, #0
     ba2:	d0fb      	beq.n	b9c <appWakeup+0x4c>
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
     ba4:	a908      	add	r1, sp, #32
     ba6:	2300      	movs	r3, #0
     ba8:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     baa:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     bac:	724b      	strb	r3, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_DFLL;
     bae:	3307      	adds	r3, #7
     bb0:	700b      	strb	r3, [r1, #0]
	gclk_conf.division_factor= CONF_CLOCK_GCLK_0_PRESCALER;
     bb2:	3b01      	subs	r3, #1
     bb4:	604b      	str	r3, [r1, #4]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
     bb6:	2000      	movs	r0, #0
     bb8:	4b23      	ldr	r3, [pc, #140]	; (c48 <appWakeup+0xf8>)
     bba:	4798      	blx	r3
	HAL_Radio_resources_init() ;
     bbc:	4b23      	ldr	r3, [pc, #140]	; (c4c <appWakeup+0xfc>)
     bbe:	4798      	blx	r3
	sio2host_init() ;
     bc0:	4b23      	ldr	r3, [pc, #140]	; (c50 <appWakeup+0x100>)
     bc2:	4798      	blx	r3
	printf("\r\nsleep_ok %ld ms\r\n", sleptDuration) ;
     bc4:	0029      	movs	r1, r5
     bc6:	4823      	ldr	r0, [pc, #140]	; (c54 <appWakeup+0x104>)
     bc8:	4d23      	ldr	r5, [pc, #140]	; (c58 <appWakeup+0x108>)
     bca:	47a8      	blx	r5
	get_temp_sensor_data((uint8_t*)&c_val) ;
     bcc:	a80b      	add	r0, sp, #44	; 0x2c
     bce:	4b23      	ldr	r3, [pc, #140]	; (c5c <appWakeup+0x10c>)
     bd0:	4798      	blx	r3
********************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fahren_val ;
    /* T(F) = T(C)  9/5 + 32 */
    fahren_val = (((celsius_val * 9)/5) + 32) ;
     bd2:	4923      	ldr	r1, [pc, #140]	; (c60 <appWakeup+0x110>)
     bd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
     bd6:	4b23      	ldr	r3, [pc, #140]	; (c64 <appWakeup+0x114>)
     bd8:	4798      	blx	r3
     bda:	4923      	ldr	r1, [pc, #140]	; (c68 <appWakeup+0x118>)
     bdc:	4b23      	ldr	r3, [pc, #140]	; (c6c <appWakeup+0x11c>)
     bde:	4798      	blx	r3
     be0:	2184      	movs	r1, #132	; 0x84
     be2:	05c9      	lsls	r1, r1, #23
     be4:	4b22      	ldr	r3, [pc, #136]	; (c70 <appWakeup+0x120>)
     be6:	4798      	blx	r3
     be8:	1c07      	adds	r7, r0, #0
	printf("\r\nCounter value %lu", pulse_counter_getValue()) ;
     bea:	4c22      	ldr	r4, [pc, #136]	; (c74 <appWakeup+0x124>)
     bec:	47a0      	blx	r4
     bee:	0001      	movs	r1, r0
     bf0:	4821      	ldr	r0, [pc, #132]	; (c78 <appWakeup+0x128>)
     bf2:	47a8      	blx	r5
	snprintf(lorawanPayload, sizeof(lorawanPayload), "%lu/%.1fC/%.1fF", pulse_counter_getValue(), c_val, f_val) ;
     bf4:	47a0      	blx	r4
     bf6:	9005      	str	r0, [sp, #20]
     bf8:	4c20      	ldr	r4, [pc, #128]	; (c7c <appWakeup+0x12c>)
     bfa:	4e21      	ldr	r6, [pc, #132]	; (c80 <appWakeup+0x130>)
     bfc:	1c38      	adds	r0, r7, #0
     bfe:	47b0      	blx	r6
     c00:	9002      	str	r0, [sp, #8]
     c02:	9103      	str	r1, [sp, #12]
     c04:	980b      	ldr	r0, [sp, #44]	; 0x2c
     c06:	47b0      	blx	r6
     c08:	9000      	str	r0, [sp, #0]
     c0a:	9101      	str	r1, [sp, #4]
     c0c:	9b05      	ldr	r3, [sp, #20]
     c0e:	4a1d      	ldr	r2, [pc, #116]	; (c84 <appWakeup+0x134>)
     c10:	2114      	movs	r1, #20
     c12:	0020      	movs	r0, r4
     c14:	4e1c      	ldr	r6, [pc, #112]	; (c88 <appWakeup+0x138>)
     c16:	47b0      	blx	r6
	printf("\r\nPayload to transmit: %s\r\n", lorawanPayload) ;
     c18:	0021      	movs	r1, r4
     c1a:	481c      	ldr	r0, [pc, #112]	; (c8c <appWakeup+0x13c>)
     c1c:	47a8      	blx	r5
	lorawan_app_transmit(LORAWAN_UNCNF, APP_PORT, lorawanPayload, strlen(lorawanPayload)) ;
     c1e:	0020      	movs	r0, r4
     c20:	4b1b      	ldr	r3, [pc, #108]	; (c90 <appWakeup+0x140>)
     c22:	4798      	blx	r3
     c24:	b2c3      	uxtb	r3, r0
     c26:	0022      	movs	r2, r4
     c28:	2101      	movs	r1, #1
     c2a:	2000      	movs	r0, #0
     c2c:	4c19      	ldr	r4, [pc, #100]	; (c94 <appWakeup+0x144>)
     c2e:	47a0      	blx	r4
}
     c30:	b011      	add	sp, #68	; 0x44
     c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c34:	00003565 	.word	0x00003565
     c38:	000034f5 	.word	0x000034f5
     c3c:	00002f01 	.word	0x00002f01
     c40:	00002f89 	.word	0x00002f89
     c44:	000030c5 	.word	0x000030c5
     c48:	0000339d 	.word	0x0000339d
     c4c:	00004269 	.word	0x00004269
     c50:	00003de9 	.word	0x00003de9
     c54:	0001bdb4 	.word	0x0001bdb4
     c58:	00015dad 	.word	0x00015dad
     c5c:	0000a95d 	.word	0x0000a95d
     c60:	41100000 	.word	0x41100000
     c64:	000131c5 	.word	0x000131c5
     c68:	40a00000 	.word	0x40a00000
     c6c:	00012de5 	.word	0x00012de5
     c70:	00012ac1 	.word	0x00012ac1
     c74:	00000241 	.word	0x00000241
     c78:	0001bdc8 	.word	0x0001bdc8
     c7c:	20000a64 	.word	0x20000a64
     c80:	000153b9 	.word	0x000153b9
     c84:	0001bddc 	.word	0x0001bddc
     c88:	000160a5 	.word	0x000160a5
     c8c:	0001bdec 	.word	0x0001bdec
     c90:	00016129 	.word	0x00016129
     c94:	00000ae5 	.word	0x00000ae5

00000c98 <APP_TaskHandler>:
}
     c98:	2000      	movs	r0, #0
     c9a:	4770      	bx	lr

00000c9c <lorawan_app_sleep>:
{
     c9c:	b510      	push	{r4, lr}
     c9e:	b084      	sub	sp, #16
	sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS ;
     ca0:	ab01      	add	r3, sp, #4
     ca2:	4a15      	ldr	r2, [pc, #84]	; (cf8 <lorawan_app_sleep+0x5c>)
     ca4:	9201      	str	r2, [sp, #4]
	sleepReq.pmmWakeupCallback = appWakeup ;
     ca6:	4a15      	ldr	r2, [pc, #84]	; (cfc <lorawan_app_sleep+0x60>)
     ca8:	9203      	str	r2, [sp, #12]
	sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE ;
     caa:	2201      	movs	r2, #1
     cac:	711a      	strb	r2, [r3, #4]
		deviceResetsForWakeup = false ;
     cae:	2200      	movs	r2, #0
     cb0:	4b13      	ldr	r3, [pc, #76]	; (d00 <lorawan_app_sleep+0x64>)
     cb2:	701a      	strb	r2, [r3, #0]
	if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
     cb4:	2000      	movs	r0, #0
     cb6:	4b13      	ldr	r3, [pc, #76]	; (d04 <lorawan_app_sleep+0x68>)
     cb8:	4798      	blx	r3
     cba:	2800      	cmp	r0, #0
     cbc:	d101      	bne.n	cc2 <lorawan_app_sleep+0x26>
}
     cbe:	b004      	add	sp, #16
     cc0:	bd10      	pop	{r4, pc}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     cc2:	2300      	movs	r3, #0
     cc4:	466a      	mov	r2, sp
     cc6:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     cc8:	3301      	adds	r3, #1
     cca:	7053      	strb	r3, [r2, #1]
	pin_conf.powersave  = true ;
     ccc:	7093      	strb	r3, [r2, #2]
	port_pin_set_config(PIN_PA04D_SERCOM0_PAD0, &pin_conf) ;
     cce:	4669      	mov	r1, sp
     cd0:	2004      	movs	r0, #4
     cd2:	4c0d      	ldr	r4, [pc, #52]	; (d08 <lorawan_app_sleep+0x6c>)
     cd4:	47a0      	blx	r4
	port_pin_set_config(PIN_PA05D_SERCOM0_PAD1, &pin_conf) ;
     cd6:	4669      	mov	r1, sp
     cd8:	2005      	movs	r0, #5
     cda:	47a0      	blx	r4
	sio2host_deinit() ;
     cdc:	4b0b      	ldr	r3, [pc, #44]	; (d0c <lorawan_app_sleep+0x70>)
     cde:	4798      	blx	r3
	HAL_RadioDeInit() ;
     ce0:	4b0b      	ldr	r3, [pc, #44]	; (d10 <lorawan_app_sleep+0x74>)
     ce2:	4798      	blx	r3
		if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
     ce4:	a801      	add	r0, sp, #4
     ce6:	4b0b      	ldr	r3, [pc, #44]	; (d14 <lorawan_app_sleep+0x78>)
     ce8:	4798      	blx	r3
     cea:	2800      	cmp	r0, #0
     cec:	d1e7      	bne.n	cbe <lorawan_app_sleep+0x22>
			HAL_Radio_resources_init() ;
     cee:	4b0a      	ldr	r3, [pc, #40]	; (d18 <lorawan_app_sleep+0x7c>)
     cf0:	4798      	blx	r3
			sio2host_init() ;
     cf2:	4b0a      	ldr	r3, [pc, #40]	; (d1c <lorawan_app_sleep+0x80>)
     cf4:	4798      	blx	r3
}
     cf6:	e7e2      	b.n	cbe <lorawan_app_sleep+0x22>
     cf8:	0000ea60 	.word	0x0000ea60
     cfc:	00000b51 	.word	0x00000b51
     d00:	20000a60 	.word	0x20000a60
     d04:	00010009 	.word	0x00010009
     d08:	00001bb5 	.word	0x00001bb5
     d0c:	00003f35 	.word	0x00003f35
     d10:	0000428d 	.word	0x0000428d
     d14:	00004601 	.word	0x00004601
     d18:	00004269 	.word	0x00004269
     d1c:	00003de9 	.word	0x00003de9

00000d20 <main>:
#include "sio2host.h"
#include "lorawan_app.h"
#include "pulse_counter.h"

int main(void)
{
     d20:	b570      	push	{r4, r5, r6, lr}
	system_init() ;
     d22:	4b0e      	ldr	r3, [pc, #56]	; (d5c <main+0x3c>)
     d24:	4798      	blx	r3
	delay_init() ;
     d26:	4b0e      	ldr	r3, [pc, #56]	; (d60 <main+0x40>)
     d28:	4798      	blx	r3
	delay_ms(5) ;
     d2a:	2005      	movs	r0, #5
     d2c:	4b0d      	ldr	r3, [pc, #52]	; (d64 <main+0x44>)
     d2e:	4798      	blx	r3
	Enable_global_interrupt() ;
     d30:	2201      	movs	r2, #1
     d32:	4b0d      	ldr	r3, [pc, #52]	; (d68 <main+0x48>)
     d34:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d36:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     d3a:	b662      	cpsie	i
	sio2host_init() ;
     d3c:	4b0b      	ldr	r3, [pc, #44]	; (d6c <main+0x4c>)
     d3e:	4798      	blx	r3
	pulse_counter_init() ;
     d40:	4b0b      	ldr	r3, [pc, #44]	; (d70 <main+0x50>)
     d42:	4798      	blx	r3
	lorawan_app_init() ;
     d44:	4b0b      	ldr	r3, [pc, #44]	; (d74 <main+0x54>)
     d46:	4798      	blx	r3
	lorawan_app_configuration(ISM_EU868) ;
     d48:	2000      	movs	r0, #0
     d4a:	4b0b      	ldr	r3, [pc, #44]	; (d78 <main+0x58>)
     d4c:	4798      	blx	r3
	lorawan_app_join() ;
     d4e:	4b0b      	ldr	r3, [pc, #44]	; (d7c <main+0x5c>)
     d50:	4798      	blx	r3
	while(1)
	{
		SYSTEM_RunTasks() ;
     d52:	4d0b      	ldr	r5, [pc, #44]	; (d80 <main+0x60>)
		lorawan_app_sleep() ;
     d54:	4c0b      	ldr	r4, [pc, #44]	; (d84 <main+0x64>)
		SYSTEM_RunTasks() ;
     d56:	47a8      	blx	r5
		lorawan_app_sleep() ;
     d58:	47a0      	blx	r4
     d5a:	e7fc      	b.n	d56 <main+0x36>
     d5c:	00003695 	.word	0x00003695
     d60:	00000dc1 	.word	0x00000dc1
     d64:	00000e2d 	.word	0x00000e2d
     d68:	20000040 	.word	0x20000040
     d6c:	00003de9 	.word	0x00003de9
     d70:	00000115 	.word	0x00000115
     d74:	00000779 	.word	0x00000779
     d78:	000007e9 	.word	0x000007e9
     d7c:	0000098d 	.word	0x0000098d
     d80:	0000b4dd 	.word	0x0000b4dd
     d84:	00000c9d 	.word	0x00000c9d

00000d88 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
********************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
     d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d8a:	0004      	movs	r4, r0
	for (uint8_t i = 0; i < length; i++)
     d8c:	2900      	cmp	r1, #0
     d8e:	d00b      	beq.n	da8 <print_array+0x20>
     d90:	3901      	subs	r1, #1
     d92:	b2cd      	uxtb	r5, r1
     d94:	3501      	adds	r5, #1
     d96:	1945      	adds	r5, r0, r5
	{
		printf("%02x", *array) ;
     d98:	4e05      	ldr	r6, [pc, #20]	; (db0 <print_array+0x28>)
     d9a:	4f06      	ldr	r7, [pc, #24]	; (db4 <print_array+0x2c>)
     d9c:	7821      	ldrb	r1, [r4, #0]
     d9e:	0030      	movs	r0, r6
     da0:	47b8      	blx	r7
		array++ ;
     da2:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < length; i++)
     da4:	42ac      	cmp	r4, r5
     da6:	d1f9      	bne.n	d9c <print_array+0x14>
	}
	printf("\r\n") ;
     da8:	4803      	ldr	r0, [pc, #12]	; (db8 <print_array+0x30>)
     daa:	4b04      	ldr	r3, [pc, #16]	; (dbc <print_array+0x34>)
     dac:	4798      	blx	r3
     dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     db0:	0001c368 	.word	0x0001c368
     db4:	00015dad 	.word	0x00015dad
     db8:	0001bf94 	.word	0x0001bf94
     dbc:	00015e71 	.word	0x00015e71

00000dc0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     dc0:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dc2:	2000      	movs	r0, #0
     dc4:	4b08      	ldr	r3, [pc, #32]	; (de8 <delay_init+0x28>)
     dc6:	4798      	blx	r3
     dc8:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     dca:	4c08      	ldr	r4, [pc, #32]	; (dec <delay_init+0x2c>)
     dcc:	21fa      	movs	r1, #250	; 0xfa
     dce:	0089      	lsls	r1, r1, #2
     dd0:	47a0      	blx	r4
     dd2:	4b07      	ldr	r3, [pc, #28]	; (df0 <delay_init+0x30>)
     dd4:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     dd6:	4907      	ldr	r1, [pc, #28]	; (df4 <delay_init+0x34>)
     dd8:	0028      	movs	r0, r5
     dda:	47a0      	blx	r4
     ddc:	4b06      	ldr	r3, [pc, #24]	; (df8 <delay_init+0x38>)
     dde:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     de0:	2205      	movs	r2, #5
     de2:	4b06      	ldr	r3, [pc, #24]	; (dfc <delay_init+0x3c>)
     de4:	601a      	str	r2, [r3, #0]
}
     de6:	bd70      	pop	{r4, r5, r6, pc}
     de8:	00003489 	.word	0x00003489
     dec:	00012425 	.word	0x00012425
     df0:	20000038 	.word	0x20000038
     df4:	000f4240 	.word	0x000f4240
     df8:	2000003c 	.word	0x2000003c
     dfc:	e000e010 	.word	0xe000e010

00000e00 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     e00:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     e02:	4b08      	ldr	r3, [pc, #32]	; (e24 <delay_cycles_us+0x24>)
     e04:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     e06:	4a08      	ldr	r2, [pc, #32]	; (e28 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     e08:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e0a:	2180      	movs	r1, #128	; 0x80
     e0c:	0249      	lsls	r1, r1, #9
	while (n--) {
     e0e:	3801      	subs	r0, #1
     e10:	d307      	bcc.n	e22 <delay_cycles_us+0x22>
	if (n > 0) {
     e12:	2c00      	cmp	r4, #0
     e14:	d0fb      	beq.n	e0e <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     e16:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e18:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e1a:	6813      	ldr	r3, [r2, #0]
     e1c:	420b      	tst	r3, r1
     e1e:	d0fc      	beq.n	e1a <delay_cycles_us+0x1a>
     e20:	e7f5      	b.n	e0e <delay_cycles_us+0xe>
	}
}
     e22:	bd30      	pop	{r4, r5, pc}
     e24:	2000003c 	.word	0x2000003c
     e28:	e000e010 	.word	0xe000e010

00000e2c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     e2c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     e2e:	4b08      	ldr	r3, [pc, #32]	; (e50 <delay_cycles_ms+0x24>)
     e30:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     e32:	4a08      	ldr	r2, [pc, #32]	; (e54 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     e34:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e36:	2180      	movs	r1, #128	; 0x80
     e38:	0249      	lsls	r1, r1, #9
	while (n--) {
     e3a:	3801      	subs	r0, #1
     e3c:	d307      	bcc.n	e4e <delay_cycles_ms+0x22>
	if (n > 0) {
     e3e:	2c00      	cmp	r4, #0
     e40:	d0fb      	beq.n	e3a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     e42:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e44:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e46:	6813      	ldr	r3, [r2, #0]
     e48:	420b      	tst	r3, r1
     e4a:	d0fc      	beq.n	e46 <delay_cycles_ms+0x1a>
     e4c:	e7f5      	b.n	e3a <delay_cycles_ms+0xe>
	}
}
     e4e:	bd30      	pop	{r4, r5, pc}
     e50:	20000038 	.word	0x20000038
     e54:	e000e010 	.word	0xe000e010

00000e58 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e58:	4b0c      	ldr	r3, [pc, #48]	; (e8c <cpu_irq_enter_critical+0x34>)
     e5a:	681b      	ldr	r3, [r3, #0]
     e5c:	2b00      	cmp	r3, #0
     e5e:	d106      	bne.n	e6e <cpu_irq_enter_critical+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     e60:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e64:	2b00      	cmp	r3, #0
     e66:	d007      	beq.n	e78 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e68:	2200      	movs	r2, #0
     e6a:	4b09      	ldr	r3, [pc, #36]	; (e90 <cpu_irq_enter_critical+0x38>)
     e6c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e6e:	4a07      	ldr	r2, [pc, #28]	; (e8c <cpu_irq_enter_critical+0x34>)
     e70:	6813      	ldr	r3, [r2, #0]
     e72:	3301      	adds	r3, #1
     e74:	6013      	str	r3, [r2, #0]
}
     e76:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     e78:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     e7a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e7e:	2200      	movs	r2, #0
     e80:	4b04      	ldr	r3, [pc, #16]	; (e94 <cpu_irq_enter_critical+0x3c>)
     e82:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e84:	3201      	adds	r2, #1
     e86:	4b02      	ldr	r3, [pc, #8]	; (e90 <cpu_irq_enter_critical+0x38>)
     e88:	701a      	strb	r2, [r3, #0]
     e8a:	e7f0      	b.n	e6e <cpu_irq_enter_critical+0x16>
     e8c:	20000a7c 	.word	0x20000a7c
     e90:	20000a80 	.word	0x20000a80
     e94:	20000040 	.word	0x20000040

00000e98 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e98:	4b08      	ldr	r3, [pc, #32]	; (ebc <cpu_irq_leave_critical+0x24>)
     e9a:	681a      	ldr	r2, [r3, #0]
     e9c:	3a01      	subs	r2, #1
     e9e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     ea0:	681b      	ldr	r3, [r3, #0]
     ea2:	2b00      	cmp	r3, #0
     ea4:	d109      	bne.n	eba <cpu_irq_leave_critical+0x22>
     ea6:	4b06      	ldr	r3, [pc, #24]	; (ec0 <cpu_irq_leave_critical+0x28>)
     ea8:	781b      	ldrb	r3, [r3, #0]
     eaa:	2b00      	cmp	r3, #0
     eac:	d005      	beq.n	eba <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     eae:	2201      	movs	r2, #1
     eb0:	4b04      	ldr	r3, [pc, #16]	; (ec4 <cpu_irq_leave_critical+0x2c>)
     eb2:	701a      	strb	r2, [r3, #0]
     eb4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     eb8:	b662      	cpsie	i
	}
}
     eba:	4770      	bx	lr
     ebc:	20000a7c 	.word	0x20000a7c
     ec0:	20000a80 	.word	0x20000a80
     ec4:	20000040 	.word	0x20000040

00000ec8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
     eca:	46c6      	mov	lr, r8
     ecc:	b500      	push	{lr}
     ece:	b082      	sub	sp, #8
     ed0:	ac01      	add	r4, sp, #4
     ed2:	2501      	movs	r5, #1
     ed4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     ed6:	2300      	movs	r3, #0
     ed8:	4698      	mov	r8, r3
     eda:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     edc:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     ede:	0021      	movs	r1, r4
     ee0:	2013      	movs	r0, #19
     ee2:	4e12      	ldr	r6, [pc, #72]	; (f2c <system_board_init+0x64>)
     ee4:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ee6:	4f12      	ldr	r7, [pc, #72]	; (f30 <system_board_init+0x68>)
     ee8:	2380      	movs	r3, #128	; 0x80
     eea:	031b      	lsls	r3, r3, #12
     eec:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     eee:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     ef0:	0021      	movs	r1, r4
     ef2:	2012      	movs	r0, #18
     ef4:	47b0      	blx	r6
     ef6:	2380      	movs	r3, #128	; 0x80
     ef8:	02db      	lsls	r3, r3, #11
     efa:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     efc:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     efe:	0021      	movs	r1, r4
     f00:	200d      	movs	r0, #13
     f02:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     f04:	2380      	movs	r3, #128	; 0x80
     f06:	019b      	lsls	r3, r3, #6
     f08:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     f0a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     f0c:	0021      	movs	r1, r4
     f0e:	2009      	movs	r0, #9
     f10:	47b0      	blx	r6
     f12:	2380      	movs	r3, #128	; 0x80
     f14:	009b      	lsls	r3, r3, #2
     f16:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     f18:	4643      	mov	r3, r8
     f1a:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     f1c:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     f1e:	0021      	movs	r1, r4
     f20:	201c      	movs	r0, #28
     f22:	47b0      	blx	r6
		
}
     f24:	b002      	add	sp, #8
     f26:	bc04      	pop	{r2}
     f28:	4690      	mov	r8, r2
     f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f2c:	00001bb5 	.word	0x00001bb5
     f30:	40002800 	.word	0x40002800

00000f34 <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     f34:	2000      	movs	r0, #0
     f36:	4770      	bx	lr

00000f38 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     f38:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     f3a:	2300      	movs	r3, #0
     f3c:	2200      	movs	r2, #0
     f3e:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     f40:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     f42:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     f44:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     f46:	2100      	movs	r1, #0
     f48:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     f4a:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     f4c:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
     f4e:	2406      	movs	r4, #6
     f50:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     f52:	24c0      	movs	r4, #192	; 0xc0
     f54:	0164      	lsls	r4, r4, #5
     f56:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     f58:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     f5a:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     f5c:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     f5e:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     f60:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     f62:	242a      	movs	r4, #42	; 0x2a
     f64:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     f66:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     f68:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     f6a:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     f6c:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     f6e:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     f70:	3c06      	subs	r4, #6
     f72:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     f74:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     f76:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     f78:	7541      	strb	r1, [r0, #21]
}
     f7a:	bd10      	pop	{r4, pc}

00000f7c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f7e:	46ce      	mov	lr, r9
     f80:	b500      	push	{lr}
     f82:	b098      	sub	sp, #96	; 0x60
     f84:	0005      	movs	r5, r0
     f86:	000c      	movs	r4, r1
     f88:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     f8a:	0008      	movs	r0, r1
     f8c:	4bb2      	ldr	r3, [pc, #712]	; (1258 <adc_init+0x2dc>)
     f8e:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     f90:	602c      	str	r4, [r5, #0]
			MCLK->APBDMASK.reg |= mask;
     f92:	4ab2      	ldr	r2, [pc, #712]	; (125c <adc_init+0x2e0>)
     f94:	6a13      	ldr	r3, [r2, #32]
     f96:	2108      	movs	r1, #8
     f98:	430b      	orrs	r3, r1
     f9a:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     f9c:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     f9e:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     fa0:	07d2      	lsls	r2, r2, #31
     fa2:	d504      	bpl.n	fae <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     fa4:	0018      	movs	r0, r3
     fa6:	b018      	add	sp, #96	; 0x60
     fa8:	bc04      	pop	{r2}
     faa:	4691      	mov	r9, r2
     fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     fae:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     fb0:	8c13      	ldrh	r3, [r2, #32]
     fb2:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     fb4:	2b00      	cmp	r3, #0
     fb6:	d1fb      	bne.n	fb0 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     fb8:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     fba:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     fbc:	0792      	lsls	r2, r2, #30
     fbe:	d4f1      	bmi.n	fa4 <adc_init+0x28>
	module_inst->reference = config->reference;
     fc0:	7873      	ldrb	r3, [r6, #1]
     fc2:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     fc4:	2b00      	cmp	r3, #0
     fc6:	d104      	bne.n	fd2 <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     fc8:	4aa5      	ldr	r2, [pc, #660]	; (1260 <adc_init+0x2e4>)
     fca:	69d3      	ldr	r3, [r2, #28]
     fcc:	2104      	movs	r1, #4
     fce:	430b      	orrs	r3, r1
     fd0:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     fd2:	2300      	movs	r3, #0
     fd4:	60ab      	str	r3, [r5, #8]
     fd6:	60eb      	str	r3, [r5, #12]
     fd8:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     fda:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     fdc:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     fde:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     fe0:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     fe2:	0080      	lsls	r0, r0, #2
     fe4:	4b9f      	ldr	r3, [pc, #636]	; (1264 <adc_init+0x2e8>)
     fe6:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     fe8:	232a      	movs	r3, #42	; 0x2a
     fea:	5cf3      	ldrb	r3, [r6, r3]
     fec:	2b00      	cmp	r3, #0
     fee:	d105      	bne.n	ffc <adc_init+0x80>
     ff0:	7b33      	ldrb	r3, [r6, #12]
     ff2:	2b00      	cmp	r3, #0
     ff4:	d102      	bne.n	ffc <adc_init+0x80>
		module_inst->software_trigger = true;
     ff6:	3301      	adds	r3, #1
     ff8:	776b      	strb	r3, [r5, #29]
     ffa:	e001      	b.n	1000 <adc_init+0x84>
		module_inst->software_trigger = false;
     ffc:	2300      	movs	r3, #0
     ffe:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
    1000:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
    1002:	7833      	ldrb	r3, [r6, #0]
    1004:	466a      	mov	r2, sp
    1006:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    1008:	4669      	mov	r1, sp
    100a:	201e      	movs	r0, #30
    100c:	4b96      	ldr	r3, [pc, #600]	; (1268 <adc_init+0x2ec>)
    100e:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    1010:	201e      	movs	r0, #30
    1012:	4b96      	ldr	r3, [pc, #600]	; (126c <adc_init+0x2f0>)
    1014:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
    1016:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
    1018:	2258      	movs	r2, #88	; 0x58
    101a:	4995      	ldr	r1, [pc, #596]	; (1270 <adc_init+0x2f4>)
    101c:	a802      	add	r0, sp, #8
    101e:	4b95      	ldr	r3, [pc, #596]	; (1274 <adc_init+0x2f8>)
    1020:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
    1022:	2c13      	cmp	r4, #19
    1024:	d90b      	bls.n	103e <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
    1026:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
    1028:	2258      	movs	r2, #88	; 0x58
    102a:	4991      	ldr	r1, [pc, #580]	; (1270 <adc_init+0x2f4>)
    102c:	a802      	add	r0, sp, #8
    102e:	4b91      	ldr	r3, [pc, #580]	; (1274 <adc_init+0x2f8>)
    1030:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
    1032:	2c13      	cmp	r4, #19
    1034:	d911      	bls.n	105a <adc_init+0xde>
    1036:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
    1038:	4b8e      	ldr	r3, [pc, #568]	; (1274 <adc_init+0x2f8>)
    103a:	4699      	mov	r9, r3
    103c:	e01e      	b.n	107c <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    103e:	00a4      	lsls	r4, r4, #2
    1040:	ab02      	add	r3, sp, #8
    1042:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1044:	a901      	add	r1, sp, #4
    1046:	2300      	movs	r3, #0
    1048:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    104a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    104c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    104e:	3301      	adds	r3, #1
    1050:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    1052:	b2c0      	uxtb	r0, r0
    1054:	4b88      	ldr	r3, [pc, #544]	; (1278 <adc_init+0x2fc>)
    1056:	4798      	blx	r3
    1058:	e7e5      	b.n	1026 <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    105a:	00a4      	lsls	r4, r4, #2
    105c:	ab02      	add	r3, sp, #8
    105e:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1060:	a901      	add	r1, sp, #4
    1062:	2300      	movs	r3, #0
    1064:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1066:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1068:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    106a:	3301      	adds	r3, #1
    106c:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    106e:	b2c0      	uxtb	r0, r0
    1070:	4b81      	ldr	r3, [pc, #516]	; (1278 <adc_init+0x2fc>)
    1072:	4798      	blx	r3
    1074:	e7df      	b.n	1036 <adc_init+0xba>
    1076:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    1078:	2c14      	cmp	r4, #20
    107a:	d018      	beq.n	10ae <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    107c:	2301      	movs	r3, #1
    107e:	40a3      	lsls	r3, r4
    1080:	6932      	ldr	r2, [r6, #16]
    1082:	421a      	tst	r2, r3
    1084:	d0f7      	beq.n	1076 <adc_init+0xfa>
	const uint32_t pinmapping[] = {
    1086:	2258      	movs	r2, #88	; 0x58
    1088:	4979      	ldr	r1, [pc, #484]	; (1270 <adc_init+0x2f4>)
    108a:	a802      	add	r0, sp, #8
    108c:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
    108e:	2c13      	cmp	r4, #19
    1090:	d8f1      	bhi.n	1076 <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1092:	00a3      	lsls	r3, r4, #2
    1094:	aa02      	add	r2, sp, #8
    1096:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1098:	a901      	add	r1, sp, #4
    109a:	2300      	movs	r3, #0
    109c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    109e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    10a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    10a2:	3301      	adds	r3, #1
    10a4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    10a6:	b2c0      	uxtb	r0, r0
    10a8:	4b73      	ldr	r3, [pc, #460]	; (1278 <adc_init+0x2fc>)
    10aa:	4798      	blx	r3
    10ac:	e7e3      	b.n	1076 <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    10ae:	7b73      	ldrb	r3, [r6, #13]
    10b0:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
    10b2:	7bb2      	ldrb	r2, [r6, #14]
    10b4:	01d2      	lsls	r2, r2, #7
    10b6:	4313      	orrs	r3, r2
    10b8:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    10ba:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
    10bc:	7d33      	ldrb	r3, [r6, #20]
    10be:	01db      	lsls	r3, r3, #7
			| (config->reference);
    10c0:	7872      	ldrb	r2, [r6, #1]
    10c2:	4313      	orrs	r3, r2
    10c4:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
    10c6:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
    10c8:	78f3      	ldrb	r3, [r6, #3]
    10ca:	2b34      	cmp	r3, #52	; 0x34
    10cc:	d900      	bls.n	10d0 <adc_init+0x154>
    10ce:	e140      	b.n	1352 <adc_init+0x3d6>
    10d0:	009b      	lsls	r3, r3, #2
    10d2:	4a6a      	ldr	r2, [pc, #424]	; (127c <adc_init+0x300>)
    10d4:	58d3      	ldr	r3, [r2, r3]
    10d6:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    10d8:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
    10da:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
    10dc:	2102      	movs	r1, #2
    10de:	e01a      	b.n	1116 <adc_init+0x19a>
		adjres = config->divide_result;
    10e0:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
    10e2:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
    10e4:	2010      	movs	r0, #16
    10e6:	e016      	b.n	1116 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    10e8:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
    10ea:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
    10ec:	2101      	movs	r1, #1
    10ee:	e012      	b.n	1116 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    10f0:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
    10f2:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    10f4:	2100      	movs	r1, #0
    10f6:	e00e      	b.n	1116 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    10f8:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
    10fa:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
    10fc:	2100      	movs	r1, #0
    10fe:	e00a      	b.n	1116 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1100:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
    1102:	2020      	movs	r0, #32
	uint8_t adjres = 0;
    1104:	2100      	movs	r1, #0
    1106:	e006      	b.n	1116 <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1108:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
    110a:	2000      	movs	r0, #0
	uint8_t adjres = 0;
    110c:	2100      	movs	r1, #0
    110e:	e002      	b.n	1116 <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1110:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
    1112:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
    1114:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1116:	0109      	lsls	r1, r1, #4
    1118:	2370      	movs	r3, #112	; 0x70
    111a:	400b      	ands	r3, r1
    111c:	4313      	orrs	r3, r2
    111e:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
    1120:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1122:	8c13      	ldrh	r3, [r2, #32]
    1124:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1126:	2b00      	cmp	r3, #0
    1128:	d1fb      	bne.n	1122 <adc_init+0x1a6>
	if (config->sample_length > 63) {
    112a:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
    112c:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
    112e:	2a3f      	cmp	r2, #63	; 0x3f
    1130:	d900      	bls.n	1134 <adc_init+0x1b8>
    1132:	e737      	b.n	fa4 <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
    1134:	7bf3      	ldrb	r3, [r6, #15]
    1136:	01db      	lsls	r3, r3, #7
    1138:	431a      	orrs	r2, r3
    113a:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
    113c:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
    113e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1140:	8c13      	ldrh	r3, [r2, #32]
    1142:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1144:	2b00      	cmp	r3, #0
    1146:	d1fb      	bne.n	1140 <adc_init+0x1c4>
			config->clock_prescaler;
    1148:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
    114a:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    114c:	2324      	movs	r3, #36	; 0x24
    114e:	5cf3      	ldrb	r3, [r6, r3]
    1150:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
    1152:	7b32      	ldrb	r2, [r6, #12]
    1154:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
    1156:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
    1158:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
    115a:	4313      	orrs	r3, r2
    115c:	7ab2      	ldrb	r2, [r6, #10]
    115e:	0052      	lsls	r2, r2, #1
    1160:	4313      	orrs	r3, r2
    1162:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
    1164:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
    1166:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1168:	8c13      	ldrh	r3, [r2, #32]
    116a:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    116c:	2b00      	cmp	r3, #0
    116e:	d1fb      	bne.n	1168 <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1170:	8b32      	ldrh	r2, [r6, #24]
    1172:	2a00      	cmp	r2, #0
    1174:	d020      	beq.n	11b8 <adc_init+0x23c>
		switch (resolution) {
    1176:	2810      	cmp	r0, #16
    1178:	d100      	bne.n	117c <adc_init+0x200>
    117a:	e0c9      	b.n	1310 <adc_init+0x394>
    117c:	d800      	bhi.n	1180 <adc_init+0x204>
    117e:	e083      	b.n	1288 <adc_init+0x30c>
    1180:	2820      	cmp	r0, #32
    1182:	d100      	bne.n	1186 <adc_init+0x20a>
    1184:	e0a3      	b.n	12ce <adc_init+0x352>
    1186:	2830      	cmp	r0, #48	; 0x30
    1188:	d116      	bne.n	11b8 <adc_init+0x23c>
			if (config->differential_mode &&
    118a:	7af3      	ldrb	r3, [r6, #11]
    118c:	2b00      	cmp	r3, #0
    118e:	d00a      	beq.n	11a6 <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
    1190:	69f1      	ldr	r1, [r6, #28]
    1192:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
    1194:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1196:	29ff      	cmp	r1, #255	; 0xff
    1198:	d900      	bls.n	119c <adc_init+0x220>
    119a:	e703      	b.n	fa4 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
    119c:	6a31      	ldr	r1, [r6, #32]
    119e:	3180      	adds	r1, #128	; 0x80
    11a0:	29ff      	cmp	r1, #255	; 0xff
    11a2:	d900      	bls.n	11a6 <adc_init+0x22a>
    11a4:	e6fe      	b.n	fa4 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
    11a6:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
    11a8:	69f1      	ldr	r1, [r6, #28]
    11aa:	29ff      	cmp	r1, #255	; 0xff
    11ac:	dd00      	ble.n	11b0 <adc_init+0x234>
    11ae:	e6f9      	b.n	fa4 <adc_init+0x28>
    11b0:	6a31      	ldr	r1, [r6, #32]
    11b2:	29ff      	cmp	r1, #255	; 0xff
    11b4:	dd00      	ble.n	11b8 <adc_init+0x23c>
    11b6:	e6f5      	b.n	fa4 <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
    11b8:	897b      	ldrh	r3, [r7, #10]
    11ba:	431a      	orrs	r2, r3
    11bc:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
    11be:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    11c0:	8c13      	ldrh	r3, [r2, #32]
    11c2:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    11c4:	2b00      	cmp	r3, #0
    11c6:	d1fb      	bne.n	11c0 <adc_init+0x244>
	adc_module->WINLT.reg =
    11c8:	8bb3      	ldrh	r3, [r6, #28]
    11ca:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
    11cc:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    11ce:	8c13      	ldrh	r3, [r2, #32]
    11d0:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    11d2:	2b00      	cmp	r3, #0
    11d4:	d1fb      	bne.n	11ce <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
    11d6:	8c33      	ldrh	r3, [r6, #32]
    11d8:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
    11da:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    11dc:	8c13      	ldrh	r3, [r2, #32]
    11de:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    11e0:	2b00      	cmp	r3, #0
    11e2:	d1fb      	bne.n	11dc <adc_init+0x260>
			config->positive_input;
    11e4:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
    11e6:	88f2      	ldrh	r2, [r6, #6]
    11e8:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    11ea:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
    11ec:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    11ee:	8c13      	ldrh	r3, [r2, #32]
    11f0:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    11f2:	2b00      	cmp	r3, #0
    11f4:	d1fb      	bne.n	11ee <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
    11f6:	332a      	adds	r3, #42	; 0x2a
    11f8:	5cf3      	ldrb	r3, [r6, r3]
    11fa:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
    11fc:	2307      	movs	r3, #7
    11fe:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
    1200:	331d      	adds	r3, #29
    1202:	5cf3      	ldrb	r3, [r6, r3]
    1204:	2b00      	cmp	r3, #0
    1206:	d01b      	beq.n	1240 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1208:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
    120a:	491d      	ldr	r1, [pc, #116]	; (1280 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
    120c:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    120e:	428a      	cmp	r2, r1
    1210:	d900      	bls.n	1214 <adc_init+0x298>
    1212:	e6c7      	b.n	fa4 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1214:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
    1216:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1218:	8c13      	ldrh	r3, [r2, #32]
    121a:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
    121c:	2b00      	cmp	r3, #0
    121e:	d1fb      	bne.n	1218 <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
    1220:	8d31      	ldrh	r1, [r6, #40]	; 0x28
    1222:	2380      	movs	r3, #128	; 0x80
    1224:	011b      	lsls	r3, r3, #4
    1226:	18ca      	adds	r2, r1, r3
    1228:	4815      	ldr	r0, [pc, #84]	; (1280 <adc_init+0x304>)
    122a:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
    122c:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
    122e:	4282      	cmp	r2, r0
    1230:	d900      	bls.n	1234 <adc_init+0x2b8>
    1232:	e6b7      	b.n	fa4 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1234:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
    1236:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1238:	8c13      	ldrh	r3, [r2, #32]
    123a:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
    123c:	2b00      	cmp	r3, #0
    123e:	d1fb      	bne.n	1238 <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
    1240:	4b10      	ldr	r3, [pc, #64]	; (1284 <adc_init+0x308>)
    1242:	681b      	ldr	r3, [r3, #0]
    1244:	021a      	lsls	r2, r3, #8
    1246:	21e0      	movs	r1, #224	; 0xe0
    1248:	00c9      	lsls	r1, r1, #3
    124a:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
    124c:	069b      	lsls	r3, r3, #26
    124e:	0f5b      	lsrs	r3, r3, #29
			) |
    1250:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
    1252:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
    1254:	2300      	movs	r3, #0
    1256:	e6a5      	b.n	fa4 <adc_init+0x28>
    1258:	00000f35 	.word	0x00000f35
    125c:	40000400 	.word	0x40000400
    1260:	40001400 	.word	0x40001400
    1264:	2000106c 	.word	0x2000106c
    1268:	00003565 	.word	0x00003565
    126c:	000034f5 	.word	0x000034f5
    1270:	0001c444 	.word	0x0001c444
    1274:	00015bd5 	.word	0x00015bd5
    1278:	00003661 	.word	0x00003661
    127c:	0001c370 	.word	0x0001c370
    1280:	00000fff 	.word	0x00000fff
    1284:	00806020 	.word	0x00806020
		switch (resolution) {
    1288:	2800      	cmp	r0, #0
    128a:	d195      	bne.n	11b8 <adc_init+0x23c>
			if (config->differential_mode &&
    128c:	7af3      	ldrb	r3, [r6, #11]
    128e:	2b00      	cmp	r3, #0
    1290:	d012      	beq.n	12b8 <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
    1292:	69f3      	ldr	r3, [r6, #28]
    1294:	2080      	movs	r0, #128	; 0x80
    1296:	0100      	lsls	r0, r0, #4
    1298:	4684      	mov	ip, r0
    129a:	4463      	add	r3, ip
    129c:	0019      	movs	r1, r3
			if (config->differential_mode &&
    129e:	482e      	ldr	r0, [pc, #184]	; (1358 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    12a0:	2317      	movs	r3, #23
			if (config->differential_mode &&
    12a2:	4281      	cmp	r1, r0
    12a4:	d900      	bls.n	12a8 <adc_init+0x32c>
    12a6:	e67d      	b.n	fa4 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
    12a8:	6a33      	ldr	r3, [r6, #32]
    12aa:	4463      	add	r3, ip
    12ac:	0019      	movs	r1, r3
    12ae:	482a      	ldr	r0, [pc, #168]	; (1358 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    12b0:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
    12b2:	4281      	cmp	r1, r0
    12b4:	d900      	bls.n	12b8 <adc_init+0x33c>
    12b6:	e675      	b.n	fa4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
    12b8:	4927      	ldr	r1, [pc, #156]	; (1358 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    12ba:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
    12bc:	69f0      	ldr	r0, [r6, #28]
    12be:	4288      	cmp	r0, r1
    12c0:	dd00      	ble.n	12c4 <adc_init+0x348>
    12c2:	e66f      	b.n	fa4 <adc_init+0x28>
    12c4:	6a30      	ldr	r0, [r6, #32]
    12c6:	4288      	cmp	r0, r1
    12c8:	dd00      	ble.n	12cc <adc_init+0x350>
    12ca:	e66b      	b.n	fa4 <adc_init+0x28>
    12cc:	e774      	b.n	11b8 <adc_init+0x23c>
			if (config->differential_mode &&
    12ce:	7af3      	ldrb	r3, [r6, #11]
    12d0:	2b00      	cmp	r3, #0
    12d2:	d012      	beq.n	12fa <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
    12d4:	69f3      	ldr	r3, [r6, #28]
    12d6:	2080      	movs	r0, #128	; 0x80
    12d8:	0080      	lsls	r0, r0, #2
    12da:	4684      	mov	ip, r0
    12dc:	4463      	add	r3, ip
    12de:	0019      	movs	r1, r3
			if (config->differential_mode &&
    12e0:	481e      	ldr	r0, [pc, #120]	; (135c <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    12e2:	2317      	movs	r3, #23
			if (config->differential_mode &&
    12e4:	4281      	cmp	r1, r0
    12e6:	d900      	bls.n	12ea <adc_init+0x36e>
    12e8:	e65c      	b.n	fa4 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
    12ea:	6a33      	ldr	r3, [r6, #32]
    12ec:	4463      	add	r3, ip
    12ee:	0019      	movs	r1, r3
    12f0:	481a      	ldr	r0, [pc, #104]	; (135c <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    12f2:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
    12f4:	4281      	cmp	r1, r0
    12f6:	d900      	bls.n	12fa <adc_init+0x37e>
    12f8:	e654      	b.n	fa4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
    12fa:	4918      	ldr	r1, [pc, #96]	; (135c <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    12fc:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
    12fe:	69f0      	ldr	r0, [r6, #28]
    1300:	4288      	cmp	r0, r1
    1302:	dd00      	ble.n	1306 <adc_init+0x38a>
    1304:	e64e      	b.n	fa4 <adc_init+0x28>
    1306:	6a30      	ldr	r0, [r6, #32]
    1308:	4288      	cmp	r0, r1
    130a:	dd00      	ble.n	130e <adc_init+0x392>
    130c:	e64a      	b.n	fa4 <adc_init+0x28>
    130e:	e753      	b.n	11b8 <adc_init+0x23c>
			if (config->differential_mode &&
    1310:	7af3      	ldrb	r3, [r6, #11]
    1312:	2b00      	cmp	r3, #0
    1314:	d012      	beq.n	133c <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
    1316:	69f3      	ldr	r3, [r6, #28]
    1318:	2080      	movs	r0, #128	; 0x80
    131a:	0200      	lsls	r0, r0, #8
    131c:	4684      	mov	ip, r0
    131e:	4463      	add	r3, ip
    1320:	0019      	movs	r1, r3
			if (config->differential_mode &&
    1322:	480f      	ldr	r0, [pc, #60]	; (1360 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    1324:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1326:	4281      	cmp	r1, r0
    1328:	d900      	bls.n	132c <adc_init+0x3b0>
    132a:	e63b      	b.n	fa4 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
    132c:	6a33      	ldr	r3, [r6, #32]
    132e:	4463      	add	r3, ip
    1330:	0019      	movs	r1, r3
    1332:	480b      	ldr	r0, [pc, #44]	; (1360 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    1334:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
    1336:	4281      	cmp	r1, r0
    1338:	d900      	bls.n	133c <adc_init+0x3c0>
    133a:	e633      	b.n	fa4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
    133c:	4908      	ldr	r1, [pc, #32]	; (1360 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    133e:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
    1340:	69f0      	ldr	r0, [r6, #28]
    1342:	4288      	cmp	r0, r1
    1344:	dd00      	ble.n	1348 <adc_init+0x3cc>
    1346:	e62d      	b.n	fa4 <adc_init+0x28>
    1348:	6a30      	ldr	r0, [r6, #32]
    134a:	4288      	cmp	r0, r1
    134c:	dd00      	ble.n	1350 <adc_init+0x3d4>
    134e:	e629      	b.n	fa4 <adc_init+0x28>
    1350:	e732      	b.n	11b8 <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
    1352:	2317      	movs	r3, #23
    1354:	e626      	b.n	fa4 <adc_init+0x28>
    1356:	46c0      	nop			; (mov r8, r8)
    1358:	00000fff 	.word	0x00000fff
    135c:	000003ff 	.word	0x000003ff
    1360:	0000ffff 	.word	0x0000ffff

00001364 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
    1364:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
    1366:	4b2f      	ldr	r3, [pc, #188]	; (1424 <ADC_Handler+0xc0>)
    1368:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
    136a:	6823      	ldr	r3, [r4, #0]
    136c:	799a      	ldrb	r2, [r3, #6]
    136e:	795d      	ldrb	r5, [r3, #5]
    1370:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
    1372:	07ea      	lsls	r2, r5, #31
    1374:	d52a      	bpl.n	13cc <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1376:	2201      	movs	r2, #1
    1378:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
    137a:	6962      	ldr	r2, [r4, #20]
    137c:	1c93      	adds	r3, r2, #2
    137e:	6163      	str	r3, [r4, #20]
    1380:	6823      	ldr	r3, [r4, #0]
    1382:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    1384:	b29b      	uxth	r3, r3
    1386:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
    1388:	8b23      	ldrh	r3, [r4, #24]
    138a:	3b01      	subs	r3, #1
    138c:	b29b      	uxth	r3, r3
    138e:	8323      	strh	r3, [r4, #24]
    1390:	2b00      	cmp	r3, #0
    1392:	d015      	beq.n	13c0 <ADC_Handler+0x5c>
			if (module->software_trigger == true
    1394:	7f63      	ldrb	r3, [r4, #29]
    1396:	2b00      	cmp	r3, #0
    1398:	d018      	beq.n	13cc <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
    139a:	6822      	ldr	r2, [r4, #0]
    139c:	79d3      	ldrb	r3, [r2, #7]
    139e:	b25b      	sxtb	r3, r3
    13a0:	2b00      	cmp	r3, #0
    13a2:	db13      	blt.n	13cc <ADC_Handler+0x68>
    13a4:	8c13      	ldrh	r3, [r2, #32]
    13a6:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    13a8:	2b00      	cmp	r3, #0
    13aa:	d1fb      	bne.n	13a4 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    13ac:	7e13      	ldrb	r3, [r2, #24]
    13ae:	2102      	movs	r1, #2
    13b0:	430b      	orrs	r3, r1
    13b2:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
    13b4:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
    13b6:	8c13      	ldrh	r3, [r2, #32]
    13b8:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    13ba:	2b00      	cmp	r3, #0
    13bc:	d1fb      	bne.n	13b6 <ADC_Handler+0x52>
    13be:	e005      	b.n	13cc <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    13c0:	2301      	movs	r3, #1
    13c2:	6822      	ldr	r2, [r4, #0]
    13c4:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
    13c6:	7f23      	ldrb	r3, [r4, #28]
    13c8:	2b05      	cmp	r3, #5
    13ca:	d016      	beq.n	13fa <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
    13cc:	076b      	lsls	r3, r5, #29
    13ce:	d508      	bpl.n	13e2 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    13d0:	2304      	movs	r3, #4
    13d2:	6822      	ldr	r2, [r4, #0]
    13d4:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    13d6:	7ee3      	ldrb	r3, [r4, #27]
    13d8:	079b      	lsls	r3, r3, #30
    13da:	d502      	bpl.n	13e2 <ADC_Handler+0x7e>
    13dc:	7ea3      	ldrb	r3, [r4, #26]
    13de:	079b      	lsls	r3, r3, #30
    13e0:	d417      	bmi.n	1412 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
    13e2:	07ab      	lsls	r3, r5, #30
    13e4:	d508      	bpl.n	13f8 <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    13e6:	2302      	movs	r3, #2
    13e8:	6822      	ldr	r2, [r4, #0]
    13ea:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    13ec:	7ee3      	ldrb	r3, [r4, #27]
    13ee:	075b      	lsls	r3, r3, #29
    13f0:	d502      	bpl.n	13f8 <ADC_Handler+0x94>
    13f2:	7ea3      	ldrb	r3, [r4, #26]
    13f4:	075b      	lsls	r3, r3, #29
    13f6:	d410      	bmi.n	141a <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
    13f8:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
    13fa:	2300      	movs	r3, #0
    13fc:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
    13fe:	7ee3      	ldrb	r3, [r4, #27]
    1400:	07db      	lsls	r3, r3, #31
    1402:	d5e3      	bpl.n	13cc <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
    1404:	7ea3      	ldrb	r3, [r4, #26]
    1406:	07db      	lsls	r3, r3, #31
    1408:	d5e0      	bpl.n	13cc <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    140a:	0020      	movs	r0, r4
    140c:	68a3      	ldr	r3, [r4, #8]
    140e:	4798      	blx	r3
    1410:	e7dc      	b.n	13cc <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1412:	0020      	movs	r0, r4
    1414:	68e3      	ldr	r3, [r4, #12]
    1416:	4798      	blx	r3
    1418:	e7e3      	b.n	13e2 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
    141a:	6923      	ldr	r3, [r4, #16]
    141c:	0020      	movs	r0, r4
    141e:	4798      	blx	r3
}
    1420:	e7ea      	b.n	13f8 <ADC_Handler+0x94>
    1422:	46c0      	nop			; (mov r8, r8)
    1424:	2000106c 	.word	0x2000106c

00001428 <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
    1428:	2301      	movs	r3, #1
    142a:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
    142c:	2300      	movs	r3, #0
    142e:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
    1430:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
    1432:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
    1434:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
    1436:	220f      	movs	r2, #15
    1438:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
    143a:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
    143c:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
    143e:	7203      	strb	r3, [r0, #8]
}
    1440:	4770      	bx	lr

00001442 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
    1442:	6802      	ldr	r2, [r0, #0]
    1444:	6813      	ldr	r3, [r2, #0]
    1446:	2102      	movs	r1, #2
    1448:	430b      	orrs	r3, r1
    144a:	6013      	str	r3, [r2, #0]

}
    144c:	4770      	bx	lr

0000144e <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
    144e:	2303      	movs	r3, #3
    1450:	6802      	ldr	r2, [r0, #0]
    1452:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
    1454:	6802      	ldr	r2, [r0, #0]
    1456:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
    1458:	6802      	ldr	r2, [r0, #0]
    145a:	6813      	ldr	r3, [r2, #0]
    145c:	2102      	movs	r1, #2
    145e:	438b      	bics	r3, r1
    1460:	6013      	str	r3, [r2, #0]
}
    1462:	4770      	bx	lr

00001464 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
    1464:	b570      	push	{r4, r5, r6, lr}
    1466:	0004      	movs	r4, r0
    1468:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
    146a:	78d3      	ldrb	r3, [r2, #3]
    146c:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
    146e:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
    1470:	7853      	ldrb	r3, [r2, #1]
    1472:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
    1474:	7913      	ldrb	r3, [r2, #4]
    1476:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
    1478:	7813      	ldrb	r3, [r2, #0]
    147a:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
    147c:	7891      	ldrb	r1, [r2, #2]
    147e:	02c9      	lsls	r1, r1, #11
    1480:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
    1482:	7851      	ldrb	r1, [r2, #1]
    1484:	0209      	lsls	r1, r1, #8
    1486:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
    1488:	78d1      	ldrb	r1, [r2, #3]
    148a:	0089      	lsls	r1, r1, #2
    148c:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
    148e:	7911      	ldrb	r1, [r2, #4]
    1490:	0149      	lsls	r1, r1, #5
    1492:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
    1494:	7991      	ldrb	r1, [r2, #6]
    1496:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
    1498:	79d0      	ldrb	r0, [r2, #7]
    149a:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
    149c:	4301      	orrs	r1, r0
    149e:	7a10      	ldrb	r0, [r2, #8]
    14a0:	0300      	lsls	r0, r0, #12
    14a2:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
    14a4:	7952      	ldrb	r2, [r2, #5]
    14a6:	0412      	lsls	r2, r2, #16
    14a8:	20f0      	movs	r0, #240	; 0xf0
    14aa:	0300      	lsls	r0, r0, #12
    14ac:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
    14ae:	430a      	orrs	r2, r1
    14b0:	4313      	orrs	r3, r2
    14b2:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
    14b4:	682b      	ldr	r3, [r5, #0]
    14b6:	079b      	lsls	r3, r3, #30
    14b8:	d401      	bmi.n	14be <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
    14ba:	602e      	str	r6, [r5, #0]
	}
}
    14bc:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
    14be:	0020      	movs	r0, r4
    14c0:	4b03      	ldr	r3, [pc, #12]	; (14d0 <aes_set_config+0x6c>)
    14c2:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
    14c4:	602e      	str	r6, [r5, #0]
		aes_enable(module);
    14c6:	0020      	movs	r0, r4
    14c8:	4b02      	ldr	r3, [pc, #8]	; (14d4 <aes_set_config+0x70>)
    14ca:	4798      	blx	r3
    14cc:	e7f6      	b.n	14bc <aes_set_config+0x58>
    14ce:	46c0      	nop			; (mov r8, r8)
    14d0:	0000144f 	.word	0x0000144f
    14d4:	00001443 	.word	0x00001443

000014d8 <aes_init>:
{
    14d8:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
    14da:	4c05      	ldr	r4, [pc, #20]	; (14f0 <aes_init+0x18>)
    14dc:	69e5      	ldr	r5, [r4, #28]
    14de:	2380      	movs	r3, #128	; 0x80
    14e0:	019b      	lsls	r3, r3, #6
    14e2:	432b      	orrs	r3, r5
    14e4:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
    14e6:	2301      	movs	r3, #1
    14e8:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
    14ea:	4b02      	ldr	r3, [pc, #8]	; (14f4 <aes_init+0x1c>)
    14ec:	4798      	blx	r3
}
    14ee:	bd70      	pop	{r4, r5, r6, pc}
    14f0:	40000400 	.word	0x40000400
    14f4:	00001465 	.word	0x00001465

000014f8 <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
    14f8:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
    14fa:	7943      	ldrb	r3, [r0, #5]
    14fc:	2b01      	cmp	r3, #1
    14fe:	d005      	beq.n	150c <aes_write_key+0x14>
    1500:	2b00      	cmp	r3, #0
    1502:	d010      	beq.n	1526 <aes_write_key+0x2e>
    1504:	2b02      	cmp	r3, #2
    1506:	d10d      	bne.n	1524 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
    1508:	2508      	movs	r5, #8
    150a:	e000      	b.n	150e <aes_write_key+0x16>
		key_length = 6;
    150c:	2506      	movs	r5, #6
{
    150e:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
    1510:	c910      	ldmia	r1!, {r4}
    1512:	1c9a      	adds	r2, r3, #2
    1514:	0092      	lsls	r2, r2, #2
    1516:	6806      	ldr	r6, [r0, #0]
    1518:	46b4      	mov	ip, r6
    151a:	4462      	add	r2, ip
    151c:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
    151e:	3301      	adds	r3, #1
    1520:	42ab      	cmp	r3, r5
    1522:	d3f5      	bcc.n	1510 <aes_write_key+0x18>
		key++;
	}
}
    1524:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
    1526:	2504      	movs	r5, #4
    1528:	e7f1      	b.n	150e <aes_write_key+0x16>
	...

0000152c <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
    152c:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    152e:	2300      	movs	r3, #0
    1530:	6802      	ldr	r2, [r0, #0]
    1532:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    1534:	4b0f      	ldr	r3, [pc, #60]	; (1574 <aes_write_input_data+0x48>)
    1536:	6842      	ldr	r2, [r0, #4]
    1538:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    153a:	4a0f      	ldr	r2, [pc, #60]	; (1578 <aes_write_input_data+0x4c>)
    153c:	4293      	cmp	r3, r2
    153e:	d00a      	beq.n	1556 <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    1540:	7903      	ldrb	r3, [r0, #4]
    1542:	2b03      	cmp	r3, #3
    1544:	d00e      	beq.n	1564 <aes_write_input_data+0x38>
    1546:	000c      	movs	r4, r1
    1548:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
    154a:	6803      	ldr	r3, [r0, #0]
    154c:	c904      	ldmia	r1!, {r2}
    154e:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
    1550:	428c      	cmp	r4, r1
    1552:	d1fa      	bne.n	154a <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
    1554:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
    1556:	6803      	ldr	r3, [r0, #0]
    1558:	680a      	ldr	r2, [r1, #0]
    155a:	639a      	str	r2, [r3, #56]	; 0x38
    155c:	6803      	ldr	r3, [r0, #0]
    155e:	684a      	ldr	r2, [r1, #4]
    1560:	639a      	str	r2, [r3, #56]	; 0x38
    1562:	e7f7      	b.n	1554 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    1564:	7983      	ldrb	r3, [r0, #6]
    1566:	3b02      	subs	r3, #2
    1568:	2b01      	cmp	r3, #1
    156a:	d8ec      	bhi.n	1546 <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
    156c:	6803      	ldr	r3, [r0, #0]
    156e:	680a      	ldr	r2, [r1, #0]
    1570:	639a      	str	r2, [r3, #56]	; 0x38
    1572:	e7ef      	b.n	1554 <aes_write_input_data+0x28>
    1574:	00ff00ff 	.word	0x00ff00ff
    1578:	00010003 	.word	0x00010003

0000157c <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    157c:	2300      	movs	r3, #0
    157e:	6802      	ldr	r2, [r0, #0]
    1580:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    1582:	4b10      	ldr	r3, [pc, #64]	; (15c4 <aes_read_output_data+0x48>)
    1584:	6842      	ldr	r2, [r0, #4]
    1586:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    1588:	4a0f      	ldr	r2, [pc, #60]	; (15c8 <aes_read_output_data+0x4c>)
    158a:	4293      	cmp	r3, r2
    158c:	d00a      	beq.n	15a4 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    158e:	7903      	ldrb	r3, [r0, #4]
    1590:	2b03      	cmp	r3, #3
    1592:	d00e      	beq.n	15b2 <aes_read_output_data+0x36>
    1594:	000a      	movs	r2, r1
    1596:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
    1598:	6803      	ldr	r3, [r0, #0]
    159a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    159c:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
    159e:	428a      	cmp	r2, r1
    15a0:	d1fa      	bne.n	1598 <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
    15a2:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
    15a4:	6803      	ldr	r3, [r0, #0]
    15a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    15a8:	600b      	str	r3, [r1, #0]
    15aa:	6803      	ldr	r3, [r0, #0]
    15ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    15ae:	604b      	str	r3, [r1, #4]
    15b0:	e7f7      	b.n	15a2 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    15b2:	7983      	ldrb	r3, [r0, #6]
    15b4:	3b02      	subs	r3, #2
    15b6:	2b01      	cmp	r3, #1
    15b8:	d8ec      	bhi.n	1594 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
    15ba:	6803      	ldr	r3, [r0, #0]
    15bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    15be:	600b      	str	r3, [r1, #0]
    15c0:	e7ef      	b.n	15a2 <aes_read_output_data+0x26>
    15c2:	46c0      	nop			; (mov r8, r8)
    15c4:	00ff00ff 	.word	0x00ff00ff
    15c8:	00010003 	.word	0x00010003

000015cc <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    15cc:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    15ce:	2a00      	cmp	r2, #0
    15d0:	d001      	beq.n	15d6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    15d2:	0018      	movs	r0, r3
    15d4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    15d6:	008b      	lsls	r3, r1, #2
    15d8:	4a06      	ldr	r2, [pc, #24]	; (15f4 <extint_register_callback+0x28>)
    15da:	589b      	ldr	r3, [r3, r2]
    15dc:	2b00      	cmp	r3, #0
    15de:	d003      	beq.n	15e8 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    15e0:	4283      	cmp	r3, r0
    15e2:	d005      	beq.n	15f0 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    15e4:	231d      	movs	r3, #29
    15e6:	e7f4      	b.n	15d2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    15e8:	0089      	lsls	r1, r1, #2
    15ea:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    15ec:	2300      	movs	r3, #0
    15ee:	e7f0      	b.n	15d2 <extint_register_callback+0x6>
		return STATUS_OK;
    15f0:	2300      	movs	r3, #0
    15f2:	e7ee      	b.n	15d2 <extint_register_callback+0x6>
    15f4:	20001074 	.word	0x20001074

000015f8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    15f8:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    15fa:	2900      	cmp	r1, #0
    15fc:	d001      	beq.n	1602 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    15fe:	0018      	movs	r0, r3
    1600:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    1602:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    1604:	281f      	cmp	r0, #31
    1606:	d800      	bhi.n	160a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    1608:	4a02      	ldr	r2, [pc, #8]	; (1614 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    160a:	2301      	movs	r3, #1
    160c:	4083      	lsls	r3, r0
    160e:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
    1610:	2300      	movs	r3, #0
    1612:	e7f4      	b.n	15fe <extint_chan_enable_callback+0x6>
    1614:	40002400 	.word	0x40002400

00001618 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1618:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    161a:	2200      	movs	r2, #0
    161c:	4b10      	ldr	r3, [pc, #64]	; (1660 <EIC_Handler+0x48>)
    161e:	701a      	strb	r2, [r3, #0]
    1620:	2300      	movs	r3, #0
    1622:	4910      	ldr	r1, [pc, #64]	; (1664 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1624:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1626:	4e10      	ldr	r6, [pc, #64]	; (1668 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1628:	4c0d      	ldr	r4, [pc, #52]	; (1660 <EIC_Handler+0x48>)
    162a:	e00a      	b.n	1642 <EIC_Handler+0x2a>
		return eics[eic_index];
    162c:	490d      	ldr	r1, [pc, #52]	; (1664 <EIC_Handler+0x4c>)
    162e:	e008      	b.n	1642 <EIC_Handler+0x2a>
    1630:	7823      	ldrb	r3, [r4, #0]
    1632:	3301      	adds	r3, #1
    1634:	b2db      	uxtb	r3, r3
    1636:	7023      	strb	r3, [r4, #0]
    1638:	2b0f      	cmp	r3, #15
    163a:	d810      	bhi.n	165e <EIC_Handler+0x46>
		return NULL;
    163c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    163e:	2b1f      	cmp	r3, #31
    1640:	d9f4      	bls.n	162c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    1642:	0028      	movs	r0, r5
    1644:	4018      	ands	r0, r3
    1646:	2201      	movs	r2, #1
    1648:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    164a:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    164c:	4210      	tst	r0, r2
    164e:	d0ef      	beq.n	1630 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    1650:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1652:	009b      	lsls	r3, r3, #2
    1654:	599b      	ldr	r3, [r3, r6]
    1656:	2b00      	cmp	r3, #0
    1658:	d0ea      	beq.n	1630 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    165a:	4798      	blx	r3
    165c:	e7e8      	b.n	1630 <EIC_Handler+0x18>
			}
		}
	}
}
    165e:	bd70      	pop	{r4, r5, r6, pc}
    1660:	20001070 	.word	0x20001070
    1664:	40002400 	.word	0x40002400
    1668:	20001074 	.word	0x20001074

0000166c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    166c:	4a06      	ldr	r2, [pc, #24]	; (1688 <_extint_enable+0x1c>)
    166e:	7813      	ldrb	r3, [r2, #0]
    1670:	2102      	movs	r1, #2
    1672:	430b      	orrs	r3, r1
    1674:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1676:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1678:	6853      	ldr	r3, [r2, #4]
    167a:	4219      	tst	r1, r3
    167c:	d1fc      	bne.n	1678 <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    167e:	6853      	ldr	r3, [r2, #4]
    1680:	4218      	tst	r0, r3
    1682:	d1f9      	bne.n	1678 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    1684:	4770      	bx	lr
    1686:	46c0      	nop			; (mov r8, r8)
    1688:	40002400 	.word	0x40002400

0000168c <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    168c:	4a06      	ldr	r2, [pc, #24]	; (16a8 <_extint_disable+0x1c>)
    168e:	7813      	ldrb	r3, [r2, #0]
    1690:	2102      	movs	r1, #2
    1692:	438b      	bics	r3, r1
    1694:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    1696:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    1698:	6853      	ldr	r3, [r2, #4]
    169a:	4219      	tst	r1, r3
    169c:	d1fc      	bne.n	1698 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    169e:	6853      	ldr	r3, [r2, #4]
    16a0:	4218      	tst	r0, r3
    16a2:	d1f9      	bne.n	1698 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    16a4:	4770      	bx	lr
    16a6:	46c0      	nop			; (mov r8, r8)
    16a8:	40002400 	.word	0x40002400

000016ac <_system_extint_init>:
{
    16ac:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
    16ae:	4a12      	ldr	r2, [pc, #72]	; (16f8 <_system_extint_init+0x4c>)
    16b0:	6951      	ldr	r1, [r2, #20]
    16b2:	2380      	movs	r3, #128	; 0x80
    16b4:	009b      	lsls	r3, r3, #2
    16b6:	430b      	orrs	r3, r1
    16b8:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    16ba:	4a10      	ldr	r2, [pc, #64]	; (16fc <_system_extint_init+0x50>)
    16bc:	7813      	ldrb	r3, [r2, #0]
    16be:	2101      	movs	r1, #1
    16c0:	430b      	orrs	r3, r1
    16c2:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    16c4:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    16c6:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    16c8:	6853      	ldr	r3, [r2, #4]
    16ca:	4219      	tst	r1, r3
    16cc:	d1fc      	bne.n	16c8 <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    16ce:	6853      	ldr	r3, [r2, #4]
    16d0:	4218      	tst	r0, r3
    16d2:	d1f9      	bne.n	16c8 <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
    16d4:	4a09      	ldr	r2, [pc, #36]	; (16fc <_system_extint_init+0x50>)
    16d6:	7813      	ldrb	r3, [r2, #0]
    16d8:	2110      	movs	r1, #16
    16da:	430b      	orrs	r3, r1
    16dc:	7013      	strb	r3, [r2, #0]
    16de:	4b08      	ldr	r3, [pc, #32]	; (1700 <_system_extint_init+0x54>)
    16e0:	0019      	movs	r1, r3
    16e2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    16e4:	2200      	movs	r2, #0
    16e6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    16e8:	428b      	cmp	r3, r1
    16ea:	d1fc      	bne.n	16e6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    16ec:	2208      	movs	r2, #8
    16ee:	4b05      	ldr	r3, [pc, #20]	; (1704 <_system_extint_init+0x58>)
    16f0:	601a      	str	r2, [r3, #0]
	_extint_enable();
    16f2:	4b05      	ldr	r3, [pc, #20]	; (1708 <_system_extint_init+0x5c>)
    16f4:	4798      	blx	r3
}
    16f6:	bd10      	pop	{r4, pc}
    16f8:	40000400 	.word	0x40000400
    16fc:	40002400 	.word	0x40002400
    1700:	20001074 	.word	0x20001074
    1704:	e000e100 	.word	0xe000e100
    1708:	0000166d 	.word	0x0000166d

0000170c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    170c:	2300      	movs	r3, #0
    170e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    1710:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    1712:	2201      	movs	r2, #1
    1714:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    1716:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    1718:	3201      	adds	r2, #1
    171a:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    171c:	7243      	strb	r3, [r0, #9]
}
    171e:	4770      	bx	lr

00001720 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    1720:	b5f0      	push	{r4, r5, r6, r7, lr}
    1722:	b083      	sub	sp, #12
    1724:	0005      	movs	r5, r0
    1726:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    1728:	4b1c      	ldr	r3, [pc, #112]	; (179c <extint_chan_set_config+0x7c>)
    172a:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    172c:	a901      	add	r1, sp, #4
    172e:	2300      	movs	r3, #0
    1730:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1732:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    1734:	7923      	ldrb	r3, [r4, #4]
    1736:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1738:	7a23      	ldrb	r3, [r4, #8]
    173a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    173c:	7820      	ldrb	r0, [r4, #0]
    173e:	4b18      	ldr	r3, [pc, #96]	; (17a0 <extint_chan_set_config+0x80>)
    1740:	4798      	blx	r3
		return NULL;
    1742:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    1744:	2d1f      	cmp	r5, #31
    1746:	d800      	bhi.n	174a <extint_chan_set_config+0x2a>
		return eics[eic_index];
    1748:	4916      	ldr	r1, [pc, #88]	; (17a4 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    174a:	2207      	movs	r2, #7
    174c:	402a      	ands	r2, r5
    174e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    1750:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    1752:	7aa3      	ldrb	r3, [r4, #10]
    1754:	2b00      	cmp	r3, #0
    1756:	d001      	beq.n	175c <extint_chan_set_config+0x3c>
    1758:	2308      	movs	r3, #8
    175a:	431f      	orrs	r7, r3
    175c:	08eb      	lsrs	r3, r5, #3
    175e:	009b      	lsls	r3, r3, #2
    1760:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1762:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1764:	260f      	movs	r6, #15
    1766:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1768:	43b0      	bics	r0, r6
			(new_config << config_pos);
    176a:	4097      	lsls	r7, r2
    176c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    176e:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
    1770:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    1772:	7a63      	ldrb	r3, [r4, #9]
    1774:	2b00      	cmp	r3, #0
    1776:	d10b      	bne.n	1790 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
    1778:	698a      	ldr	r2, [r1, #24]
    177a:	2301      	movs	r3, #1
    177c:	40ab      	lsls	r3, r5
    177e:	43db      	mvns	r3, r3
    1780:	041b      	lsls	r3, r3, #16
    1782:	0c1b      	lsrs	r3, r3, #16
    1784:	4013      	ands	r3, r2
    1786:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
    1788:	4b07      	ldr	r3, [pc, #28]	; (17a8 <extint_chan_set_config+0x88>)
    178a:	4798      	blx	r3
}
    178c:	b003      	add	sp, #12
    178e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
    1790:	698a      	ldr	r2, [r1, #24]
    1792:	2301      	movs	r3, #1
    1794:	40ab      	lsls	r3, r5
    1796:	4313      	orrs	r3, r2
    1798:	618b      	str	r3, [r1, #24]
    179a:	e7f5      	b.n	1788 <extint_chan_set_config+0x68>
    179c:	0000168d 	.word	0x0000168d
    17a0:	00003661 	.word	0x00003661
    17a4:	40002400 	.word	0x40002400
    17a8:	0000166d 	.word	0x0000166d

000017ac <extint_enable_events>:
 *
 *  \param[in] events    Struct containing flags of events to enable
 */
void extint_enable_events(
		struct extint_events *const events)
{
    17ac:	b510      	push	{r4, lr}
    17ae:	0004      	movs	r4, r0
	Assert(events);

	/* Array of available EICs. */
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	_extint_disable();
    17b0:	4b0b      	ldr	r3, [pc, #44]	; (17e0 <extint_enable_events+0x34>)
    17b2:	4798      	blx	r3
    17b4:	2300      	movs	r3, #0
    17b6:	2100      	movs	r1, #0
		uint32_t event_mask = 0;

		/* Create an enable mask for the current EIC module */
		for (uint32_t j = 0; j < 32; j++) {
			if (events->generate_event_on_detect[(32 * i) + j]) {
				event_mask |= (1UL << j);
    17b8:	2001      	movs	r0, #1
    17ba:	e002      	b.n	17c2 <extint_enable_events+0x16>
		for (uint32_t j = 0; j < 32; j++) {
    17bc:	3301      	adds	r3, #1
    17be:	2b20      	cmp	r3, #32
    17c0:	d006      	beq.n	17d0 <extint_enable_events+0x24>
			if (events->generate_event_on_detect[(32 * i) + j]) {
    17c2:	5ce2      	ldrb	r2, [r4, r3]
    17c4:	2a00      	cmp	r2, #0
    17c6:	d0f9      	beq.n	17bc <extint_enable_events+0x10>
				event_mask |= (1UL << j);
    17c8:	0002      	movs	r2, r0
    17ca:	409a      	lsls	r2, r3
    17cc:	4311      	orrs	r1, r2
    17ce:	e7f5      	b.n	17bc <extint_enable_events+0x10>
			}
		}

		/* Enable the masked events */
		eics[i]->EVCTRL.reg |= event_mask;
    17d0:	4b04      	ldr	r3, [pc, #16]	; (17e4 <extint_enable_events+0x38>)
    17d2:	689a      	ldr	r2, [r3, #8]
    17d4:	4311      	orrs	r1, r2
    17d6:	6099      	str	r1, [r3, #8]
	}
	_extint_enable();
    17d8:	4b03      	ldr	r3, [pc, #12]	; (17e8 <extint_enable_events+0x3c>)
    17da:	4798      	blx	r3
}
    17dc:	bd10      	pop	{r4, pc}
    17de:	46c0      	nop			; (mov r8, r8)
    17e0:	0000168d 	.word	0x0000168d
    17e4:	40002400 	.word	0x40002400
    17e8:	0000166d 	.word	0x0000166d

000017ec <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    17ec:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
    17ee:	4a1e      	ldr	r2, [pc, #120]	; (1868 <nvm_set_config+0x7c>)
    17f0:	6993      	ldr	r3, [r2, #24]
    17f2:	2104      	movs	r1, #4
    17f4:	430b      	orrs	r3, r1
    17f6:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    17f8:	4b1c      	ldr	r3, [pc, #112]	; (186c <nvm_set_config+0x80>)
    17fa:	2220      	movs	r2, #32
    17fc:	32ff      	adds	r2, #255	; 0xff
    17fe:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    1800:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1802:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    1804:	07d2      	lsls	r2, r2, #31
    1806:	d401      	bmi.n	180c <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    1808:	0018      	movs	r0, r3
    180a:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    180c:	7803      	ldrb	r3, [r0, #0]
    180e:	021b      	lsls	r3, r3, #8
    1810:	22c0      	movs	r2, #192	; 0xc0
    1812:	0092      	lsls	r2, r2, #2
    1814:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1816:	7841      	ldrb	r1, [r0, #1]
    1818:	01c9      	lsls	r1, r1, #7
    181a:	22ff      	movs	r2, #255	; 0xff
    181c:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    181e:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1820:	7881      	ldrb	r1, [r0, #2]
    1822:	0049      	lsls	r1, r1, #1
    1824:	221e      	movs	r2, #30
    1826:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1828:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    182a:	78c2      	ldrb	r2, [r0, #3]
    182c:	0492      	lsls	r2, r2, #18
    182e:	2180      	movs	r1, #128	; 0x80
    1830:	02c9      	lsls	r1, r1, #11
    1832:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1834:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1836:	7902      	ldrb	r2, [r0, #4]
    1838:	0412      	lsls	r2, r2, #16
    183a:	21c0      	movs	r1, #192	; 0xc0
    183c:	0289      	lsls	r1, r1, #10
    183e:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1840:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    1842:	4a0a      	ldr	r2, [pc, #40]	; (186c <nvm_set_config+0x80>)
    1844:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1846:	6893      	ldr	r3, [r2, #8]
    1848:	035b      	lsls	r3, r3, #13
    184a:	0f5b      	lsrs	r3, r3, #29
    184c:	4908      	ldr	r1, [pc, #32]	; (1870 <nvm_set_config+0x84>)
    184e:	2408      	movs	r4, #8
    1850:	409c      	lsls	r4, r3
    1852:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1854:	6893      	ldr	r3, [r2, #8]
    1856:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1858:	7843      	ldrb	r3, [r0, #1]
    185a:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    185c:	8b13      	ldrh	r3, [r2, #24]
    185e:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    1860:	0fdb      	lsrs	r3, r3, #31
    1862:	011b      	lsls	r3, r3, #4
    1864:	e7d0      	b.n	1808 <nvm_set_config+0x1c>
    1866:	46c0      	nop			; (mov r8, r8)
    1868:	40000400 	.word	0x40000400
    186c:	41004000 	.word	0x41004000
    1870:	20000a84 	.word	0x20000a84

00001874 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1874:	b530      	push	{r4, r5, lr}
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    1876:	4a30      	ldr	r2, [pc, #192]	; (1938 <nvm_execute_command+0xc4>)
    1878:	8814      	ldrh	r4, [r2, #0]
    187a:	8853      	ldrh	r3, [r2, #2]
    187c:	4363      	muls	r3, r4
    187e:	428b      	cmp	r3, r1
    1880:	d20b      	bcs.n	189a <nvm_execute_command+0x26>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    1882:	2280      	movs	r2, #128	; 0x80
    1884:	0192      	lsls	r2, r2, #6
    1886:	4b2d      	ldr	r3, [pc, #180]	; (193c <nvm_execute_command+0xc8>)
    1888:	18cb      	adds	r3, r1, r3
    188a:	4293      	cmp	r3, r2
    188c:	d905      	bls.n	189a <nvm_execute_command+0x26>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    188e:	4c2c      	ldr	r4, [pc, #176]	; (1940 <nvm_execute_command+0xcc>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    1890:	2318      	movs	r3, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1892:	4a2c      	ldr	r2, [pc, #176]	; (1944 <nvm_execute_command+0xd0>)
    1894:	188a      	adds	r2, r1, r2
    1896:	42a2      	cmp	r2, r4
    1898:	d80e      	bhi.n	18b8 <nvm_execute_command+0x44>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    189a:	4b2b      	ldr	r3, [pc, #172]	; (1948 <nvm_execute_command+0xd4>)
    189c:	685c      	ldr	r4, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    189e:	2280      	movs	r2, #128	; 0x80
    18a0:	02d2      	lsls	r2, r2, #11
    18a2:	4322      	orrs	r2, r4
    18a4:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    18a6:	2220      	movs	r2, #32
    18a8:	32ff      	adds	r2, #255	; 0xff
    18aa:	831a      	strh	r2, [r3, #24]
    18ac:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    18ae:	07db      	lsls	r3, r3, #31
    18b0:	d404      	bmi.n	18bc <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    18b2:	4b25      	ldr	r3, [pc, #148]	; (1948 <nvm_execute_command+0xd4>)
    18b4:	605c      	str	r4, [r3, #4]
		return STATUS_BUSY;
    18b6:	2305      	movs	r3, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    18b8:	0018      	movs	r0, r3
    18ba:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    18bc:	2845      	cmp	r0, #69	; 0x45
    18be:	d829      	bhi.n	1914 <nvm_execute_command+0xa0>
    18c0:	0083      	lsls	r3, r0, #2
    18c2:	4a22      	ldr	r2, [pc, #136]	; (194c <nvm_execute_command+0xd8>)
    18c4:	58d3      	ldr	r3, [r2, r3]
    18c6:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    18c8:	4b1f      	ldr	r3, [pc, #124]	; (1948 <nvm_execute_command+0xd4>)
    18ca:	8b1b      	ldrh	r3, [r3, #24]
    18cc:	05db      	lsls	r3, r3, #23
    18ce:	d503      	bpl.n	18d8 <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
    18d0:	4b1d      	ldr	r3, [pc, #116]	; (1948 <nvm_execute_command+0xd4>)
    18d2:	605c      	str	r4, [r3, #4]
				return STATUS_ERR_IO;
    18d4:	2310      	movs	r3, #16
    18d6:	e7ef      	b.n	18b8 <nvm_execute_command+0x44>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18d8:	0889      	lsrs	r1, r1, #2
    18da:	0049      	lsls	r1, r1, #1
    18dc:	4b1a      	ldr	r3, [pc, #104]	; (1948 <nvm_execute_command+0xd4>)
    18de:	61d9      	str	r1, [r3, #28]
			break;
    18e0:	e003      	b.n	18ea <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18e2:	0889      	lsrs	r1, r1, #2
    18e4:	0049      	lsls	r1, r1, #1
    18e6:	4b18      	ldr	r3, [pc, #96]	; (1948 <nvm_execute_command+0xd4>)
    18e8:	61d9      	str	r1, [r3, #28]
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
    18ea:	23fd      	movs	r3, #253	; 0xfd
    18ec:	0005      	movs	r5, r0
    18ee:	3d1a      	subs	r5, #26
    18f0:	401d      	ands	r5, r3
    18f2:	d013      	beq.n	191c <nvm_execute_command+0xa8>
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    18f4:	23a5      	movs	r3, #165	; 0xa5
    18f6:	021b      	lsls	r3, r3, #8
    18f8:	4318      	orrs	r0, r3
    18fa:	4b13      	ldr	r3, [pc, #76]	; (1948 <nvm_execute_command+0xd4>)
    18fc:	8018      	strh	r0, [r3, #0]
    18fe:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    1900:	2201      	movs	r2, #1
    1902:	7d0b      	ldrb	r3, [r1, #20]
    1904:	4213      	tst	r3, r2
    1906:	d0fc      	beq.n	1902 <nvm_execute_command+0x8e>
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
    1908:	2d00      	cmp	r5, #0
    190a:	d00f      	beq.n	192c <nvm_execute_command+0xb8>
	nvm_module->CTRLB.reg = ctrlb_bak;
    190c:	4b0e      	ldr	r3, [pc, #56]	; (1948 <nvm_execute_command+0xd4>)
    190e:	605c      	str	r4, [r3, #4]
	return STATUS_OK;
    1910:	2300      	movs	r3, #0
    1912:	e7d1      	b.n	18b8 <nvm_execute_command+0x44>
			nvm_module->CTRLB.reg = ctrlb_bak;
    1914:	4b0c      	ldr	r3, [pc, #48]	; (1948 <nvm_execute_command+0xd4>)
    1916:	605c      	str	r4, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    1918:	2317      	movs	r3, #23
    191a:	e7cd      	b.n	18b8 <nvm_execute_command+0x44>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
    191c:	4b0a      	ldr	r3, [pc, #40]	; (1948 <nvm_execute_command+0xd4>)
    191e:	6859      	ldr	r1, [r3, #4]
    1920:	2280      	movs	r2, #128	; 0x80
    1922:	02d2      	lsls	r2, r2, #11
    1924:	430a      	orrs	r2, r1
    1926:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
    1928:	685b      	ldr	r3, [r3, #4]
    192a:	e7e3      	b.n	18f4 <nvm_execute_command+0x80>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
    192c:	4a06      	ldr	r2, [pc, #24]	; (1948 <nvm_execute_command+0xd4>)
    192e:	6853      	ldr	r3, [r2, #4]
    1930:	4907      	ldr	r1, [pc, #28]	; (1950 <nvm_execute_command+0xdc>)
    1932:	400b      	ands	r3, r1
    1934:	6053      	str	r3, [r2, #4]
    1936:	e7e9      	b.n	190c <nvm_execute_command+0x98>
    1938:	20000a84 	.word	0x20000a84
    193c:	ff7fc000 	.word	0xff7fc000
    1940:	00001fff 	.word	0x00001fff
    1944:	ffc00000 	.word	0xffc00000
    1948:	41004000 	.word	0x41004000
    194c:	0001c49c 	.word	0x0001c49c
    1950:	fffbffff 	.word	0xfffbffff

00001954 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1956:	4b2f      	ldr	r3, [pc, #188]	; (1a14 <nvm_write_buffer+0xc0>)
    1958:	881c      	ldrh	r4, [r3, #0]
    195a:	885b      	ldrh	r3, [r3, #2]
    195c:	4363      	muls	r3, r4
	if (destination_address >
    195e:	4283      	cmp	r3, r0
    1960:	d207      	bcs.n	1972 <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1962:	4e2d      	ldr	r6, [pc, #180]	; (1a18 <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    1964:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1966:	4b2d      	ldr	r3, [pc, #180]	; (1a1c <nvm_write_buffer+0xc8>)
    1968:	18c3      	adds	r3, r0, r3
    196a:	42b3      	cmp	r3, r6
    196c:	d806      	bhi.n	197c <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
    196e:	2601      	movs	r6, #1
    1970:	e000      	b.n	1974 <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
    1972:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    1974:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    1976:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
    1978:	4218      	tst	r0, r3
    197a:	d001      	beq.n	1980 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    197c:	0028      	movs	r0, r5
    197e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    1980:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
    1982:	4294      	cmp	r4, r2
    1984:	d3fa      	bcc.n	197c <nvm_write_buffer+0x28>
    1986:	4b26      	ldr	r3, [pc, #152]	; (1a20 <nvm_write_buffer+0xcc>)
    1988:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    198a:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
    198c:	07db      	lsls	r3, r3, #31
    198e:	d5f5      	bpl.n	197c <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1990:	4c24      	ldr	r4, [pc, #144]	; (1a24 <nvm_write_buffer+0xd0>)
    1992:	4b23      	ldr	r3, [pc, #140]	; (1a20 <nvm_write_buffer+0xcc>)
    1994:	801c      	strh	r4, [r3, #0]
    1996:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    1998:	2401      	movs	r4, #1
    199a:	7d2b      	ldrb	r3, [r5, #20]
    199c:	4223      	tst	r3, r4
    199e:	d0fc      	beq.n	199a <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    19a0:	2420      	movs	r4, #32
    19a2:	34ff      	adds	r4, #255	; 0xff
    19a4:	4b1e      	ldr	r3, [pc, #120]	; (1a20 <nvm_write_buffer+0xcc>)
    19a6:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    19a8:	2a00      	cmp	r2, #0
    19aa:	d02c      	beq.n	1a06 <nvm_write_buffer+0xb2>
    19ac:	2301      	movs	r3, #1
    19ae:	0005      	movs	r5, r0
    19b0:	439d      	bics	r5, r3
    19b2:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    19b4:	1e54      	subs	r4, r2, #1
    19b6:	46a4      	mov	ip, r4
    19b8:	e009      	b.n	19ce <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
    19ba:	18cf      	adds	r7, r1, r3
    19bc:	787f      	ldrb	r7, [r7, #1]
    19be:	023f      	lsls	r7, r7, #8
    19c0:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
    19c2:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    19c4:	3302      	adds	r3, #2
    19c6:	b29b      	uxth	r3, r3
    19c8:	3502      	adds	r5, #2
    19ca:	429a      	cmp	r2, r3
    19cc:	d904      	bls.n	19d8 <nvm_write_buffer+0x84>
		data = buffer[i];
    19ce:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    19d0:	4563      	cmp	r3, ip
    19d2:	dbf2      	blt.n	19ba <nvm_write_buffer+0x66>
		data = buffer[i];
    19d4:	b2a4      	uxth	r4, r4
    19d6:	e7f4      	b.n	19c2 <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    19d8:	4b0e      	ldr	r3, [pc, #56]	; (1a14 <nvm_write_buffer+0xc0>)
    19da:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    19dc:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    19de:	2b00      	cmp	r3, #0
    19e0:	d1cc      	bne.n	197c <nvm_write_buffer+0x28>
    19e2:	2a3f      	cmp	r2, #63	; 0x3f
    19e4:	d8ca      	bhi.n	197c <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
    19e6:	2e00      	cmp	r6, #0
    19e8:	d106      	bne.n	19f8 <nvm_write_buffer+0xa4>
    19ea:	2200      	movs	r2, #0
    19ec:	0001      	movs	r1, r0
    19ee:	2004      	movs	r0, #4
    19f0:	4b0d      	ldr	r3, [pc, #52]	; (1a28 <nvm_write_buffer+0xd4>)
    19f2:	4798      	blx	r3
    19f4:	0005      	movs	r5, r0
    19f6:	e7c1      	b.n	197c <nvm_write_buffer+0x28>
    19f8:	2200      	movs	r2, #0
    19fa:	0001      	movs	r1, r0
    19fc:	201c      	movs	r0, #28
    19fe:	4b0a      	ldr	r3, [pc, #40]	; (1a28 <nvm_write_buffer+0xd4>)
    1a00:	4798      	blx	r3
    1a02:	0005      	movs	r5, r0
    1a04:	e7ba      	b.n	197c <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    1a06:	4b03      	ldr	r3, [pc, #12]	; (1a14 <nvm_write_buffer+0xc0>)
    1a08:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    1a0a:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    1a0c:	2b00      	cmp	r3, #0
    1a0e:	d0ea      	beq.n	19e6 <nvm_write_buffer+0x92>
    1a10:	e7b4      	b.n	197c <nvm_write_buffer+0x28>
    1a12:	46c0      	nop			; (mov r8, r8)
    1a14:	20000a84 	.word	0x20000a84
    1a18:	00001fff 	.word	0x00001fff
    1a1c:	ffc00000 	.word	0xffc00000
    1a20:	41004000 	.word	0x41004000
    1a24:	ffffa544 	.word	0xffffa544
    1a28:	00001875 	.word	0x00001875

00001a2c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    1a2c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1a2e:	4b1b      	ldr	r3, [pc, #108]	; (1a9c <nvm_read_buffer+0x70>)
    1a30:	881c      	ldrh	r4, [r3, #0]
    1a32:	885b      	ldrh	r3, [r3, #2]
    1a34:	4363      	muls	r3, r4
	if (source_address >
    1a36:	4283      	cmp	r3, r0
    1a38:	d205      	bcs.n	1a46 <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1a3a:	4e19      	ldr	r6, [pc, #100]	; (1aa0 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    1a3c:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1a3e:	4b19      	ldr	r3, [pc, #100]	; (1aa4 <nvm_read_buffer+0x78>)
    1a40:	18c3      	adds	r3, r0, r3
    1a42:	42b3      	cmp	r3, r6
    1a44:	d803      	bhi.n	1a4e <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    1a46:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    1a48:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
    1a4a:	4218      	tst	r0, r3
    1a4c:	d001      	beq.n	1a52 <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
    1a4e:	0028      	movs	r0, r5
    1a50:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
    1a52:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
    1a54:	4294      	cmp	r4, r2
    1a56:	d3fa      	bcc.n	1a4e <nvm_read_buffer+0x22>
    1a58:	4b13      	ldr	r3, [pc, #76]	; (1aa8 <nvm_read_buffer+0x7c>)
    1a5a:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    1a5c:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
    1a5e:	07db      	lsls	r3, r3, #31
    1a60:	d5f5      	bpl.n	1a4e <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1a62:	2420      	movs	r4, #32
    1a64:	34ff      	adds	r4, #255	; 0xff
    1a66:	4b10      	ldr	r3, [pc, #64]	; (1aa8 <nvm_read_buffer+0x7c>)
    1a68:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    1a6a:	2a00      	cmp	r2, #0
    1a6c:	d014      	beq.n	1a98 <nvm_read_buffer+0x6c>
    1a6e:	2301      	movs	r3, #1
    1a70:	4398      	bics	r0, r3
    1a72:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    1a74:	1e56      	subs	r6, r2, #1
    1a76:	e004      	b.n	1a82 <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
    1a78:	3302      	adds	r3, #2
    1a7a:	b29b      	uxth	r3, r3
    1a7c:	3002      	adds	r0, #2
    1a7e:	429a      	cmp	r2, r3
    1a80:	d908      	bls.n	1a94 <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
    1a82:	8804      	ldrh	r4, [r0, #0]
    1a84:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
    1a86:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
    1a88:	42b3      	cmp	r3, r6
    1a8a:	daf5      	bge.n	1a78 <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
    1a8c:	18cd      	adds	r5, r1, r3
    1a8e:	0a24      	lsrs	r4, r4, #8
    1a90:	706c      	strb	r4, [r5, #1]
    1a92:	e7f1      	b.n	1a78 <nvm_read_buffer+0x4c>
	return STATUS_OK;
    1a94:	2500      	movs	r5, #0
    1a96:	e7da      	b.n	1a4e <nvm_read_buffer+0x22>
    1a98:	2500      	movs	r5, #0
    1a9a:	e7d8      	b.n	1a4e <nvm_read_buffer+0x22>
    1a9c:	20000a84 	.word	0x20000a84
    1aa0:	00001fff 	.word	0x00001fff
    1aa4:	ffc00000 	.word	0xffc00000
    1aa8:	41004000 	.word	0x41004000

00001aac <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    1aac:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1aae:	4a22      	ldr	r2, [pc, #136]	; (1b38 <nvm_erase_row+0x8c>)
    1ab0:	8813      	ldrh	r3, [r2, #0]
    1ab2:	8852      	ldrh	r2, [r2, #2]
    1ab4:	435a      	muls	r2, r3
	if (row_address >
    1ab6:	4282      	cmp	r2, r0
    1ab8:	d207      	bcs.n	1aca <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1aba:	4c20      	ldr	r4, [pc, #128]	; (1b3c <nvm_erase_row+0x90>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    1abc:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    1abe:	4920      	ldr	r1, [pc, #128]	; (1b40 <nvm_erase_row+0x94>)
    1ac0:	1841      	adds	r1, r0, r1
    1ac2:	42a1      	cmp	r1, r4
    1ac4:	d807      	bhi.n	1ad6 <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
    1ac6:	2401      	movs	r4, #1
    1ac8:	e000      	b.n	1acc <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
    1aca:	2400      	movs	r4, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1acc:	009b      	lsls	r3, r3, #2
    1ace:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    1ad0:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1ad2:	4218      	tst	r0, r3
    1ad4:	d001      	beq.n	1ada <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    1ad6:	0010      	movs	r0, r2
    1ad8:	bd10      	pop	{r4, pc}
    1ada:	4b1a      	ldr	r3, [pc, #104]	; (1b44 <nvm_erase_row+0x98>)
    1adc:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    1ade:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
    1ae0:	07db      	lsls	r3, r3, #31
    1ae2:	d5f8      	bpl.n	1ad6 <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1ae4:	4b17      	ldr	r3, [pc, #92]	; (1b44 <nvm_erase_row+0x98>)
    1ae6:	2220      	movs	r2, #32
    1ae8:	32ff      	adds	r2, #255	; 0xff
    1aea:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    1aec:	0880      	lsrs	r0, r0, #2
    1aee:	0040      	lsls	r0, r0, #1
    1af0:	61d8      	str	r0, [r3, #28]
	if (is_rww_eeprom) {
    1af2:	2c00      	cmp	r4, #0
    1af4:	d01b      	beq.n	1b2e <nvm_erase_row+0x82>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
    1af6:	6859      	ldr	r1, [r3, #4]
    1af8:	2280      	movs	r2, #128	; 0x80
    1afa:	02d2      	lsls	r2, r2, #11
    1afc:	430a      	orrs	r2, r1
    1afe:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
    1b00:	685a      	ldr	r2, [r3, #4]
		nvm_module->CTRLA.reg = NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1b02:	4a11      	ldr	r2, [pc, #68]	; (1b48 <nvm_erase_row+0x9c>)
    1b04:	801a      	strh	r2, [r3, #0]
    1b06:	490f      	ldr	r1, [pc, #60]	; (1b44 <nvm_erase_row+0x98>)
	while (!nvm_is_ready()) {
    1b08:	2201      	movs	r2, #1
    1b0a:	7d0b      	ldrb	r3, [r1, #20]
    1b0c:	4213      	tst	r3, r2
    1b0e:	d0fc      	beq.n	1b0a <nvm_erase_row+0x5e>
	if (is_rww_eeprom) {
    1b10:	2c00      	cmp	r4, #0
    1b12:	d004      	beq.n	1b1e <nvm_erase_row+0x72>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
    1b14:	4a0b      	ldr	r2, [pc, #44]	; (1b44 <nvm_erase_row+0x98>)
    1b16:	6853      	ldr	r3, [r2, #4]
    1b18:	490c      	ldr	r1, [pc, #48]	; (1b4c <nvm_erase_row+0xa0>)
    1b1a:	400b      	ands	r3, r1
    1b1c:	6053      	str	r3, [r2, #4]
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    1b1e:	4b09      	ldr	r3, [pc, #36]	; (1b44 <nvm_erase_row+0x98>)
    1b20:	8b1a      	ldrh	r2, [r3, #24]
    1b22:	201c      	movs	r0, #28
    1b24:	4002      	ands	r2, r0
	return STATUS_OK;
    1b26:	1e50      	subs	r0, r2, #1
    1b28:	4182      	sbcs	r2, r0
    1b2a:	0092      	lsls	r2, r2, #2
    1b2c:	e7d3      	b.n	1ad6 <nvm_erase_row+0x2a>
		nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1b2e:	4a08      	ldr	r2, [pc, #32]	; (1b50 <nvm_erase_row+0xa4>)
    1b30:	4b04      	ldr	r3, [pc, #16]	; (1b44 <nvm_erase_row+0x98>)
    1b32:	801a      	strh	r2, [r3, #0]
    1b34:	e7e7      	b.n	1b06 <nvm_erase_row+0x5a>
    1b36:	46c0      	nop			; (mov r8, r8)
    1b38:	20000a84 	.word	0x20000a84
    1b3c:	00001fff 	.word	0x00001fff
    1b40:	ffc00000 	.word	0xffc00000
    1b44:	41004000 	.word	0x41004000
    1b48:	ffffa51a 	.word	0xffffa51a
    1b4c:	fffbffff 	.word	0xfffbffff
    1b50:	ffffa502 	.word	0xffffa502

00001b54 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1b54:	4b15      	ldr	r3, [pc, #84]	; (1bac <nvm_get_parameters+0x58>)
    1b56:	2220      	movs	r2, #32
    1b58:	32ff      	adds	r2, #255	; 0xff
    1b5a:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    1b5c:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    1b5e:	0359      	lsls	r1, r3, #13
    1b60:	0f49      	lsrs	r1, r1, #29
    1b62:	3a18      	subs	r2, #24
    1b64:	3aff      	subs	r2, #255	; 0xff
    1b66:	408a      	lsls	r2, r1
	parameters->page_size =
    1b68:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    1b6a:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
    1b6c:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
    1b6e:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    1b70:	4b0f      	ldr	r3, [pc, #60]	; (1bb0 <nvm_get_parameters+0x5c>)
    1b72:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
    1b74:	065b      	lsls	r3, r3, #25
    1b76:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    1b78:	2b07      	cmp	r3, #7
    1b7a:	d010      	beq.n	1b9e <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    1b7c:	2206      	movs	r2, #6
    1b7e:	1ad2      	subs	r2, r2, r3
    1b80:	2304      	movs	r3, #4
    1b82:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
    1b84:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    1b86:	4b0a      	ldr	r3, [pc, #40]	; (1bb0 <nvm_get_parameters+0x5c>)
    1b88:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
    1b8a:	2207      	movs	r2, #7
    1b8c:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    1b8e:	2b07      	cmp	r3, #7
    1b90:	d008      	beq.n	1ba4 <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    1b92:	2207      	movs	r2, #7
    1b94:	1ad2      	subs	r2, r2, r3
    1b96:	2304      	movs	r3, #4
    1b98:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
    1b9a:	6083      	str	r3, [r0, #8]
	}
}
    1b9c:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
    1b9e:	2300      	movs	r3, #0
    1ba0:	6043      	str	r3, [r0, #4]
    1ba2:	e7f0      	b.n	1b86 <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
    1ba4:	2300      	movs	r3, #0
    1ba6:	6083      	str	r3, [r0, #8]
    1ba8:	e7f8      	b.n	1b9c <nvm_get_parameters+0x48>
    1baa:	46c0      	nop			; (mov r8, r8)
    1bac:	41004000 	.word	0x41004000
    1bb0:	00804000 	.word	0x00804000

00001bb4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1bb4:	b500      	push	{lr}
    1bb6:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1bb8:	ab01      	add	r3, sp, #4
    1bba:	2280      	movs	r2, #128	; 0x80
    1bbc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1bbe:	780a      	ldrb	r2, [r1, #0]
    1bc0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1bc2:	784a      	ldrb	r2, [r1, #1]
    1bc4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1bc6:	788a      	ldrb	r2, [r1, #2]
    1bc8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1bca:	0019      	movs	r1, r3
    1bcc:	4b01      	ldr	r3, [pc, #4]	; (1bd4 <port_pin_set_config+0x20>)
    1bce:	4798      	blx	r3
}
    1bd0:	b003      	add	sp, #12
    1bd2:	bd00      	pop	{pc}
    1bd4:	00003661 	.word	0x00003661

00001bd8 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1bd8:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
    1bda:	6918      	ldr	r0, [r3, #16]
    1bdc:	1e43      	subs	r3, r0, #1
    1bde:	4198      	sbcs	r0, r3
    1be0:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
    1be2:	4770      	bx	lr

00001be4 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    1be4:	b570      	push	{r4, r5, r6, lr}
    1be6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1be8:	6806      	ldr	r6, [r0, #0]
    1bea:	2204      	movs	r2, #4
    1bec:	4b08      	ldr	r3, [pc, #32]	; (1c10 <rtc_count_enable+0x2c>)
    1bee:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    1bf0:	4d08      	ldr	r5, [pc, #32]	; (1c14 <rtc_count_enable+0x30>)
    1bf2:	0020      	movs	r0, r4
    1bf4:	47a8      	blx	r5
    1bf6:	2800      	cmp	r0, #0
    1bf8:	d1fb      	bne.n	1bf2 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    1bfa:	8833      	ldrh	r3, [r6, #0]
    1bfc:	2202      	movs	r2, #2
    1bfe:	4313      	orrs	r3, r2
    1c00:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    1c02:	4d04      	ldr	r5, [pc, #16]	; (1c14 <rtc_count_enable+0x30>)
    1c04:	0020      	movs	r0, r4
    1c06:	47a8      	blx	r5
    1c08:	2800      	cmp	r0, #0
    1c0a:	d1fb      	bne.n	1c04 <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
    1c0c:	bd70      	pop	{r4, r5, r6, pc}
    1c0e:	46c0      	nop			; (mov r8, r8)
    1c10:	e000e100 	.word	0xe000e100
    1c14:	00001bd9 	.word	0x00001bd9

00001c18 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    1c18:	b570      	push	{r4, r5, r6, lr}
    1c1a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1c1c:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1c1e:	2104      	movs	r1, #4
    1c20:	2380      	movs	r3, #128	; 0x80
    1c22:	4a0a      	ldr	r2, [pc, #40]	; (1c4c <rtc_count_disable+0x34>)
    1c24:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    1c26:	4d0a      	ldr	r5, [pc, #40]	; (1c50 <rtc_count_disable+0x38>)
    1c28:	0020      	movs	r0, r4
    1c2a:	47a8      	blx	r5
    1c2c:	2800      	cmp	r0, #0
    1c2e:	d1fb      	bne.n	1c28 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    1c30:	4b08      	ldr	r3, [pc, #32]	; (1c54 <rtc_count_disable+0x3c>)
    1c32:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    1c34:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    1c36:	8833      	ldrh	r3, [r6, #0]
    1c38:	2202      	movs	r2, #2
    1c3a:	4393      	bics	r3, r2
    1c3c:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    1c3e:	4d04      	ldr	r5, [pc, #16]	; (1c50 <rtc_count_disable+0x38>)
    1c40:	0020      	movs	r0, r4
    1c42:	47a8      	blx	r5
    1c44:	2800      	cmp	r0, #0
    1c46:	d1fb      	bne.n	1c40 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
    1c48:	bd70      	pop	{r4, r5, r6, pc}
    1c4a:	46c0      	nop			; (mov r8, r8)
    1c4c:	e000e100 	.word	0xe000e100
    1c50:	00001bd9 	.word	0x00001bd9
    1c54:	ffff81ff 	.word	0xffff81ff

00001c58 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    1c58:	b570      	push	{r4, r5, r6, lr}
    1c5a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1c5c:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    1c5e:	4b0a      	ldr	r3, [pc, #40]	; (1c88 <rtc_count_reset+0x30>)
    1c60:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
    1c62:	2300      	movs	r3, #0
    1c64:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
    1c66:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
    1c68:	4d08      	ldr	r5, [pc, #32]	; (1c8c <rtc_count_reset+0x34>)
    1c6a:	0020      	movs	r0, r4
    1c6c:	47a8      	blx	r5
    1c6e:	2800      	cmp	r0, #0
    1c70:	d1fb      	bne.n	1c6a <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    1c72:	8833      	ldrh	r3, [r6, #0]
    1c74:	2201      	movs	r2, #1
    1c76:	4313      	orrs	r3, r2
    1c78:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    1c7a:	4d04      	ldr	r5, [pc, #16]	; (1c8c <rtc_count_reset+0x34>)
    1c7c:	0020      	movs	r0, r4
    1c7e:	47a8      	blx	r5
    1c80:	2800      	cmp	r0, #0
    1c82:	d1fb      	bne.n	1c7c <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
    1c84:	bd70      	pop	{r4, r5, r6, pc}
    1c86:	46c0      	nop			; (mov r8, r8)
    1c88:	00001c19 	.word	0x00001c19
    1c8c:	00001bd9 	.word	0x00001bd9

00001c90 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
    1c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c92:	0004      	movs	r4, r0
    1c94:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1c96:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    1c98:	4d0c      	ldr	r5, [pc, #48]	; (1ccc <rtc_count_set_count+0x3c>)
    1c9a:	0020      	movs	r0, r4
    1c9c:	47a8      	blx	r5
    1c9e:	2800      	cmp	r0, #0
    1ca0:	d1fb      	bne.n	1c9a <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
    1ca2:	7923      	ldrb	r3, [r4, #4]
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	d009      	beq.n	1cbc <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1ca8:	2017      	movs	r0, #23
	switch(module->mode){
    1caa:	2b01      	cmp	r3, #1
    1cac:	d105      	bne.n	1cba <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
    1cae:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
    1cb0:	4d06      	ldr	r5, [pc, #24]	; (1ccc <rtc_count_set_count+0x3c>)
    1cb2:	0020      	movs	r0, r4
    1cb4:	47a8      	blx	r5
    1cb6:	2800      	cmp	r0, #0
    1cb8:	d1fb      	bne.n	1cb2 <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
    1cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
    1cbc:	4b04      	ldr	r3, [pc, #16]	; (1cd0 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
    1cbe:	2017      	movs	r0, #23
			if(count_value > 0xffff){
    1cc0:	429e      	cmp	r6, r3
    1cc2:	d8fa      	bhi.n	1cba <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
    1cc4:	b2b6      	uxth	r6, r6
    1cc6:	833e      	strh	r6, [r7, #24]
			break;
    1cc8:	e7f2      	b.n	1cb0 <rtc_count_set_count+0x20>
    1cca:	46c0      	nop			; (mov r8, r8)
    1ccc:	00001bd9 	.word	0x00001bd9
    1cd0:	0000ffff 	.word	0x0000ffff

00001cd4 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    1cd4:	b570      	push	{r4, r5, r6, lr}
    1cd6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1cd8:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
    1cda:	4d08      	ldr	r5, [pc, #32]	; (1cfc <rtc_count_get_count+0x28>)
    1cdc:	0020      	movs	r0, r4
    1cde:	47a8      	blx	r5
    1ce0:	2800      	cmp	r0, #0
    1ce2:	d1fb      	bne.n	1cdc <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
    1ce4:	7923      	ldrb	r3, [r4, #4]
    1ce6:	2b00      	cmp	r3, #0
    1ce8:	d004      	beq.n	1cf4 <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    1cea:	2000      	movs	r0, #0
	switch (module->mode) {
    1cec:	2b01      	cmp	r3, #1
    1cee:	d100      	bne.n	1cf2 <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    1cf0:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    1cf2:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    1cf4:	8b30      	ldrh	r0, [r6, #24]
    1cf6:	b280      	uxth	r0, r0
			break;
    1cf8:	e7fb      	b.n	1cf2 <rtc_count_get_count+0x1e>
    1cfa:	46c0      	nop			; (mov r8, r8)
    1cfc:	00001bd9 	.word	0x00001bd9

00001d00 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    1d00:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d02:	b083      	sub	sp, #12
    1d04:	0004      	movs	r4, r0
    1d06:	9101      	str	r1, [sp, #4]
    1d08:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1d0a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    1d0c:	4f13      	ldr	r7, [pc, #76]	; (1d5c <rtc_count_set_compare+0x5c>)
    1d0e:	0020      	movs	r0, r4
    1d10:	47b8      	blx	r7
    1d12:	2800      	cmp	r0, #0
    1d14:	d1fb      	bne.n	1d0e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    1d16:	7923      	ldrb	r3, [r4, #4]
    1d18:	2b00      	cmp	r3, #0
    1d1a:	d00e      	beq.n	1d3a <rtc_count_set_compare+0x3a>
    1d1c:	2b01      	cmp	r3, #1
    1d1e:	d119      	bne.n	1d54 <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
    1d20:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
    1d22:	2d01      	cmp	r5, #1
    1d24:	d817      	bhi.n	1d56 <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    1d26:	3508      	adds	r5, #8
    1d28:	00ad      	lsls	r5, r5, #2
    1d2a:	9b01      	ldr	r3, [sp, #4]
    1d2c:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
    1d2e:	4d0b      	ldr	r5, [pc, #44]	; (1d5c <rtc_count_set_compare+0x5c>)
    1d30:	0020      	movs	r0, r4
    1d32:	47a8      	blx	r5
    1d34:	2800      	cmp	r0, #0
    1d36:	d1fb      	bne.n	1d30 <rtc_count_set_compare+0x30>
    1d38:	e00d      	b.n	1d56 <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    1d3a:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    1d3c:	2d02      	cmp	r5, #2
    1d3e:	d80a      	bhi.n	1d56 <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    1d40:	4b07      	ldr	r3, [pc, #28]	; (1d60 <rtc_count_set_compare+0x60>)
    1d42:	9a01      	ldr	r2, [sp, #4]
    1d44:	429a      	cmp	r2, r3
    1d46:	d806      	bhi.n	1d56 <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    1d48:	466b      	mov	r3, sp
    1d4a:	889b      	ldrh	r3, [r3, #4]
    1d4c:	3510      	adds	r5, #16
    1d4e:	006d      	lsls	r5, r5, #1
    1d50:	53ab      	strh	r3, [r5, r6]
			break;
    1d52:	e7ec      	b.n	1d2e <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    1d54:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    1d56:	b003      	add	sp, #12
    1d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)
    1d5c:	00001bd9 	.word	0x00001bd9
    1d60:	0000ffff 	.word	0x0000ffff

00001d64 <rtc_count_init>:
{
    1d64:	b570      	push	{r4, r5, r6, lr}
    1d66:	0004      	movs	r4, r0
    1d68:	0015      	movs	r5, r2
	module->hw = hw;
    1d6a:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
    1d6c:	4a1f      	ldr	r2, [pc, #124]	; (1dec <rtc_count_init+0x88>)
    1d6e:	6951      	ldr	r1, [r2, #20]
    1d70:	2380      	movs	r3, #128	; 0x80
    1d72:	005b      	lsls	r3, r3, #1
    1d74:	430b      	orrs	r3, r1
    1d76:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    1d78:	2205      	movs	r2, #5
    1d7a:	4b1d      	ldr	r3, [pc, #116]	; (1df0 <rtc_count_init+0x8c>)
    1d7c:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    1d7e:	4b1d      	ldr	r3, [pc, #116]	; (1df4 <rtc_count_init+0x90>)
    1d80:	4798      	blx	r3
	module->mode                = config->mode;
    1d82:	78ab      	ldrb	r3, [r5, #2]
    1d84:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    1d86:	4b1c      	ldr	r3, [pc, #112]	; (1df8 <rtc_count_init+0x94>)
    1d88:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    1d8a:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    1d8c:	792b      	ldrb	r3, [r5, #4]
    1d8e:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    1d90:	8829      	ldrh	r1, [r5, #0]
    1d92:	430b      	orrs	r3, r1
    1d94:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    1d96:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    1d98:	78ab      	ldrb	r3, [r5, #2]
    1d9a:	2b00      	cmp	r3, #0
    1d9c:	d013      	beq.n	1dc6 <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    1d9e:	2017      	movs	r0, #23
	switch (config->mode) {
    1da0:	2b01      	cmp	r3, #1
    1da2:	d10f      	bne.n	1dc4 <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    1da4:	8813      	ldrh	r3, [r2, #0]
    1da6:	b29b      	uxth	r3, r3
    1da8:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    1daa:	78eb      	ldrb	r3, [r5, #3]
    1dac:	2b00      	cmp	r3, #0
    1dae:	d003      	beq.n	1db8 <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    1db0:	8813      	ldrh	r3, [r2, #0]
    1db2:	2180      	movs	r1, #128	; 0x80
    1db4:	430b      	orrs	r3, r1
    1db6:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    1db8:	68a9      	ldr	r1, [r5, #8]
    1dba:	2200      	movs	r2, #0
    1dbc:	0020      	movs	r0, r4
    1dbe:	4b0f      	ldr	r3, [pc, #60]	; (1dfc <rtc_count_init+0x98>)
    1dc0:	4798      	blx	r3
	return STATUS_OK;
    1dc2:	2000      	movs	r0, #0
}
    1dc4:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    1dc6:	8813      	ldrh	r3, [r2, #0]
    1dc8:	2104      	movs	r1, #4
    1dca:	430b      	orrs	r3, r1
    1dcc:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    1dce:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    1dd0:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    1dd2:	2b00      	cmp	r3, #0
    1dd4:	d1f6      	bne.n	1dc4 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    1dd6:	2200      	movs	r2, #0
    1dd8:	68a9      	ldr	r1, [r5, #8]
    1dda:	0020      	movs	r0, r4
    1ddc:	4e07      	ldr	r6, [pc, #28]	; (1dfc <rtc_count_init+0x98>)
    1dde:	47b0      	blx	r6
    1de0:	68e9      	ldr	r1, [r5, #12]
    1de2:	2201      	movs	r2, #1
    1de4:	0020      	movs	r0, r4
    1de6:	47b0      	blx	r6
	return STATUS_OK;
    1de8:	2000      	movs	r0, #0
    1dea:	e7eb      	b.n	1dc4 <rtc_count_init+0x60>
    1dec:	40000400 	.word	0x40000400
    1df0:	40001000 	.word	0x40001000
    1df4:	00001c59 	.word	0x00001c59
    1df8:	200010b4 	.word	0x200010b4
    1dfc:	00001d01 	.word	0x00001d01

00001e00 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    1e00:	2a0a      	cmp	r2, #10
    1e02:	d009      	beq.n	1e18 <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1e04:	2a07      	cmp	r2, #7
    1e06:	d907      	bls.n	1e18 <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    1e08:	7903      	ldrb	r3, [r0, #4]
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d010      	beq.n	1e30 <rtc_count_register_callback+0x30>
    1e0e:	2b01      	cmp	r3, #1
    1e10:	d112      	bne.n	1e38 <rtc_count_register_callback+0x38>
    1e12:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    1e14:	2a09      	cmp	r2, #9
    1e16:	d809      	bhi.n	1e2c <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    1e18:	1c93      	adds	r3, r2, #2
    1e1a:	009b      	lsls	r3, r3, #2
    1e1c:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1e1e:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    1e20:	2101      	movs	r1, #1
    1e22:	4091      	lsls	r1, r2
    1e24:	430b      	orrs	r3, r1
    1e26:	b29b      	uxth	r3, r3
    1e28:	8683      	strh	r3, [r0, #52]	; 0x34
    1e2a:	2300      	movs	r3, #0
	}

	return status;
}
    1e2c:	0018      	movs	r0, r3
    1e2e:	4770      	bx	lr
    1e30:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    1e32:	2a0a      	cmp	r2, #10
    1e34:	d8fa      	bhi.n	1e2c <rtc_count_register_callback+0x2c>
    1e36:	e7ef      	b.n	1e18 <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    1e38:	2317      	movs	r3, #23
    1e3a:	e7f7      	b.n	1e2c <rtc_count_register_callback+0x2c>

00001e3c <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1e3c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1e3e:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1e40:	290a      	cmp	r1, #10
    1e42:	d011      	beq.n	1e68 <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1e44:	2907      	cmp	r1, #7
    1e46:	d912      	bls.n	1e6e <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    1e48:	2380      	movs	r3, #128	; 0x80
    1e4a:	005b      	lsls	r3, r3, #1
    1e4c:	000c      	movs	r4, r1
    1e4e:	3c08      	subs	r4, #8
    1e50:	40a3      	lsls	r3, r4
    1e52:	24c0      	movs	r4, #192	; 0xc0
    1e54:	00a4      	lsls	r4, r4, #2
    1e56:	4023      	ands	r3, r4
    1e58:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1e5a:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1e5c:	2201      	movs	r2, #1
    1e5e:	408a      	lsls	r2, r1
    1e60:	4313      	orrs	r3, r2
    1e62:	b29b      	uxth	r3, r3
    1e64:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    1e66:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    1e68:	4b04      	ldr	r3, [pc, #16]	; (1e7c <rtc_count_enable_callback+0x40>)
    1e6a:	8153      	strh	r3, [r2, #10]
    1e6c:	e7f5      	b.n	1e5a <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    1e6e:	2401      	movs	r4, #1
    1e70:	408c      	lsls	r4, r1
    1e72:	23ff      	movs	r3, #255	; 0xff
    1e74:	4023      	ands	r3, r4
    1e76:	8153      	strh	r3, [r2, #10]
    1e78:	e7ef      	b.n	1e5a <rtc_count_enable_callback+0x1e>
    1e7a:	46c0      	nop			; (mov r8, r8)
    1e7c:	ffff8000 	.word	0xffff8000

00001e80 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1e80:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1e82:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1e84:	290a      	cmp	r1, #10
    1e86:	d010      	beq.n	1eaa <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1e88:	2907      	cmp	r1, #7
    1e8a:	d911      	bls.n	1eb0 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    1e8c:	2380      	movs	r3, #128	; 0x80
    1e8e:	005b      	lsls	r3, r3, #1
    1e90:	000c      	movs	r4, r1
    1e92:	3c08      	subs	r4, #8
    1e94:	40a3      	lsls	r3, r4
    1e96:	24c0      	movs	r4, #192	; 0xc0
    1e98:	00a4      	lsls	r4, r4, #2
    1e9a:	4023      	ands	r3, r4
    1e9c:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    1e9e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1ea0:	2201      	movs	r2, #1
    1ea2:	408a      	lsls	r2, r1
    1ea4:	4393      	bics	r3, r2
    1ea6:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    1ea8:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    1eaa:	4b04      	ldr	r3, [pc, #16]	; (1ebc <rtc_count_disable_callback+0x3c>)
    1eac:	8113      	strh	r3, [r2, #8]
    1eae:	e7f6      	b.n	1e9e <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    1eb0:	2401      	movs	r4, #1
    1eb2:	408c      	lsls	r4, r1
    1eb4:	23ff      	movs	r3, #255	; 0xff
    1eb6:	4023      	ands	r3, r4
    1eb8:	8113      	strh	r3, [r2, #8]
    1eba:	e7f0      	b.n	1e9e <rtc_count_disable_callback+0x1e>
    1ebc:	ffff8000 	.word	0xffff8000

00001ec0 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ec2:	46de      	mov	lr, fp
    1ec4:	4657      	mov	r7, sl
    1ec6:	464e      	mov	r6, r9
    1ec8:	4645      	mov	r5, r8
    1eca:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    1ecc:	4b2b      	ldr	r3, [pc, #172]	; (1f7c <RTC_Handler+0xbc>)
    1ece:	681b      	ldr	r3, [r3, #0]
    1ed0:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    1ed2:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    1ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    1ed6:	4652      	mov	r2, sl
    1ed8:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    1eda:	401a      	ands	r2, r3
    1edc:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    1ede:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    1ee0:	8973      	ldrh	r3, [r6, #10]
    1ee2:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    1ee4:	b21a      	sxth	r2, r3
    1ee6:	2a00      	cmp	r2, #0
    1ee8:	db08      	blt.n	1efc <RTC_Handler+0x3c>
    1eea:	27ff      	movs	r7, #255	; 0xff
    1eec:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    1eee:	d02a      	beq.n	1f46 <RTC_Handler+0x86>
    1ef0:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    1ef2:	2301      	movs	r3, #1
    1ef4:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    1ef6:	33fe      	adds	r3, #254	; 0xfe
    1ef8:	469b      	mov	fp, r3
    1efa:	e014      	b.n	1f26 <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    1efc:	4643      	mov	r3, r8
    1efe:	055b      	lsls	r3, r3, #21
    1f00:	d407      	bmi.n	1f12 <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    1f02:	4b1f      	ldr	r3, [pc, #124]	; (1f80 <RTC_Handler+0xc0>)
    1f04:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    1f06:	bc3c      	pop	{r2, r3, r4, r5}
    1f08:	4690      	mov	r8, r2
    1f0a:	4699      	mov	r9, r3
    1f0c:	46a2      	mov	sl, r4
    1f0e:	46ab      	mov	fp, r5
    1f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    1f12:	4653      	mov	r3, sl
    1f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1f16:	4798      	blx	r3
    1f18:	e7f3      	b.n	1f02 <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    1f1a:	465b      	mov	r3, fp
    1f1c:	401d      	ands	r5, r3
    1f1e:	81b5      	strh	r5, [r6, #12]
    1f20:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    1f22:	2c08      	cmp	r4, #8
    1f24:	d0ef      	beq.n	1f06 <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    1f26:	0023      	movs	r3, r4
    1f28:	464d      	mov	r5, r9
    1f2a:	40a5      	lsls	r5, r4
    1f2c:	422f      	tst	r7, r5
    1f2e:	d0f4      	beq.n	1f1a <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    1f30:	4642      	mov	r2, r8
    1f32:	4122      	asrs	r2, r4
    1f34:	4649      	mov	r1, r9
    1f36:	4211      	tst	r1, r2
    1f38:	d0ef      	beq.n	1f1a <RTC_Handler+0x5a>
				module->callbacks[i]();
    1f3a:	3302      	adds	r3, #2
    1f3c:	009b      	lsls	r3, r3, #2
    1f3e:	4652      	mov	r2, sl
    1f40:	589b      	ldr	r3, [r3, r2]
    1f42:	4798      	blx	r3
    1f44:	e7e9      	b.n	1f1a <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    1f46:	05da      	lsls	r2, r3, #23
    1f48:	d50a      	bpl.n	1f60 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    1f4a:	4643      	mov	r3, r8
    1f4c:	05db      	lsls	r3, r3, #23
    1f4e:	d403      	bmi.n	1f58 <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1f50:	2380      	movs	r3, #128	; 0x80
    1f52:	005b      	lsls	r3, r3, #1
    1f54:	81b3      	strh	r3, [r6, #12]
    1f56:	e7d6      	b.n	1f06 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    1f58:	4653      	mov	r3, sl
    1f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1f5c:	4798      	blx	r3
    1f5e:	e7f7      	b.n	1f50 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    1f60:	059b      	lsls	r3, r3, #22
    1f62:	d5d0      	bpl.n	1f06 <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    1f64:	4643      	mov	r3, r8
    1f66:	059b      	lsls	r3, r3, #22
    1f68:	d403      	bmi.n	1f72 <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    1f6a:	2380      	movs	r3, #128	; 0x80
    1f6c:	009b      	lsls	r3, r3, #2
    1f6e:	81b3      	strh	r3, [r6, #12]
}
    1f70:	e7c9      	b.n	1f06 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    1f72:	4653      	mov	r3, sl
    1f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1f76:	4798      	blx	r3
    1f78:	e7f7      	b.n	1f6a <RTC_Handler+0xaa>
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	200010b4 	.word	0x200010b4
    1f80:	ffff8000 	.word	0xffff8000

00001f84 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1f84:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f86:	46de      	mov	lr, fp
    1f88:	4657      	mov	r7, sl
    1f8a:	464e      	mov	r6, r9
    1f8c:	4645      	mov	r5, r8
    1f8e:	b5e0      	push	{r5, r6, r7, lr}
    1f90:	b087      	sub	sp, #28
    1f92:	4680      	mov	r8, r0
    1f94:	9104      	str	r1, [sp, #16]
    1f96:	0016      	movs	r6, r2
    1f98:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1f9a:	2200      	movs	r2, #0
    1f9c:	2300      	movs	r3, #0
    1f9e:	2100      	movs	r1, #0
    1fa0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1fa2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1fa4:	2001      	movs	r0, #1
    1fa6:	0021      	movs	r1, r4
    1fa8:	9600      	str	r6, [sp, #0]
    1faa:	9701      	str	r7, [sp, #4]
    1fac:	465c      	mov	r4, fp
    1fae:	9403      	str	r4, [sp, #12]
    1fb0:	4644      	mov	r4, r8
    1fb2:	9405      	str	r4, [sp, #20]
    1fb4:	e013      	b.n	1fde <long_division+0x5a>
    1fb6:	2420      	movs	r4, #32
    1fb8:	1a64      	subs	r4, r4, r1
    1fba:	0005      	movs	r5, r0
    1fbc:	40e5      	lsrs	r5, r4
    1fbe:	46a8      	mov	r8, r5
    1fc0:	e014      	b.n	1fec <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1fc2:	9c00      	ldr	r4, [sp, #0]
    1fc4:	9d01      	ldr	r5, [sp, #4]
    1fc6:	1b12      	subs	r2, r2, r4
    1fc8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1fca:	465c      	mov	r4, fp
    1fcc:	464d      	mov	r5, r9
    1fce:	432c      	orrs	r4, r5
    1fd0:	46a3      	mov	fp, r4
    1fd2:	9c03      	ldr	r4, [sp, #12]
    1fd4:	4645      	mov	r5, r8
    1fd6:	432c      	orrs	r4, r5
    1fd8:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1fda:	3901      	subs	r1, #1
    1fdc:	d325      	bcc.n	202a <STACK_SIZE+0x2a>
		bit_shift = (uint64_t)1 << i;
    1fde:	2420      	movs	r4, #32
    1fe0:	4264      	negs	r4, r4
    1fe2:	190c      	adds	r4, r1, r4
    1fe4:	d4e7      	bmi.n	1fb6 <long_division+0x32>
    1fe6:	0005      	movs	r5, r0
    1fe8:	40a5      	lsls	r5, r4
    1fea:	46a8      	mov	r8, r5
    1fec:	0004      	movs	r4, r0
    1fee:	408c      	lsls	r4, r1
    1ff0:	46a1      	mov	r9, r4
		r = r << 1;
    1ff2:	1892      	adds	r2, r2, r2
    1ff4:	415b      	adcs	r3, r3
    1ff6:	0014      	movs	r4, r2
    1ff8:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1ffa:	9e05      	ldr	r6, [sp, #20]
    1ffc:	464f      	mov	r7, r9
    1ffe:	403e      	ands	r6, r7
    2000:	46b4      	mov	ip, r6
    2002:	9e04      	ldr	r6, [sp, #16]
    2004:	4647      	mov	r7, r8
    2006:	403e      	ands	r6, r7
    2008:	46b2      	mov	sl, r6
    200a:	4666      	mov	r6, ip
    200c:	4657      	mov	r7, sl
    200e:	433e      	orrs	r6, r7
    2010:	d003      	beq.n	201a <STACK_SIZE+0x1a>
			r |= 0x01;
    2012:	0006      	movs	r6, r0
    2014:	4326      	orrs	r6, r4
    2016:	0032      	movs	r2, r6
    2018:	002b      	movs	r3, r5
		if (r >= d) {
    201a:	9c00      	ldr	r4, [sp, #0]
    201c:	9d01      	ldr	r5, [sp, #4]
    201e:	429d      	cmp	r5, r3
    2020:	d8db      	bhi.n	1fda <long_division+0x56>
    2022:	d1ce      	bne.n	1fc2 <long_division+0x3e>
    2024:	4294      	cmp	r4, r2
    2026:	d8d8      	bhi.n	1fda <long_division+0x56>
    2028:	e7cb      	b.n	1fc2 <long_division+0x3e>
    202a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    202c:	4658      	mov	r0, fp
    202e:	0019      	movs	r1, r3
    2030:	b007      	add	sp, #28
    2032:	bc3c      	pop	{r2, r3, r4, r5}
    2034:	4690      	mov	r8, r2
    2036:	4699      	mov	r9, r3
    2038:	46a2      	mov	sl, r4
    203a:	46ab      	mov	fp, r5
    203c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000203e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    203e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2040:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2042:	2340      	movs	r3, #64	; 0x40
    2044:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    2046:	4281      	cmp	r1, r0
    2048:	d202      	bcs.n	2050 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    204a:	0018      	movs	r0, r3
    204c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    204e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    2050:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    2052:	1c63      	adds	r3, r4, #1
    2054:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    2056:	4288      	cmp	r0, r1
    2058:	d9f9      	bls.n	204e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    205a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    205c:	2cff      	cmp	r4, #255	; 0xff
    205e:	d8f4      	bhi.n	204a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    2060:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2062:	2300      	movs	r3, #0
    2064:	e7f1      	b.n	204a <_sercom_get_sync_baud_val+0xc>
	...

00002068 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2068:	b5f0      	push	{r4, r5, r6, r7, lr}
    206a:	b083      	sub	sp, #12
    206c:	000f      	movs	r7, r1
    206e:	0016      	movs	r6, r2
    2070:	aa08      	add	r2, sp, #32
    2072:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2074:	0004      	movs	r4, r0
    2076:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2078:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    207a:	42bc      	cmp	r4, r7
    207c:	d902      	bls.n	2084 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    207e:	0010      	movs	r0, r2
    2080:	b003      	add	sp, #12
    2082:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2084:	2b00      	cmp	r3, #0
    2086:	d114      	bne.n	20b2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2088:	0002      	movs	r2, r0
    208a:	0008      	movs	r0, r1
    208c:	2100      	movs	r1, #0
    208e:	4c19      	ldr	r4, [pc, #100]	; (20f4 <_sercom_get_async_baud_val+0x8c>)
    2090:	47a0      	blx	r4
    2092:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    2094:	003a      	movs	r2, r7
    2096:	2300      	movs	r3, #0
    2098:	2000      	movs	r0, #0
    209a:	4c17      	ldr	r4, [pc, #92]	; (20f8 <_sercom_get_async_baud_val+0x90>)
    209c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    209e:	2200      	movs	r2, #0
    20a0:	2301      	movs	r3, #1
    20a2:	1a12      	subs	r2, r2, r0
    20a4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    20a6:	0c12      	lsrs	r2, r2, #16
    20a8:	041b      	lsls	r3, r3, #16
    20aa:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    20ac:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    20ae:	2200      	movs	r2, #0
    20b0:	e7e5      	b.n	207e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    20b2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    20b4:	2b01      	cmp	r3, #1
    20b6:	d1f9      	bne.n	20ac <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    20b8:	000a      	movs	r2, r1
    20ba:	2300      	movs	r3, #0
    20bc:	2100      	movs	r1, #0
    20be:	4c0d      	ldr	r4, [pc, #52]	; (20f4 <_sercom_get_async_baud_val+0x8c>)
    20c0:	47a0      	blx	r4
    20c2:	0002      	movs	r2, r0
    20c4:	000b      	movs	r3, r1
    20c6:	9200      	str	r2, [sp, #0]
    20c8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    20ca:	0038      	movs	r0, r7
    20cc:	2100      	movs	r1, #0
    20ce:	4c0a      	ldr	r4, [pc, #40]	; (20f8 <_sercom_get_async_baud_val+0x90>)
    20d0:	47a0      	blx	r4
    20d2:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    20d4:	2380      	movs	r3, #128	; 0x80
    20d6:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    20d8:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    20da:	4298      	cmp	r0, r3
    20dc:	d8cf      	bhi.n	207e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    20de:	0f79      	lsrs	r1, r7, #29
    20e0:	00f8      	lsls	r0, r7, #3
    20e2:	9a00      	ldr	r2, [sp, #0]
    20e4:	9b01      	ldr	r3, [sp, #4]
    20e6:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    20e8:	00ea      	lsls	r2, r5, #3
    20ea:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    20ec:	b2d2      	uxtb	r2, r2
    20ee:	0352      	lsls	r2, r2, #13
    20f0:	432a      	orrs	r2, r5
    20f2:	e7db      	b.n	20ac <_sercom_get_async_baud_val+0x44>
    20f4:	00012841 	.word	0x00012841
    20f8:	00001f85 	.word	0x00001f85

000020fc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    20fc:	b510      	push	{r4, lr}
    20fe:	b082      	sub	sp, #8
    2100:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    2102:	4b0e      	ldr	r3, [pc, #56]	; (213c <sercom_set_gclk_generator+0x40>)
    2104:	781b      	ldrb	r3, [r3, #0]
    2106:	2b00      	cmp	r3, #0
    2108:	d007      	beq.n	211a <sercom_set_gclk_generator+0x1e>
    210a:	2900      	cmp	r1, #0
    210c:	d105      	bne.n	211a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    210e:	4b0b      	ldr	r3, [pc, #44]	; (213c <sercom_set_gclk_generator+0x40>)
    2110:	785b      	ldrb	r3, [r3, #1]
    2112:	4283      	cmp	r3, r0
    2114:	d010      	beq.n	2138 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2116:	201d      	movs	r0, #29
    2118:	e00c      	b.n	2134 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    211a:	a901      	add	r1, sp, #4
    211c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    211e:	2011      	movs	r0, #17
    2120:	4b07      	ldr	r3, [pc, #28]	; (2140 <sercom_set_gclk_generator+0x44>)
    2122:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2124:	2011      	movs	r0, #17
    2126:	4b07      	ldr	r3, [pc, #28]	; (2144 <sercom_set_gclk_generator+0x48>)
    2128:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    212a:	4b04      	ldr	r3, [pc, #16]	; (213c <sercom_set_gclk_generator+0x40>)
    212c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    212e:	2201      	movs	r2, #1
    2130:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    2132:	2000      	movs	r0, #0
}
    2134:	b002      	add	sp, #8
    2136:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    2138:	2000      	movs	r0, #0
    213a:	e7fb      	b.n	2134 <sercom_set_gclk_generator+0x38>
    213c:	20000a8c 	.word	0x20000a8c
    2140:	00003565 	.word	0x00003565
    2144:	000034f5 	.word	0x000034f5

00002148 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2148:	4b3c      	ldr	r3, [pc, #240]	; (223c <_sercom_get_default_pad+0xf4>)
    214a:	4298      	cmp	r0, r3
    214c:	d032      	beq.n	21b4 <_sercom_get_default_pad+0x6c>
    214e:	d90a      	bls.n	2166 <_sercom_get_default_pad+0x1e>
    2150:	4b3b      	ldr	r3, [pc, #236]	; (2240 <_sercom_get_default_pad+0xf8>)
    2152:	4298      	cmp	r0, r3
    2154:	d04e      	beq.n	21f4 <_sercom_get_default_pad+0xac>
    2156:	4b3b      	ldr	r3, [pc, #236]	; (2244 <_sercom_get_default_pad+0xfc>)
    2158:	4298      	cmp	r0, r3
    215a:	d055      	beq.n	2208 <_sercom_get_default_pad+0xc0>
    215c:	4b3a      	ldr	r3, [pc, #232]	; (2248 <_sercom_get_default_pad+0x100>)
    215e:	4298      	cmp	r0, r3
    2160:	d038      	beq.n	21d4 <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    2162:	2000      	movs	r0, #0
}
    2164:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    2166:	2384      	movs	r3, #132	; 0x84
    2168:	05db      	lsls	r3, r3, #23
    216a:	4298      	cmp	r0, r3
    216c:	d00c      	beq.n	2188 <_sercom_get_default_pad+0x40>
    216e:	4b37      	ldr	r3, [pc, #220]	; (224c <_sercom_get_default_pad+0x104>)
    2170:	4298      	cmp	r0, r3
    2172:	d1f6      	bne.n	2162 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2174:	2901      	cmp	r1, #1
    2176:	d017      	beq.n	21a8 <_sercom_get_default_pad+0x60>
    2178:	2900      	cmp	r1, #0
    217a:	d057      	beq.n	222c <_sercom_get_default_pad+0xe4>
    217c:	2902      	cmp	r1, #2
    217e:	d015      	beq.n	21ac <_sercom_get_default_pad+0x64>
    2180:	2903      	cmp	r1, #3
    2182:	d015      	beq.n	21b0 <_sercom_get_default_pad+0x68>
	return 0;
    2184:	2000      	movs	r0, #0
    2186:	e7ed      	b.n	2164 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2188:	2901      	cmp	r1, #1
    218a:	d007      	beq.n	219c <_sercom_get_default_pad+0x54>
    218c:	2900      	cmp	r1, #0
    218e:	d04b      	beq.n	2228 <_sercom_get_default_pad+0xe0>
    2190:	2902      	cmp	r1, #2
    2192:	d005      	beq.n	21a0 <_sercom_get_default_pad+0x58>
    2194:	2903      	cmp	r1, #3
    2196:	d005      	beq.n	21a4 <_sercom_get_default_pad+0x5c>
	return 0;
    2198:	2000      	movs	r0, #0
    219a:	e7e3      	b.n	2164 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    219c:	482c      	ldr	r0, [pc, #176]	; (2250 <_sercom_get_default_pad+0x108>)
    219e:	e7e1      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21a0:	482c      	ldr	r0, [pc, #176]	; (2254 <_sercom_get_default_pad+0x10c>)
    21a2:	e7df      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21a4:	482c      	ldr	r0, [pc, #176]	; (2258 <_sercom_get_default_pad+0x110>)
    21a6:	e7dd      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21a8:	482c      	ldr	r0, [pc, #176]	; (225c <_sercom_get_default_pad+0x114>)
    21aa:	e7db      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21ac:	482c      	ldr	r0, [pc, #176]	; (2260 <_sercom_get_default_pad+0x118>)
    21ae:	e7d9      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21b0:	482c      	ldr	r0, [pc, #176]	; (2264 <_sercom_get_default_pad+0x11c>)
    21b2:	e7d7      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21b4:	2901      	cmp	r1, #1
    21b6:	d007      	beq.n	21c8 <_sercom_get_default_pad+0x80>
    21b8:	2900      	cmp	r1, #0
    21ba:	d039      	beq.n	2230 <_sercom_get_default_pad+0xe8>
    21bc:	2902      	cmp	r1, #2
    21be:	d005      	beq.n	21cc <_sercom_get_default_pad+0x84>
    21c0:	2903      	cmp	r1, #3
    21c2:	d005      	beq.n	21d0 <_sercom_get_default_pad+0x88>
	return 0;
    21c4:	2000      	movs	r0, #0
    21c6:	e7cd      	b.n	2164 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    21c8:	4827      	ldr	r0, [pc, #156]	; (2268 <_sercom_get_default_pad+0x120>)
    21ca:	e7cb      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21cc:	4827      	ldr	r0, [pc, #156]	; (226c <_sercom_get_default_pad+0x124>)
    21ce:	e7c9      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21d0:	4827      	ldr	r0, [pc, #156]	; (2270 <_sercom_get_default_pad+0x128>)
    21d2:	e7c7      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21d4:	2901      	cmp	r1, #1
    21d6:	d007      	beq.n	21e8 <_sercom_get_default_pad+0xa0>
    21d8:	2900      	cmp	r1, #0
    21da:	d02b      	beq.n	2234 <_sercom_get_default_pad+0xec>
    21dc:	2902      	cmp	r1, #2
    21de:	d005      	beq.n	21ec <_sercom_get_default_pad+0xa4>
    21e0:	2903      	cmp	r1, #3
    21e2:	d005      	beq.n	21f0 <_sercom_get_default_pad+0xa8>
	return 0;
    21e4:	2000      	movs	r0, #0
    21e6:	e7bd      	b.n	2164 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    21e8:	4822      	ldr	r0, [pc, #136]	; (2274 <_sercom_get_default_pad+0x12c>)
    21ea:	e7bb      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21ec:	4822      	ldr	r0, [pc, #136]	; (2278 <_sercom_get_default_pad+0x130>)
    21ee:	e7b9      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21f0:	4822      	ldr	r0, [pc, #136]	; (227c <_sercom_get_default_pad+0x134>)
    21f2:	e7b7      	b.n	2164 <_sercom_get_default_pad+0x1c>
    21f4:	2902      	cmp	r1, #2
    21f6:	d003      	beq.n	2200 <_sercom_get_default_pad+0xb8>
    21f8:	2903      	cmp	r1, #3
    21fa:	d003      	beq.n	2204 <_sercom_get_default_pad+0xbc>
    21fc:	2000      	movs	r0, #0
    21fe:	e7b1      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2200:	481f      	ldr	r0, [pc, #124]	; (2280 <_sercom_get_default_pad+0x138>)
    2202:	e7af      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2204:	481f      	ldr	r0, [pc, #124]	; (2284 <_sercom_get_default_pad+0x13c>)
    2206:	e7ad      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2208:	2901      	cmp	r1, #1
    220a:	d007      	beq.n	221c <_sercom_get_default_pad+0xd4>
    220c:	2900      	cmp	r1, #0
    220e:	d013      	beq.n	2238 <_sercom_get_default_pad+0xf0>
    2210:	2902      	cmp	r1, #2
    2212:	d005      	beq.n	2220 <_sercom_get_default_pad+0xd8>
    2214:	2903      	cmp	r1, #3
    2216:	d005      	beq.n	2224 <_sercom_get_default_pad+0xdc>
	return 0;
    2218:	2000      	movs	r0, #0
    221a:	e7a3      	b.n	2164 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    221c:	481a      	ldr	r0, [pc, #104]	; (2288 <_sercom_get_default_pad+0x140>)
    221e:	e7a1      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2220:	481a      	ldr	r0, [pc, #104]	; (228c <_sercom_get_default_pad+0x144>)
    2222:	e79f      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2224:	481a      	ldr	r0, [pc, #104]	; (2290 <_sercom_get_default_pad+0x148>)
    2226:	e79d      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2228:	481a      	ldr	r0, [pc, #104]	; (2294 <_sercom_get_default_pad+0x14c>)
    222a:	e79b      	b.n	2164 <_sercom_get_default_pad+0x1c>
    222c:	2003      	movs	r0, #3
    222e:	e799      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2230:	4819      	ldr	r0, [pc, #100]	; (2298 <_sercom_get_default_pad+0x150>)
    2232:	e797      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2234:	4819      	ldr	r0, [pc, #100]	; (229c <_sercom_get_default_pad+0x154>)
    2236:	e795      	b.n	2164 <_sercom_get_default_pad+0x1c>
    2238:	4819      	ldr	r0, [pc, #100]	; (22a0 <_sercom_get_default_pad+0x158>)
    223a:	e793      	b.n	2164 <_sercom_get_default_pad+0x1c>
    223c:	42000800 	.word	0x42000800
    2240:	42001000 	.word	0x42001000
    2244:	43000400 	.word	0x43000400
    2248:	42000c00 	.word	0x42000c00
    224c:	42000400 	.word	0x42000400
    2250:	00050003 	.word	0x00050003
    2254:	00060003 	.word	0x00060003
    2258:	00070003 	.word	0x00070003
    225c:	00010003 	.word	0x00010003
    2260:	001e0003 	.word	0x001e0003
    2264:	001f0003 	.word	0x001f0003
    2268:	00090003 	.word	0x00090003
    226c:	000a0003 	.word	0x000a0003
    2270:	000b0003 	.word	0x000b0003
    2274:	00110003 	.word	0x00110003
    2278:	00120003 	.word	0x00120003
    227c:	00130003 	.word	0x00130003
    2280:	000e0003 	.word	0x000e0003
    2284:	000f0003 	.word	0x000f0003
    2288:	00170003 	.word	0x00170003
    228c:	00180003 	.word	0x00180003
    2290:	00190003 	.word	0x00190003
    2294:	00040003 	.word	0x00040003
    2298:	00080003 	.word	0x00080003
    229c:	00100003 	.word	0x00100003
    22a0:	00160003 	.word	0x00160003

000022a4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    22a4:	b530      	push	{r4, r5, lr}
    22a6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    22a8:	4b0b      	ldr	r3, [pc, #44]	; (22d8 <_sercom_get_sercom_inst_index+0x34>)
    22aa:	466a      	mov	r2, sp
    22ac:	cb32      	ldmia	r3!, {r1, r4, r5}
    22ae:	c232      	stmia	r2!, {r1, r4, r5}
    22b0:	cb32      	ldmia	r3!, {r1, r4, r5}
    22b2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    22b4:	9b00      	ldr	r3, [sp, #0]
    22b6:	4283      	cmp	r3, r0
    22b8:	d00b      	beq.n	22d2 <_sercom_get_sercom_inst_index+0x2e>
    22ba:	2301      	movs	r3, #1
    22bc:	009a      	lsls	r2, r3, #2
    22be:	4669      	mov	r1, sp
    22c0:	5852      	ldr	r2, [r2, r1]
    22c2:	4282      	cmp	r2, r0
    22c4:	d006      	beq.n	22d4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    22c6:	3301      	adds	r3, #1
    22c8:	2b06      	cmp	r3, #6
    22ca:	d1f7      	bne.n	22bc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    22cc:	2000      	movs	r0, #0
}
    22ce:	b007      	add	sp, #28
    22d0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    22d2:	2300      	movs	r3, #0
			return i;
    22d4:	b2d8      	uxtb	r0, r3
    22d6:	e7fa      	b.n	22ce <_sercom_get_sercom_inst_index+0x2a>
    22d8:	0001c5b4 	.word	0x0001c5b4

000022dc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    22dc:	4770      	bx	lr
	...

000022e0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    22e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    22e2:	4b0a      	ldr	r3, [pc, #40]	; (230c <_sercom_set_handler+0x2c>)
    22e4:	781b      	ldrb	r3, [r3, #0]
    22e6:	2b00      	cmp	r3, #0
    22e8:	d10c      	bne.n	2304 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    22ea:	4f09      	ldr	r7, [pc, #36]	; (2310 <_sercom_set_handler+0x30>)
    22ec:	4e09      	ldr	r6, [pc, #36]	; (2314 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    22ee:	4d0a      	ldr	r5, [pc, #40]	; (2318 <_sercom_set_handler+0x38>)
    22f0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    22f2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    22f4:	195a      	adds	r2, r3, r5
    22f6:	6014      	str	r4, [r2, #0]
    22f8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    22fa:	2b18      	cmp	r3, #24
    22fc:	d1f9      	bne.n	22f2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    22fe:	2201      	movs	r2, #1
    2300:	4b02      	ldr	r3, [pc, #8]	; (230c <_sercom_set_handler+0x2c>)
    2302:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2304:	0080      	lsls	r0, r0, #2
    2306:	4b02      	ldr	r3, [pc, #8]	; (2310 <_sercom_set_handler+0x30>)
    2308:	50c1      	str	r1, [r0, r3]
}
    230a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    230c:	20000a8e 	.word	0x20000a8e
    2310:	20000a90 	.word	0x20000a90
    2314:	000022dd 	.word	0x000022dd
    2318:	200010b8 	.word	0x200010b8

0000231c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    231c:	b500      	push	{lr}
    231e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2320:	2308      	movs	r3, #8
    2322:	466a      	mov	r2, sp
    2324:	7013      	strb	r3, [r2, #0]
    2326:	3301      	adds	r3, #1
    2328:	7053      	strb	r3, [r2, #1]
    232a:	3301      	adds	r3, #1
    232c:	7093      	strb	r3, [r2, #2]
    232e:	3301      	adds	r3, #1
    2330:	70d3      	strb	r3, [r2, #3]
    2332:	3301      	adds	r3, #1
    2334:	7113      	strb	r3, [r2, #4]
    2336:	3301      	adds	r3, #1
    2338:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    233a:	4b03      	ldr	r3, [pc, #12]	; (2348 <_sercom_get_interrupt_vector+0x2c>)
    233c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    233e:	466b      	mov	r3, sp
    2340:	5618      	ldrsb	r0, [r3, r0]
}
    2342:	b003      	add	sp, #12
    2344:	bd00      	pop	{pc}
    2346:	46c0      	nop			; (mov r8, r8)
    2348:	000022a5 	.word	0x000022a5

0000234c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    234c:	b510      	push	{r4, lr}
    234e:	4b02      	ldr	r3, [pc, #8]	; (2358 <SERCOM0_Handler+0xc>)
    2350:	681b      	ldr	r3, [r3, #0]
    2352:	2000      	movs	r0, #0
    2354:	4798      	blx	r3
    2356:	bd10      	pop	{r4, pc}
    2358:	20000a90 	.word	0x20000a90

0000235c <SERCOM1_Handler>:
    235c:	b510      	push	{r4, lr}
    235e:	4b02      	ldr	r3, [pc, #8]	; (2368 <SERCOM1_Handler+0xc>)
    2360:	685b      	ldr	r3, [r3, #4]
    2362:	2001      	movs	r0, #1
    2364:	4798      	blx	r3
    2366:	bd10      	pop	{r4, pc}
    2368:	20000a90 	.word	0x20000a90

0000236c <SERCOM2_Handler>:
    236c:	b510      	push	{r4, lr}
    236e:	4b02      	ldr	r3, [pc, #8]	; (2378 <SERCOM2_Handler+0xc>)
    2370:	689b      	ldr	r3, [r3, #8]
    2372:	2002      	movs	r0, #2
    2374:	4798      	blx	r3
    2376:	bd10      	pop	{r4, pc}
    2378:	20000a90 	.word	0x20000a90

0000237c <SERCOM3_Handler>:
    237c:	b510      	push	{r4, lr}
    237e:	4b02      	ldr	r3, [pc, #8]	; (2388 <SERCOM3_Handler+0xc>)
    2380:	68db      	ldr	r3, [r3, #12]
    2382:	2003      	movs	r0, #3
    2384:	4798      	blx	r3
    2386:	bd10      	pop	{r4, pc}
    2388:	20000a90 	.word	0x20000a90

0000238c <SERCOM4_Handler>:
    238c:	b510      	push	{r4, lr}
    238e:	4b02      	ldr	r3, [pc, #8]	; (2398 <SERCOM4_Handler+0xc>)
    2390:	691b      	ldr	r3, [r3, #16]
    2392:	2004      	movs	r0, #4
    2394:	4798      	blx	r3
    2396:	bd10      	pop	{r4, pc}
    2398:	20000a90 	.word	0x20000a90

0000239c <SERCOM5_Handler>:
    239c:	b510      	push	{r4, lr}
    239e:	4b02      	ldr	r3, [pc, #8]	; (23a8 <SERCOM5_Handler+0xc>)
    23a0:	695b      	ldr	r3, [r3, #20]
    23a2:	2005      	movs	r0, #5
    23a4:	4798      	blx	r3
    23a6:	bd10      	pop	{r4, pc}
    23a8:	20000a90 	.word	0x20000a90

000023ac <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    23ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    23ae:	46d6      	mov	lr, sl
    23b0:	464f      	mov	r7, r9
    23b2:	4646      	mov	r6, r8
    23b4:	b5c0      	push	{r6, r7, lr}
    23b6:	b08a      	sub	sp, #40	; 0x28
    23b8:	0006      	movs	r6, r0
    23ba:	000f      	movs	r7, r1
    23bc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    23be:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    23c0:	680b      	ldr	r3, [r1, #0]
    23c2:	079b      	lsls	r3, r3, #30
    23c4:	d40a      	bmi.n	23dc <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    23c6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    23c8:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    23ca:	07db      	lsls	r3, r3, #31
    23cc:	d400      	bmi.n	23d0 <spi_init+0x24>
    23ce:	e097      	b.n	2500 <spi_init+0x154>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    23d0:	b00a      	add	sp, #40	; 0x28
    23d2:	bc1c      	pop	{r2, r3, r4}
    23d4:	4690      	mov	r8, r2
    23d6:	4699      	mov	r9, r3
    23d8:	46a2      	mov	sl, r4
    23da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    23dc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    23de:	9305      	str	r3, [sp, #20]
    23e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    23e2:	9306      	str	r3, [sp, #24]
    23e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    23e6:	9307      	str	r3, [sp, #28]
    23e8:	6b53      	ldr	r3, [r2, #52]	; 0x34
    23ea:	9308      	str	r3, [sp, #32]
    23ec:	2500      	movs	r5, #0
    23ee:	e00a      	b.n	2406 <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    23f0:	0038      	movs	r0, r7
    23f2:	4b9a      	ldr	r3, [pc, #616]	; (265c <spi_init+0x2b0>)
    23f4:	4798      	blx	r3
    23f6:	e00e      	b.n	2416 <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    23f8:	230f      	movs	r3, #15
    23fa:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    23fc:	4581      	cmp	r9, r0
    23fe:	d130      	bne.n	2462 <spi_init+0xb6>
    2400:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2402:	2d04      	cmp	r5, #4
    2404:	d031      	beq.n	246a <spi_init+0xbe>
    2406:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2408:	00ab      	lsls	r3, r5, #2
    240a:	aa02      	add	r2, sp, #8
    240c:	200c      	movs	r0, #12
    240e:	1812      	adds	r2, r2, r0
    2410:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    2412:	2800      	cmp	r0, #0
    2414:	d0ec      	beq.n	23f0 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    2416:	1c43      	adds	r3, r0, #1
    2418:	d0f2      	beq.n	2400 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    241a:	0401      	lsls	r1, r0, #16
    241c:	0c0b      	lsrs	r3, r1, #16
    241e:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    2420:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    2422:	b2c3      	uxtb	r3, r0
    2424:	469c      	mov	ip, r3
		return NULL;
    2426:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2428:	0602      	lsls	r2, r0, #24
    242a:	d405      	bmi.n	2438 <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    242c:	4663      	mov	r3, ip
    242e:	095b      	lsrs	r3, r3, #5
    2430:	01db      	lsls	r3, r3, #7
    2432:	4a8b      	ldr	r2, [pc, #556]	; (2660 <spi_init+0x2b4>)
    2434:	4690      	mov	r8, r2
    2436:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    2438:	221f      	movs	r2, #31
    243a:	4660      	mov	r0, ip
    243c:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    243e:	1898      	adds	r0, r3, r2
    2440:	3040      	adds	r0, #64	; 0x40
    2442:	7800      	ldrb	r0, [r0, #0]
    2444:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    2446:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    2448:	4651      	mov	r1, sl
    244a:	07c9      	lsls	r1, r1, #31
    244c:	d5d6      	bpl.n	23fc <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    244e:	0852      	lsrs	r2, r2, #1
    2450:	189b      	adds	r3, r3, r2
    2452:	3330      	adds	r3, #48	; 0x30
    2454:	7818      	ldrb	r0, [r3, #0]
    2456:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    2458:	4663      	mov	r3, ip
    245a:	07db      	lsls	r3, r3, #31
    245c:	d5cc      	bpl.n	23f8 <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    245e:	0900      	lsrs	r0, r0, #4
    2460:	e7cc      	b.n	23fc <spi_init+0x50>
			module->hw = NULL;
    2462:	2300      	movs	r3, #0
    2464:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    2466:	201c      	movs	r0, #28
    2468:	e7b2      	b.n	23d0 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    246a:	2011      	movs	r0, #17
    246c:	4b7d      	ldr	r3, [pc, #500]	; (2664 <spi_init+0x2b8>)
    246e:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    2470:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    2472:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    2474:	2a01      	cmp	r2, #1
    2476:	d026      	beq.n	24c6 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    2478:	6863      	ldr	r3, [r4, #4]
    247a:	68a2      	ldr	r2, [r4, #8]
    247c:	4313      	orrs	r3, r2
    247e:	68e2      	ldr	r2, [r4, #12]
    2480:	4313      	orrs	r3, r2
    2482:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    2484:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    2486:	7c61      	ldrb	r1, [r4, #17]
    2488:	2900      	cmp	r1, #0
    248a:	d001      	beq.n	2490 <spi_init+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    248c:	2180      	movs	r1, #128	; 0x80
    248e:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    2490:	7ca1      	ldrb	r1, [r4, #18]
    2492:	2900      	cmp	r1, #0
    2494:	d002      	beq.n	249c <spi_init+0xf0>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2496:	2180      	movs	r1, #128	; 0x80
    2498:	0289      	lsls	r1, r1, #10
    249a:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    249c:	7ce1      	ldrb	r1, [r4, #19]
    249e:	2900      	cmp	r1, #0
    24a0:	d002      	beq.n	24a8 <spi_init+0xfc>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    24a2:	2180      	movs	r1, #128	; 0x80
    24a4:	0089      	lsls	r1, r1, #2
    24a6:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    24a8:	7d21      	ldrb	r1, [r4, #20]
    24aa:	2900      	cmp	r1, #0
    24ac:	d002      	beq.n	24b4 <spi_init+0x108>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    24ae:	2180      	movs	r1, #128	; 0x80
    24b0:	0189      	lsls	r1, r1, #6
    24b2:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    24b4:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    24b6:	2002      	movs	r0, #2
    24b8:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    24ba:	428b      	cmp	r3, r1
    24bc:	d017      	beq.n	24ee <spi_init+0x142>
	module->hw = NULL;
    24be:	2300      	movs	r3, #0
    24c0:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    24c2:	201c      	movs	r0, #28
    24c4:	e784      	b.n	23d0 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    24c6:	aa04      	add	r2, sp, #16
    24c8:	0001      	movs	r1, r0
    24ca:	69a0      	ldr	r0, [r4, #24]
    24cc:	4b66      	ldr	r3, [pc, #408]	; (2668 <spi_init+0x2bc>)
    24ce:	4798      	blx	r3
    24d0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    24d2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    24d4:	2b00      	cmp	r3, #0
    24d6:	d000      	beq.n	24da <spi_init+0x12e>
    24d8:	e77a      	b.n	23d0 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    24da:	7b3b      	ldrb	r3, [r7, #12]
    24dc:	b2db      	uxtb	r3, r3
    24de:	aa04      	add	r2, sp, #16
    24e0:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    24e2:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    24e4:	429a      	cmp	r2, r3
    24e6:	d000      	beq.n	24ea <spi_init+0x13e>
    24e8:	e772      	b.n	23d0 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    24ea:	350c      	adds	r5, #12
    24ec:	e7c4      	b.n	2478 <spi_init+0xcc>
			spi_module->CTRLB.reg == ctrlb) {
    24ee:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    24f0:	4293      	cmp	r3, r2
    24f2:	d1e4      	bne.n	24be <spi_init+0x112>
		module->mode           = config->mode;
    24f4:	7823      	ldrb	r3, [r4, #0]
    24f6:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    24f8:	7c23      	ldrb	r3, [r4, #16]
    24fa:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    24fc:	2000      	movs	r0, #0
    24fe:	e767      	b.n	23d0 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2500:	0008      	movs	r0, r1
    2502:	4b5a      	ldr	r3, [pc, #360]	; (266c <spi_init+0x2c0>)
    2504:	4798      	blx	r3
	if (sercom_index == 5) {
    2506:	2805      	cmp	r0, #5
    2508:	d100      	bne.n	250c <spi_init+0x160>
    250a:	e09f      	b.n	264c <spi_init+0x2a0>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    250c:	0003      	movs	r3, r0
    250e:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    2510:	4957      	ldr	r1, [pc, #348]	; (2670 <spi_init+0x2c4>)
    2512:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2514:	2201      	movs	r2, #1
    2516:	4082      	lsls	r2, r0
    2518:	432a      	orrs	r2, r5
    251a:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    251c:	a909      	add	r1, sp, #36	; 0x24
    251e:	2524      	movs	r5, #36	; 0x24
    2520:	5d62      	ldrb	r2, [r4, r5]
    2522:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2524:	b2db      	uxtb	r3, r3
    2526:	9301      	str	r3, [sp, #4]
    2528:	0018      	movs	r0, r3
    252a:	4b52      	ldr	r3, [pc, #328]	; (2674 <spi_init+0x2c8>)
    252c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    252e:	9801      	ldr	r0, [sp, #4]
    2530:	4b51      	ldr	r3, [pc, #324]	; (2678 <spi_init+0x2cc>)
    2532:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2534:	5d60      	ldrb	r0, [r4, r5]
    2536:	2100      	movs	r1, #0
    2538:	4b50      	ldr	r3, [pc, #320]	; (267c <spi_init+0x2d0>)
    253a:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    253c:	7823      	ldrb	r3, [r4, #0]
    253e:	2b01      	cmp	r3, #1
    2540:	d019      	beq.n	2576 <spi_init+0x1ca>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2542:	6833      	ldr	r3, [r6, #0]
    2544:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2546:	ab04      	add	r3, sp, #16
    2548:	2280      	movs	r2, #128	; 0x80
    254a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    254c:	2200      	movs	r2, #0
    254e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2550:	2101      	movs	r1, #1
    2552:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    2554:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    2556:	7823      	ldrb	r3, [r4, #0]
    2558:	2b00      	cmp	r3, #0
    255a:	d101      	bne.n	2560 <spi_init+0x1b4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    255c:	ab04      	add	r3, sp, #16
    255e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2560:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2562:	9305      	str	r3, [sp, #20]
    2564:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2566:	9306      	str	r3, [sp, #24]
    2568:	6b23      	ldr	r3, [r4, #48]	; 0x30
    256a:	9307      	str	r3, [sp, #28]
    256c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    256e:	9308      	str	r3, [sp, #32]
    2570:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2572:	ad05      	add	r5, sp, #20
    2574:	e011      	b.n	259a <spi_init+0x1ee>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    2576:	683b      	ldr	r3, [r7, #0]
    2578:	220c      	movs	r2, #12
    257a:	4313      	orrs	r3, r2
    257c:	603b      	str	r3, [r7, #0]
    257e:	e7e0      	b.n	2542 <spi_init+0x196>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2580:	4640      	mov	r0, r8
    2582:	4b36      	ldr	r3, [pc, #216]	; (265c <spi_init+0x2b0>)
    2584:	4798      	blx	r3
    2586:	e00d      	b.n	25a4 <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2588:	a904      	add	r1, sp, #16
    258a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    258c:	0c00      	lsrs	r0, r0, #16
    258e:	b2c0      	uxtb	r0, r0
    2590:	4b3b      	ldr	r3, [pc, #236]	; (2680 <spi_init+0x2d4>)
    2592:	4798      	blx	r3
    2594:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2596:	2f04      	cmp	r7, #4
    2598:	d007      	beq.n	25aa <spi_init+0x1fe>
    259a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    259c:	00bb      	lsls	r3, r7, #2
    259e:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    25a0:	2800      	cmp	r0, #0
    25a2:	d0ed      	beq.n	2580 <spi_init+0x1d4>
		if (current_pinmux != PINMUX_UNUSED) {
    25a4:	1c43      	adds	r3, r0, #1
    25a6:	d1ef      	bne.n	2588 <spi_init+0x1dc>
    25a8:	e7f4      	b.n	2594 <spi_init+0x1e8>
	module->mode             = config->mode;
    25aa:	7823      	ldrb	r3, [r4, #0]
    25ac:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    25ae:	7c23      	ldrb	r3, [r4, #16]
    25b0:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    25b2:	7ca3      	ldrb	r3, [r4, #18]
    25b4:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    25b6:	7d23      	ldrb	r3, [r4, #20]
    25b8:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    25ba:	2200      	movs	r2, #0
    25bc:	ab02      	add	r3, sp, #8
    25be:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    25c0:	7823      	ldrb	r3, [r4, #0]
    25c2:	2b01      	cmp	r3, #1
    25c4:	d02a      	beq.n	261c <spi_init+0x270>
	ctrla |= config->transfer_mode;
    25c6:	6863      	ldr	r3, [r4, #4]
    25c8:	68a2      	ldr	r2, [r4, #8]
    25ca:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    25cc:	68e2      	ldr	r2, [r4, #12]
    25ce:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    25d0:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    25d2:	7c62      	ldrb	r2, [r4, #17]
    25d4:	2a00      	cmp	r2, #0
    25d6:	d103      	bne.n	25e0 <spi_init+0x234>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    25d8:	4a2a      	ldr	r2, [pc, #168]	; (2684 <spi_init+0x2d8>)
    25da:	7892      	ldrb	r2, [r2, #2]
    25dc:	0792      	lsls	r2, r2, #30
    25de:	d501      	bpl.n	25e4 <spi_init+0x238>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    25e0:	2280      	movs	r2, #128	; 0x80
    25e2:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    25e4:	7ca2      	ldrb	r2, [r4, #18]
    25e6:	2a00      	cmp	r2, #0
    25e8:	d002      	beq.n	25f0 <spi_init+0x244>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    25ea:	2280      	movs	r2, #128	; 0x80
    25ec:	0292      	lsls	r2, r2, #10
    25ee:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    25f0:	7ce2      	ldrb	r2, [r4, #19]
    25f2:	2a00      	cmp	r2, #0
    25f4:	d002      	beq.n	25fc <spi_init+0x250>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    25f6:	2280      	movs	r2, #128	; 0x80
    25f8:	0092      	lsls	r2, r2, #2
    25fa:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    25fc:	7d22      	ldrb	r2, [r4, #20]
    25fe:	2a00      	cmp	r2, #0
    2600:	d002      	beq.n	2608 <spi_init+0x25c>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2602:	2280      	movs	r2, #128	; 0x80
    2604:	0192      	lsls	r2, r2, #6
    2606:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    2608:	4642      	mov	r2, r8
    260a:	6812      	ldr	r2, [r2, #0]
    260c:	4313      	orrs	r3, r2
    260e:	4642      	mov	r2, r8
    2610:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    2612:	6853      	ldr	r3, [r2, #4]
    2614:	430b      	orrs	r3, r1
    2616:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    2618:	2000      	movs	r0, #0
    261a:	e6d9      	b.n	23d0 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    261c:	6830      	ldr	r0, [r6, #0]
    261e:	4b13      	ldr	r3, [pc, #76]	; (266c <spi_init+0x2c0>)
    2620:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2622:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2624:	b2c0      	uxtb	r0, r0
    2626:	4b0f      	ldr	r3, [pc, #60]	; (2664 <spi_init+0x2b8>)
    2628:	4798      	blx	r3
    262a:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    262c:	ab02      	add	r3, sp, #8
    262e:	1d9a      	adds	r2, r3, #6
    2630:	69a0      	ldr	r0, [r4, #24]
    2632:	4b0d      	ldr	r3, [pc, #52]	; (2668 <spi_init+0x2bc>)
    2634:	4798      	blx	r3
    2636:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    2638:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    263a:	2b00      	cmp	r3, #0
    263c:	d000      	beq.n	2640 <spi_init+0x294>
    263e:	e6c7      	b.n	23d0 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    2640:	ab02      	add	r3, sp, #8
    2642:	3306      	adds	r3, #6
    2644:	781b      	ldrb	r3, [r3, #0]
    2646:	4642      	mov	r2, r8
    2648:	7313      	strb	r3, [r2, #12]
    264a:	e7bc      	b.n	25c6 <spi_init+0x21a>
			MCLK->APBDMASK.reg |= mask;
    264c:	4a08      	ldr	r2, [pc, #32]	; (2670 <spi_init+0x2c4>)
    264e:	6a13      	ldr	r3, [r2, #32]
    2650:	2102      	movs	r1, #2
    2652:	430b      	orrs	r3, r1
    2654:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    2656:	2318      	movs	r3, #24
    2658:	e760      	b.n	251c <spi_init+0x170>
    265a:	46c0      	nop			; (mov r8, r8)
    265c:	00002149 	.word	0x00002149
    2660:	40002800 	.word	0x40002800
    2664:	00003589 	.word	0x00003589
    2668:	0000203f 	.word	0x0000203f
    266c:	000022a5 	.word	0x000022a5
    2670:	40000400 	.word	0x40000400
    2674:	00003565 	.word	0x00003565
    2678:	000034f5 	.word	0x000034f5
    267c:	000020fd 	.word	0x000020fd
    2680:	00003661 	.word	0x00003661
    2684:	41002000 	.word	0x41002000

00002688 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2688:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    268a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    268c:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    268e:	2c01      	cmp	r4, #1
    2690:	d001      	beq.n	2696 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    2692:	0018      	movs	r0, r3
    2694:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    2696:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    2698:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    269a:	2c00      	cmp	r4, #0
    269c:	d1f9      	bne.n	2692 <spi_select_slave+0xa>
		if (select) {
    269e:	2a00      	cmp	r2, #0
    26a0:	d058      	beq.n	2754 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    26a2:	784b      	ldrb	r3, [r1, #1]
    26a4:	2b00      	cmp	r3, #0
    26a6:	d044      	beq.n	2732 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    26a8:	6803      	ldr	r3, [r0, #0]
    26aa:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    26ac:	07db      	lsls	r3, r3, #31
    26ae:	d410      	bmi.n	26d2 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    26b0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    26b2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    26b4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    26b6:	2900      	cmp	r1, #0
    26b8:	d104      	bne.n	26c4 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    26ba:	0953      	lsrs	r3, r2, #5
    26bc:	01db      	lsls	r3, r3, #7
    26be:	492e      	ldr	r1, [pc, #184]	; (2778 <spi_select_slave+0xf0>)
    26c0:	468c      	mov	ip, r1
    26c2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    26c4:	211f      	movs	r1, #31
    26c6:	4011      	ands	r1, r2
    26c8:	2201      	movs	r2, #1
    26ca:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    26cc:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    26ce:	2305      	movs	r3, #5
    26d0:	e7df      	b.n	2692 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    26d2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    26d4:	09d4      	lsrs	r4, r2, #7
		return NULL;
    26d6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    26d8:	2c00      	cmp	r4, #0
    26da:	d104      	bne.n	26e6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    26dc:	0953      	lsrs	r3, r2, #5
    26de:	01db      	lsls	r3, r3, #7
    26e0:	4c25      	ldr	r4, [pc, #148]	; (2778 <spi_select_slave+0xf0>)
    26e2:	46a4      	mov	ip, r4
    26e4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    26e6:	241f      	movs	r4, #31
    26e8:	4014      	ands	r4, r2
    26ea:	2201      	movs	r2, #1
    26ec:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    26ee:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    26f0:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    26f2:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    26f4:	07d2      	lsls	r2, r2, #31
    26f6:	d501      	bpl.n	26fc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    26f8:	788a      	ldrb	r2, [r1, #2]
    26fa:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    26fc:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    26fe:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    2700:	2a00      	cmp	r2, #0
    2702:	d1c6      	bne.n	2692 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2704:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    2706:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2708:	7e13      	ldrb	r3, [r2, #24]
    270a:	420b      	tst	r3, r1
    270c:	d0fc      	beq.n	2708 <spi_select_slave+0x80>
    270e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    2710:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2712:	0749      	lsls	r1, r1, #29
    2714:	d5bd      	bpl.n	2692 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2716:	8b53      	ldrh	r3, [r2, #26]
    2718:	075b      	lsls	r3, r3, #29
    271a:	d501      	bpl.n	2720 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    271c:	2304      	movs	r3, #4
    271e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2720:	7983      	ldrb	r3, [r0, #6]
    2722:	2b01      	cmp	r3, #1
    2724:	d002      	beq.n	272c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2726:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2728:	2300      	movs	r3, #0
    272a:	e7b2      	b.n	2692 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    272c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    272e:	2300      	movs	r3, #0
    2730:	e7af      	b.n	2692 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2732:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2734:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2736:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2738:	2900      	cmp	r1, #0
    273a:	d104      	bne.n	2746 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    273c:	0953      	lsrs	r3, r2, #5
    273e:	01db      	lsls	r3, r3, #7
    2740:	490d      	ldr	r1, [pc, #52]	; (2778 <spi_select_slave+0xf0>)
    2742:	468c      	mov	ip, r1
    2744:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2746:	211f      	movs	r1, #31
    2748:	4011      	ands	r1, r2
    274a:	2201      	movs	r2, #1
    274c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    274e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    2750:	2300      	movs	r3, #0
    2752:	e79e      	b.n	2692 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    2754:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2756:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2758:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    275a:	2900      	cmp	r1, #0
    275c:	d104      	bne.n	2768 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    275e:	0953      	lsrs	r3, r2, #5
    2760:	01db      	lsls	r3, r3, #7
    2762:	4905      	ldr	r1, [pc, #20]	; (2778 <spi_select_slave+0xf0>)
    2764:	468c      	mov	ip, r1
    2766:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2768:	211f      	movs	r1, #31
    276a:	4011      	ands	r1, r2
    276c:	2201      	movs	r2, #1
    276e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    2770:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    2772:	2300      	movs	r3, #0
    2774:	e78d      	b.n	2692 <spi_select_slave+0xa>
    2776:	46c0      	nop			; (mov r8, r8)
    2778:	40002800 	.word	0x40002800

0000277c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    277c:	b5f0      	push	{r4, r5, r6, r7, lr}
    277e:	46de      	mov	lr, fp
    2780:	4657      	mov	r7, sl
    2782:	464e      	mov	r6, r9
    2784:	4645      	mov	r5, r8
    2786:	b5e0      	push	{r5, r6, r7, lr}
    2788:	b091      	sub	sp, #68	; 0x44
    278a:	0005      	movs	r5, r0
    278c:	000c      	movs	r4, r1
    278e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2790:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2792:	0008      	movs	r0, r1
    2794:	4bc4      	ldr	r3, [pc, #784]	; (2aa8 <usart_init+0x32c>)
    2796:	4798      	blx	r3
    2798:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    279a:	2805      	cmp	r0, #5
    279c:	d00d      	beq.n	27ba <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    279e:	0007      	movs	r7, r0
    27a0:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    27a2:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    27a4:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    27a6:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    27a8:	07c9      	lsls	r1, r1, #31
    27aa:	d509      	bpl.n	27c0 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    27ac:	b011      	add	sp, #68	; 0x44
    27ae:	bc3c      	pop	{r2, r3, r4, r5}
    27b0:	4690      	mov	r8, r2
    27b2:	4699      	mov	r9, r3
    27b4:	46a2      	mov	sl, r4
    27b6:	46ab      	mov	fp, r5
    27b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    27ba:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    27bc:	2301      	movs	r3, #1
    27be:	e7f1      	b.n	27a4 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    27c0:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    27c2:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    27c4:	0789      	lsls	r1, r1, #30
    27c6:	d4f1      	bmi.n	27ac <usart_init+0x30>
	if (sercom_index == 5) {
    27c8:	2a05      	cmp	r2, #5
    27ca:	d049      	beq.n	2860 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    27cc:	49b7      	ldr	r1, [pc, #732]	; (2aac <usart_init+0x330>)
    27ce:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    27d0:	2201      	movs	r2, #1
    27d2:	409a      	lsls	r2, r3
    27d4:	0013      	movs	r3, r2
    27d6:	4303      	orrs	r3, r0
    27d8:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    27da:	a90f      	add	r1, sp, #60	; 0x3c
    27dc:	232d      	movs	r3, #45	; 0x2d
    27de:	4698      	mov	r8, r3
    27e0:	5cf3      	ldrb	r3, [r6, r3]
    27e2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    27e4:	b2ff      	uxtb	r7, r7
    27e6:	0038      	movs	r0, r7
    27e8:	4bb1      	ldr	r3, [pc, #708]	; (2ab0 <usart_init+0x334>)
    27ea:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    27ec:	0038      	movs	r0, r7
    27ee:	4bb1      	ldr	r3, [pc, #708]	; (2ab4 <usart_init+0x338>)
    27f0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    27f2:	4643      	mov	r3, r8
    27f4:	5cf0      	ldrb	r0, [r6, r3]
    27f6:	2100      	movs	r1, #0
    27f8:	4baf      	ldr	r3, [pc, #700]	; (2ab8 <usart_init+0x33c>)
    27fa:	4798      	blx	r3
	module->character_size = config->character_size;
    27fc:	7af3      	ldrb	r3, [r6, #11]
    27fe:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2800:	2324      	movs	r3, #36	; 0x24
    2802:	5cf3      	ldrb	r3, [r6, r3]
    2804:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2806:	2325      	movs	r3, #37	; 0x25
    2808:	5cf3      	ldrb	r3, [r6, r3]
    280a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    280c:	7ef3      	ldrb	r3, [r6, #27]
    280e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2810:	7f33      	ldrb	r3, [r6, #28]
    2812:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2814:	682b      	ldr	r3, [r5, #0]
    2816:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2818:	0018      	movs	r0, r3
    281a:	4ba3      	ldr	r3, [pc, #652]	; (2aa8 <usart_init+0x32c>)
    281c:	4798      	blx	r3
	if (sercom_index == 5) {
    281e:	2805      	cmp	r0, #5
    2820:	d026      	beq.n	2870 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2822:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    2824:	2200      	movs	r2, #0
    2826:	230e      	movs	r3, #14
    2828:	a906      	add	r1, sp, #24
    282a:	468c      	mov	ip, r1
    282c:	4463      	add	r3, ip
    282e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2830:	8a32      	ldrh	r2, [r6, #16]
    2832:	9202      	str	r2, [sp, #8]
    2834:	2380      	movs	r3, #128	; 0x80
    2836:	01db      	lsls	r3, r3, #7
    2838:	429a      	cmp	r2, r3
    283a:	d100      	bne.n	283e <usart_init+0xc2>
    283c:	e0a7      	b.n	298e <usart_init+0x212>
    283e:	d919      	bls.n	2874 <usart_init+0xf8>
    2840:	23c0      	movs	r3, #192	; 0xc0
    2842:	01db      	lsls	r3, r3, #7
    2844:	9a02      	ldr	r2, [sp, #8]
    2846:	429a      	cmp	r2, r3
    2848:	d100      	bne.n	284c <usart_init+0xd0>
    284a:	e09b      	b.n	2984 <usart_init+0x208>
    284c:	2380      	movs	r3, #128	; 0x80
    284e:	021b      	lsls	r3, r3, #8
    2850:	429a      	cmp	r2, r3
    2852:	d000      	beq.n	2856 <usart_init+0xda>
    2854:	e123      	b.n	2a9e <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2856:	2303      	movs	r3, #3
    2858:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    285a:	2300      	movs	r3, #0
    285c:	9307      	str	r3, [sp, #28]
    285e:	e012      	b.n	2886 <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    2860:	4992      	ldr	r1, [pc, #584]	; (2aac <usart_init+0x330>)
    2862:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    2864:	3a04      	subs	r2, #4
    2866:	409a      	lsls	r2, r3
    2868:	0013      	movs	r3, r2
    286a:	4303      	orrs	r3, r0
    286c:	620b      	str	r3, [r1, #32]
    286e:	e7b4      	b.n	27da <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    2870:	2018      	movs	r0, #24
    2872:	e7d7      	b.n	2824 <usart_init+0xa8>
	switch (config->sample_rate) {
    2874:	2380      	movs	r3, #128	; 0x80
    2876:	019b      	lsls	r3, r3, #6
    2878:	429a      	cmp	r2, r3
    287a:	d000      	beq.n	287e <usart_init+0x102>
    287c:	e10f      	b.n	2a9e <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    287e:	2310      	movs	r3, #16
    2880:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2882:	3b0f      	subs	r3, #15
    2884:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    2886:	6833      	ldr	r3, [r6, #0]
    2888:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    288a:	68f3      	ldr	r3, [r6, #12]
    288c:	469b      	mov	fp, r3
		config->sample_adjustment |
    288e:	6973      	ldr	r3, [r6, #20]
    2890:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2892:	7e33      	ldrb	r3, [r6, #24]
    2894:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2896:	2326      	movs	r3, #38	; 0x26
    2898:	5cf3      	ldrb	r3, [r6, r3]
    289a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    289c:	6873      	ldr	r3, [r6, #4]
    289e:	4699      	mov	r9, r3
	switch (transfer_mode)
    28a0:	2b00      	cmp	r3, #0
    28a2:	d100      	bne.n	28a6 <usart_init+0x12a>
    28a4:	e09b      	b.n	29de <usart_init+0x262>
    28a6:	2380      	movs	r3, #128	; 0x80
    28a8:	055b      	lsls	r3, r3, #21
    28aa:	4599      	cmp	r9, r3
    28ac:	d104      	bne.n	28b8 <usart_init+0x13c>
			if (!config->use_external_clock) {
    28ae:	2327      	movs	r3, #39	; 0x27
    28b0:	5cf3      	ldrb	r3, [r6, r3]
    28b2:	2b00      	cmp	r3, #0
    28b4:	d100      	bne.n	28b8 <usart_init+0x13c>
    28b6:	e080      	b.n	29ba <usart_init+0x23e>
	if(config->encoding_format_enable) {
    28b8:	7e73      	ldrb	r3, [r6, #25]
    28ba:	2b00      	cmp	r3, #0
    28bc:	d002      	beq.n	28c4 <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    28be:	7eb3      	ldrb	r3, [r6, #26]
    28c0:	4642      	mov	r2, r8
    28c2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    28c4:	230e      	movs	r3, #14
    28c6:	aa06      	add	r2, sp, #24
    28c8:	4694      	mov	ip, r2
    28ca:	4463      	add	r3, ip
    28cc:	881b      	ldrh	r3, [r3, #0]
    28ce:	4642      	mov	r2, r8
    28d0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    28d2:	9b05      	ldr	r3, [sp, #20]
    28d4:	465a      	mov	r2, fp
    28d6:	4313      	orrs	r3, r2
    28d8:	9a03      	ldr	r2, [sp, #12]
    28da:	4313      	orrs	r3, r2
    28dc:	464a      	mov	r2, r9
    28de:	4313      	orrs	r3, r2
    28e0:	9f02      	ldr	r7, [sp, #8]
    28e2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    28e4:	9b04      	ldr	r3, [sp, #16]
    28e6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    28e8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    28ea:	4653      	mov	r3, sl
    28ec:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    28ee:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    28f0:	2327      	movs	r3, #39	; 0x27
    28f2:	5cf3      	ldrb	r3, [r6, r3]
    28f4:	2b00      	cmp	r3, #0
    28f6:	d101      	bne.n	28fc <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    28f8:	3304      	adds	r3, #4
    28fa:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    28fc:	7e73      	ldrb	r3, [r6, #25]
    28fe:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2900:	7f32      	ldrb	r2, [r6, #28]
    2902:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2904:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2906:	7f72      	ldrb	r2, [r6, #29]
    2908:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    290a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    290c:	2224      	movs	r2, #36	; 0x24
    290e:	5cb2      	ldrb	r2, [r6, r2]
    2910:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2912:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2914:	2225      	movs	r2, #37	; 0x25
    2916:	5cb2      	ldrb	r2, [r6, r2]
    2918:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    291a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    291c:	7ab1      	ldrb	r1, [r6, #10]
    291e:	7af2      	ldrb	r2, [r6, #11]
    2920:	4311      	orrs	r1, r2
    2922:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2924:	8933      	ldrh	r3, [r6, #8]
    2926:	2bff      	cmp	r3, #255	; 0xff
    2928:	d07d      	beq.n	2a26 <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    292a:	2280      	movs	r2, #128	; 0x80
    292c:	0452      	lsls	r2, r2, #17
    292e:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2930:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2932:	232c      	movs	r3, #44	; 0x2c
    2934:	5cf3      	ldrb	r3, [r6, r3]
    2936:	2b00      	cmp	r3, #0
    2938:	d103      	bne.n	2942 <usart_init+0x1c6>
    293a:	4b60      	ldr	r3, [pc, #384]	; (2abc <usart_init+0x340>)
    293c:	789b      	ldrb	r3, [r3, #2]
    293e:	079b      	lsls	r3, r3, #30
    2940:	d501      	bpl.n	2946 <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2942:	2380      	movs	r3, #128	; 0x80
    2944:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2946:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2948:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    294a:	2b00      	cmp	r3, #0
    294c:	d1fc      	bne.n	2948 <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    294e:	4643      	mov	r3, r8
    2950:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2952:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2954:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2956:	2b00      	cmp	r3, #0
    2958:	d1fc      	bne.n	2954 <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    295a:	4643      	mov	r3, r8
    295c:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    295e:	ab0e      	add	r3, sp, #56	; 0x38
    2960:	2280      	movs	r2, #128	; 0x80
    2962:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2964:	2200      	movs	r2, #0
    2966:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    2968:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    296a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    296c:	6b33      	ldr	r3, [r6, #48]	; 0x30
    296e:	930a      	str	r3, [sp, #40]	; 0x28
    2970:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2972:	930b      	str	r3, [sp, #44]	; 0x2c
    2974:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2976:	930c      	str	r3, [sp, #48]	; 0x30
    2978:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    297a:	9302      	str	r3, [sp, #8]
    297c:	930d      	str	r3, [sp, #52]	; 0x34
    297e:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2980:	ae0a      	add	r6, sp, #40	; 0x28
    2982:	e05e      	b.n	2a42 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2984:	2308      	movs	r3, #8
    2986:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2988:	3b07      	subs	r3, #7
    298a:	9307      	str	r3, [sp, #28]
    298c:	e77b      	b.n	2886 <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    298e:	6833      	ldr	r3, [r6, #0]
    2990:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    2992:	68f3      	ldr	r3, [r6, #12]
    2994:	469b      	mov	fp, r3
		config->sample_adjustment |
    2996:	6973      	ldr	r3, [r6, #20]
    2998:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    299a:	7e33      	ldrb	r3, [r6, #24]
    299c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    299e:	2326      	movs	r3, #38	; 0x26
    29a0:	5cf3      	ldrb	r3, [r6, r3]
    29a2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    29a4:	6873      	ldr	r3, [r6, #4]
    29a6:	4699      	mov	r9, r3
	switch (transfer_mode)
    29a8:	2b00      	cmp	r3, #0
    29aa:	d014      	beq.n	29d6 <usart_init+0x25a>
    29ac:	2380      	movs	r3, #128	; 0x80
    29ae:	055b      	lsls	r3, r3, #21
    29b0:	4599      	cmp	r9, r3
    29b2:	d100      	bne.n	29b6 <usart_init+0x23a>
    29b4:	e77b      	b.n	28ae <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    29b6:	2000      	movs	r0, #0
    29b8:	e020      	b.n	29fc <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    29ba:	6a33      	ldr	r3, [r6, #32]
    29bc:	001f      	movs	r7, r3
    29be:	b2c0      	uxtb	r0, r0
    29c0:	4b3f      	ldr	r3, [pc, #252]	; (2ac0 <usart_init+0x344>)
    29c2:	4798      	blx	r3
    29c4:	0001      	movs	r1, r0
    29c6:	220e      	movs	r2, #14
    29c8:	ab06      	add	r3, sp, #24
    29ca:	469c      	mov	ip, r3
    29cc:	4462      	add	r2, ip
    29ce:	0038      	movs	r0, r7
    29d0:	4b3c      	ldr	r3, [pc, #240]	; (2ac4 <usart_init+0x348>)
    29d2:	4798      	blx	r3
    29d4:	e012      	b.n	29fc <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    29d6:	2308      	movs	r3, #8
    29d8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    29da:	2300      	movs	r3, #0
    29dc:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    29de:	2327      	movs	r3, #39	; 0x27
    29e0:	5cf3      	ldrb	r3, [r6, r3]
    29e2:	2b00      	cmp	r3, #0
    29e4:	d00e      	beq.n	2a04 <usart_init+0x288>
				status_code =
    29e6:	9b06      	ldr	r3, [sp, #24]
    29e8:	9300      	str	r3, [sp, #0]
    29ea:	9b07      	ldr	r3, [sp, #28]
    29ec:	220e      	movs	r2, #14
    29ee:	a906      	add	r1, sp, #24
    29f0:	468c      	mov	ip, r1
    29f2:	4462      	add	r2, ip
    29f4:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    29f6:	6a30      	ldr	r0, [r6, #32]
    29f8:	4f33      	ldr	r7, [pc, #204]	; (2ac8 <usart_init+0x34c>)
    29fa:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    29fc:	2800      	cmp	r0, #0
    29fe:	d000      	beq.n	2a02 <usart_init+0x286>
    2a00:	e6d4      	b.n	27ac <usart_init+0x30>
    2a02:	e759      	b.n	28b8 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    2a04:	6a33      	ldr	r3, [r6, #32]
    2a06:	001f      	movs	r7, r3
    2a08:	b2c0      	uxtb	r0, r0
    2a0a:	4b2d      	ldr	r3, [pc, #180]	; (2ac0 <usart_init+0x344>)
    2a0c:	4798      	blx	r3
    2a0e:	0001      	movs	r1, r0
				status_code =
    2a10:	9b06      	ldr	r3, [sp, #24]
    2a12:	9300      	str	r3, [sp, #0]
    2a14:	9b07      	ldr	r3, [sp, #28]
    2a16:	220e      	movs	r2, #14
    2a18:	a806      	add	r0, sp, #24
    2a1a:	4684      	mov	ip, r0
    2a1c:	4462      	add	r2, ip
    2a1e:	0038      	movs	r0, r7
    2a20:	4f29      	ldr	r7, [pc, #164]	; (2ac8 <usart_init+0x34c>)
    2a22:	47b8      	blx	r7
    2a24:	e7ea      	b.n	29fc <usart_init+0x280>
		if(config->lin_slave_enable) {
    2a26:	7ef3      	ldrb	r3, [r6, #27]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d082      	beq.n	2932 <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2a2c:	2380      	movs	r3, #128	; 0x80
    2a2e:	04db      	lsls	r3, r3, #19
    2a30:	431f      	orrs	r7, r3
    2a32:	e77e      	b.n	2932 <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2a34:	0020      	movs	r0, r4
    2a36:	4b25      	ldr	r3, [pc, #148]	; (2acc <usart_init+0x350>)
    2a38:	4798      	blx	r3
    2a3a:	e007      	b.n	2a4c <usart_init+0x2d0>
    2a3c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2a3e:	2f04      	cmp	r7, #4
    2a40:	d00d      	beq.n	2a5e <usart_init+0x2e2>
    2a42:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2a44:	00bb      	lsls	r3, r7, #2
    2a46:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    2a48:	2800      	cmp	r0, #0
    2a4a:	d0f3      	beq.n	2a34 <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    2a4c:	1c43      	adds	r3, r0, #1
    2a4e:	d0f5      	beq.n	2a3c <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2a50:	a90e      	add	r1, sp, #56	; 0x38
    2a52:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2a54:	0c00      	lsrs	r0, r0, #16
    2a56:	b2c0      	uxtb	r0, r0
    2a58:	4b1d      	ldr	r3, [pc, #116]	; (2ad0 <usart_init+0x354>)
    2a5a:	4798      	blx	r3
    2a5c:	e7ee      	b.n	2a3c <usart_init+0x2c0>
		module->callback[i]            = NULL;
    2a5e:	2300      	movs	r3, #0
    2a60:	60eb      	str	r3, [r5, #12]
    2a62:	612b      	str	r3, [r5, #16]
    2a64:	616b      	str	r3, [r5, #20]
    2a66:	61ab      	str	r3, [r5, #24]
    2a68:	61eb      	str	r3, [r5, #28]
    2a6a:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    2a6c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    2a6e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2a70:	2200      	movs	r2, #0
    2a72:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2a74:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2a76:	3330      	adds	r3, #48	; 0x30
    2a78:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    2a7a:	3301      	adds	r3, #1
    2a7c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    2a7e:	3301      	adds	r3, #1
    2a80:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    2a82:	3301      	adds	r3, #1
    2a84:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2a86:	6828      	ldr	r0, [r5, #0]
    2a88:	4b07      	ldr	r3, [pc, #28]	; (2aa8 <usart_init+0x32c>)
    2a8a:	4798      	blx	r3
    2a8c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    2a8e:	4911      	ldr	r1, [pc, #68]	; (2ad4 <usart_init+0x358>)
    2a90:	4b11      	ldr	r3, [pc, #68]	; (2ad8 <usart_init+0x35c>)
    2a92:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2a94:	00a4      	lsls	r4, r4, #2
    2a96:	4b11      	ldr	r3, [pc, #68]	; (2adc <usart_init+0x360>)
    2a98:	50e5      	str	r5, [r4, r3]
	return status_code;
    2a9a:	2000      	movs	r0, #0
    2a9c:	e686      	b.n	27ac <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2a9e:	2310      	movs	r3, #16
    2aa0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2aa2:	2300      	movs	r3, #0
    2aa4:	9307      	str	r3, [sp, #28]
    2aa6:	e6ee      	b.n	2886 <usart_init+0x10a>
    2aa8:	000022a5 	.word	0x000022a5
    2aac:	40000400 	.word	0x40000400
    2ab0:	00003565 	.word	0x00003565
    2ab4:	000034f5 	.word	0x000034f5
    2ab8:	000020fd 	.word	0x000020fd
    2abc:	41002000 	.word	0x41002000
    2ac0:	00003589 	.word	0x00003589
    2ac4:	0000203f 	.word	0x0000203f
    2ac8:	00002069 	.word	0x00002069
    2acc:	00002149 	.word	0x00002149
    2ad0:	00003661 	.word	0x00003661
    2ad4:	00002c09 	.word	0x00002c09
    2ad8:	000022e1 	.word	0x000022e1
    2adc:	200010b8 	.word	0x200010b8

00002ae0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2ae0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2ae2:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    2ae4:	2a00      	cmp	r2, #0
    2ae6:	d101      	bne.n	2aec <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    2ae8:	0018      	movs	r0, r3
    2aea:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    2aec:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    2aee:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2af0:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    2af2:	2a00      	cmp	r2, #0
    2af4:	d1f8      	bne.n	2ae8 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2af6:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    2af8:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2afa:	2102      	movs	r1, #2
    2afc:	7e13      	ldrb	r3, [r2, #24]
    2afe:	420b      	tst	r3, r1
    2b00:	d0fc      	beq.n	2afc <usart_write_wait+0x1c>
	return STATUS_OK;
    2b02:	2300      	movs	r3, #0
    2b04:	e7f0      	b.n	2ae8 <usart_write_wait+0x8>

00002b06 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2b06:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2b08:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    2b0a:	2a00      	cmp	r2, #0
    2b0c:	d101      	bne.n	2b12 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    2b0e:	0018      	movs	r0, r3
    2b10:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2b12:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2b14:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2b16:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    2b18:	2a00      	cmp	r2, #0
    2b1a:	d1f8      	bne.n	2b0e <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2b1c:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2b1e:	7e10      	ldrb	r0, [r2, #24]
    2b20:	0740      	lsls	r0, r0, #29
    2b22:	d5f4      	bpl.n	2b0e <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2b24:	8b53      	ldrh	r3, [r2, #26]
    2b26:	b2db      	uxtb	r3, r3
	if (error_code) {
    2b28:	0698      	lsls	r0, r3, #26
    2b2a:	d01d      	beq.n	2b68 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2b2c:	0798      	lsls	r0, r3, #30
    2b2e:	d503      	bpl.n	2b38 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2b30:	2302      	movs	r3, #2
    2b32:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    2b34:	3318      	adds	r3, #24
    2b36:	e7ea      	b.n	2b0e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2b38:	0758      	lsls	r0, r3, #29
    2b3a:	d503      	bpl.n	2b44 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2b3c:	2304      	movs	r3, #4
    2b3e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2b40:	331a      	adds	r3, #26
    2b42:	e7e4      	b.n	2b0e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2b44:	07d8      	lsls	r0, r3, #31
    2b46:	d503      	bpl.n	2b50 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2b48:	2301      	movs	r3, #1
    2b4a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    2b4c:	3312      	adds	r3, #18
    2b4e:	e7de      	b.n	2b0e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2b50:	06d8      	lsls	r0, r3, #27
    2b52:	d503      	bpl.n	2b5c <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2b54:	2310      	movs	r3, #16
    2b56:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2b58:	3332      	adds	r3, #50	; 0x32
    2b5a:	e7d8      	b.n	2b0e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2b5c:	069b      	lsls	r3, r3, #26
    2b5e:	d503      	bpl.n	2b68 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2b60:	2320      	movs	r3, #32
    2b62:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    2b64:	3321      	adds	r3, #33	; 0x21
    2b66:	e7d2      	b.n	2b0e <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    2b68:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2b6a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    2b6c:	2300      	movs	r3, #0
    2b6e:	e7ce      	b.n	2b0e <usart_read_wait+0x8>

00002b70 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2b70:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b72:	46d6      	mov	lr, sl
    2b74:	b500      	push	{lr}
    2b76:	b084      	sub	sp, #16
    2b78:	0004      	movs	r4, r0
    2b7a:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2b7c:	2017      	movs	r0, #23
	if (length == 0) {
    2b7e:	2a00      	cmp	r2, #0
    2b80:	d103      	bne.n	2b8a <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    2b82:	b004      	add	sp, #16
    2b84:	bc04      	pop	{r2}
    2b86:	4692      	mov	sl, r2
    2b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    2b8a:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    2b8c:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    2b8e:	2b00      	cmp	r3, #0
    2b90:	d0f7      	beq.n	2b82 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2b92:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    2b94:	3a01      	subs	r2, #1
    2b96:	b293      	uxth	r3, r2
    2b98:	469a      	mov	sl, r3
    2b9a:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    2b9c:	2704      	movs	r7, #4
    2b9e:	e019      	b.n	2bd4 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    2ba0:	2300      	movs	r3, #0
    2ba2:	aa02      	add	r2, sp, #8
    2ba4:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    2ba6:	1d91      	adds	r1, r2, #6
    2ba8:	0020      	movs	r0, r4
    2baa:	4b15      	ldr	r3, [pc, #84]	; (2c00 <usart_read_buffer_wait+0x90>)
    2bac:	4798      	blx	r3
		if (retval != STATUS_OK) {
    2bae:	2800      	cmp	r0, #0
    2bb0:	d1e7      	bne.n	2b82 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    2bb2:	1c69      	adds	r1, r5, #1
    2bb4:	b289      	uxth	r1, r1
    2bb6:	ab02      	add	r3, sp, #8
    2bb8:	88db      	ldrh	r3, [r3, #6]
    2bba:	9a01      	ldr	r2, [sp, #4]
    2bbc:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2bbe:	7962      	ldrb	r2, [r4, #5]
    2bc0:	2a01      	cmp	r2, #1
    2bc2:	d014      	beq.n	2bee <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    2bc4:	000d      	movs	r5, r1
	while (length--) {
    2bc6:	4653      	mov	r3, sl
    2bc8:	3b01      	subs	r3, #1
    2bca:	b29b      	uxth	r3, r3
    2bcc:	469a      	mov	sl, r3
    2bce:	4b0d      	ldr	r3, [pc, #52]	; (2c04 <usart_read_buffer_wait+0x94>)
    2bd0:	459a      	cmp	sl, r3
    2bd2:	d0d6      	beq.n	2b82 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    2bd4:	7e33      	ldrb	r3, [r6, #24]
    2bd6:	423b      	tst	r3, r7
    2bd8:	d1e2      	bne.n	2ba0 <usart_read_buffer_wait+0x30>
    2bda:	4b0a      	ldr	r3, [pc, #40]	; (2c04 <usart_read_buffer_wait+0x94>)
    2bdc:	7e32      	ldrb	r2, [r6, #24]
    2bde:	423a      	tst	r2, r7
    2be0:	d1de      	bne.n	2ba0 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    2be2:	2b01      	cmp	r3, #1
    2be4:	d009      	beq.n	2bfa <usart_read_buffer_wait+0x8a>
    2be6:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    2be8:	2b00      	cmp	r3, #0
    2bea:	d1f7      	bne.n	2bdc <usart_read_buffer_wait+0x6c>
    2bec:	e7d8      	b.n	2ba0 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    2bee:	3502      	adds	r5, #2
    2bf0:	b2ad      	uxth	r5, r5
    2bf2:	0a1b      	lsrs	r3, r3, #8
    2bf4:	9a01      	ldr	r2, [sp, #4]
    2bf6:	5453      	strb	r3, [r2, r1]
    2bf8:	e7e5      	b.n	2bc6 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    2bfa:	2012      	movs	r0, #18
    2bfc:	e7c1      	b.n	2b82 <usart_read_buffer_wait+0x12>
    2bfe:	46c0      	nop			; (mov r8, r8)
    2c00:	00002b07 	.word	0x00002b07
    2c04:	0000ffff 	.word	0x0000ffff

00002c08 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2c0a:	0080      	lsls	r0, r0, #2
    2c0c:	4b62      	ldr	r3, [pc, #392]	; (2d98 <_usart_interrupt_handler+0x190>)
    2c0e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2c10:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2c12:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2c14:	2b00      	cmp	r3, #0
    2c16:	d1fc      	bne.n	2c12 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2c18:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2c1a:	7da6      	ldrb	r6, [r4, #22]
    2c1c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    2c1e:	2330      	movs	r3, #48	; 0x30
    2c20:	5ceb      	ldrb	r3, [r5, r3]
    2c22:	2231      	movs	r2, #49	; 0x31
    2c24:	5caf      	ldrb	r7, [r5, r2]
    2c26:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2c28:	07f3      	lsls	r3, r6, #31
    2c2a:	d522      	bpl.n	2c72 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2c2c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2c2e:	b29b      	uxth	r3, r3
    2c30:	2b00      	cmp	r3, #0
    2c32:	d01c      	beq.n	2c6e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2c34:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2c36:	7813      	ldrb	r3, [r2, #0]
    2c38:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2c3a:	1c51      	adds	r1, r2, #1
    2c3c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2c3e:	7969      	ldrb	r1, [r5, #5]
    2c40:	2901      	cmp	r1, #1
    2c42:	d00e      	beq.n	2c62 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2c44:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2c46:	05db      	lsls	r3, r3, #23
    2c48:	0ddb      	lsrs	r3, r3, #23
    2c4a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2c4c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2c4e:	3b01      	subs	r3, #1
    2c50:	b29b      	uxth	r3, r3
    2c52:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2c54:	2b00      	cmp	r3, #0
    2c56:	d10c      	bne.n	2c72 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2c58:	3301      	adds	r3, #1
    2c5a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2c5c:	3301      	adds	r3, #1
    2c5e:	75a3      	strb	r3, [r4, #22]
    2c60:	e007      	b.n	2c72 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2c62:	7851      	ldrb	r1, [r2, #1]
    2c64:	0209      	lsls	r1, r1, #8
    2c66:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    2c68:	3202      	adds	r2, #2
    2c6a:	62aa      	str	r2, [r5, #40]	; 0x28
    2c6c:	e7eb      	b.n	2c46 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2c6e:	2301      	movs	r3, #1
    2c70:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2c72:	07b3      	lsls	r3, r6, #30
    2c74:	d506      	bpl.n	2c84 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2c76:	2302      	movs	r3, #2
    2c78:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2c7a:	2200      	movs	r2, #0
    2c7c:	3331      	adds	r3, #49	; 0x31
    2c7e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2c80:	07fb      	lsls	r3, r7, #31
    2c82:	d41a      	bmi.n	2cba <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2c84:	0773      	lsls	r3, r6, #29
    2c86:	d565      	bpl.n	2d54 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    2c88:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2c8a:	b29b      	uxth	r3, r3
    2c8c:	2b00      	cmp	r3, #0
    2c8e:	d05f      	beq.n	2d50 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2c90:	8b63      	ldrh	r3, [r4, #26]
    2c92:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2c94:	071a      	lsls	r2, r3, #28
    2c96:	d414      	bmi.n	2cc2 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2c98:	223f      	movs	r2, #63	; 0x3f
    2c9a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2c9c:	2b00      	cmp	r3, #0
    2c9e:	d034      	beq.n	2d0a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2ca0:	079a      	lsls	r2, r3, #30
    2ca2:	d511      	bpl.n	2cc8 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2ca4:	221a      	movs	r2, #26
    2ca6:	2332      	movs	r3, #50	; 0x32
    2ca8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2caa:	3b30      	subs	r3, #48	; 0x30
    2cac:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2cae:	077b      	lsls	r3, r7, #29
    2cb0:	d550      	bpl.n	2d54 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2cb2:	0028      	movs	r0, r5
    2cb4:	696b      	ldr	r3, [r5, #20]
    2cb6:	4798      	blx	r3
    2cb8:	e04c      	b.n	2d54 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2cba:	0028      	movs	r0, r5
    2cbc:	68eb      	ldr	r3, [r5, #12]
    2cbe:	4798      	blx	r3
    2cc0:	e7e0      	b.n	2c84 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2cc2:	2237      	movs	r2, #55	; 0x37
    2cc4:	4013      	ands	r3, r2
    2cc6:	e7e9      	b.n	2c9c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2cc8:	075a      	lsls	r2, r3, #29
    2cca:	d505      	bpl.n	2cd8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2ccc:	221e      	movs	r2, #30
    2cce:	2332      	movs	r3, #50	; 0x32
    2cd0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2cd2:	3b2e      	subs	r3, #46	; 0x2e
    2cd4:	8363      	strh	r3, [r4, #26]
    2cd6:	e7ea      	b.n	2cae <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2cd8:	07da      	lsls	r2, r3, #31
    2cda:	d505      	bpl.n	2ce8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    2cdc:	2213      	movs	r2, #19
    2cde:	2332      	movs	r3, #50	; 0x32
    2ce0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2ce2:	3b31      	subs	r3, #49	; 0x31
    2ce4:	8363      	strh	r3, [r4, #26]
    2ce6:	e7e2      	b.n	2cae <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2ce8:	06da      	lsls	r2, r3, #27
    2cea:	d505      	bpl.n	2cf8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    2cec:	2242      	movs	r2, #66	; 0x42
    2cee:	2332      	movs	r3, #50	; 0x32
    2cf0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2cf2:	3b22      	subs	r3, #34	; 0x22
    2cf4:	8363      	strh	r3, [r4, #26]
    2cf6:	e7da      	b.n	2cae <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2cf8:	2220      	movs	r2, #32
    2cfa:	421a      	tst	r2, r3
    2cfc:	d0d7      	beq.n	2cae <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2cfe:	3221      	adds	r2, #33	; 0x21
    2d00:	2332      	movs	r3, #50	; 0x32
    2d02:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2d04:	3b12      	subs	r3, #18
    2d06:	8363      	strh	r3, [r4, #26]
    2d08:	e7d1      	b.n	2cae <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2d0a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2d0c:	05db      	lsls	r3, r3, #23
    2d0e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2d10:	b2da      	uxtb	r2, r3
    2d12:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2d14:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2d16:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2d18:	1c51      	adds	r1, r2, #1
    2d1a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2d1c:	7969      	ldrb	r1, [r5, #5]
    2d1e:	2901      	cmp	r1, #1
    2d20:	d010      	beq.n	2d44 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2d22:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2d24:	3b01      	subs	r3, #1
    2d26:	b29b      	uxth	r3, r3
    2d28:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2d2a:	2b00      	cmp	r3, #0
    2d2c:	d112      	bne.n	2d54 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2d2e:	3304      	adds	r3, #4
    2d30:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2d32:	2200      	movs	r2, #0
    2d34:	332e      	adds	r3, #46	; 0x2e
    2d36:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2d38:	07bb      	lsls	r3, r7, #30
    2d3a:	d50b      	bpl.n	2d54 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2d3c:	0028      	movs	r0, r5
    2d3e:	692b      	ldr	r3, [r5, #16]
    2d40:	4798      	blx	r3
    2d42:	e007      	b.n	2d54 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2d44:	0a1b      	lsrs	r3, r3, #8
    2d46:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2d48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2d4a:	3301      	adds	r3, #1
    2d4c:	626b      	str	r3, [r5, #36]	; 0x24
    2d4e:	e7e8      	b.n	2d22 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2d50:	2304      	movs	r3, #4
    2d52:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2d54:	06f3      	lsls	r3, r6, #27
    2d56:	d504      	bpl.n	2d62 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2d58:	2310      	movs	r3, #16
    2d5a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2d5c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2d5e:	06fb      	lsls	r3, r7, #27
    2d60:	d40e      	bmi.n	2d80 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2d62:	06b3      	lsls	r3, r6, #26
    2d64:	d504      	bpl.n	2d70 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2d66:	2320      	movs	r3, #32
    2d68:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2d6a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2d6c:	073b      	lsls	r3, r7, #28
    2d6e:	d40b      	bmi.n	2d88 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2d70:	0733      	lsls	r3, r6, #28
    2d72:	d504      	bpl.n	2d7e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2d74:	2308      	movs	r3, #8
    2d76:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2d78:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2d7a:	06bb      	lsls	r3, r7, #26
    2d7c:	d408      	bmi.n	2d90 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    2d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2d80:	0028      	movs	r0, r5
    2d82:	69eb      	ldr	r3, [r5, #28]
    2d84:	4798      	blx	r3
    2d86:	e7ec      	b.n	2d62 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2d88:	0028      	movs	r0, r5
    2d8a:	69ab      	ldr	r3, [r5, #24]
    2d8c:	4798      	blx	r3
    2d8e:	e7ef      	b.n	2d70 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2d90:	6a2b      	ldr	r3, [r5, #32]
    2d92:	0028      	movs	r0, r5
    2d94:	4798      	blx	r3
}
    2d96:	e7f2      	b.n	2d7e <_usart_interrupt_handler+0x176>
    2d98:	200010b8 	.word	0x200010b8

00002d9c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2d9c:	b510      	push	{r4, lr}
	switch (clock_source) {
    2d9e:	2808      	cmp	r0, #8
    2da0:	d803      	bhi.n	2daa <system_clock_source_get_hz+0xe>
    2da2:	0080      	lsls	r0, r0, #2
    2da4:	4b1c      	ldr	r3, [pc, #112]	; (2e18 <system_clock_source_get_hz+0x7c>)
    2da6:	581b      	ldr	r3, [r3, r0]
    2da8:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    2daa:	2000      	movs	r0, #0
    2dac:	e032      	b.n	2e14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    2dae:	4b1b      	ldr	r3, [pc, #108]	; (2e1c <system_clock_source_get_hz+0x80>)
    2db0:	6918      	ldr	r0, [r3, #16]
    2db2:	e02f      	b.n	2e14 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    2db4:	4b1a      	ldr	r3, [pc, #104]	; (2e20 <system_clock_source_get_hz+0x84>)
    2db6:	7d18      	ldrb	r0, [r3, #20]
    2db8:	0700      	lsls	r0, r0, #28
    2dba:	0f80      	lsrs	r0, r0, #30
    2dbc:	1c43      	adds	r3, r0, #1
    2dbe:	4819      	ldr	r0, [pc, #100]	; (2e24 <system_clock_source_get_hz+0x88>)
    2dc0:	4358      	muls	r0, r3
    2dc2:	e027      	b.n	2e14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2dc4:	4b15      	ldr	r3, [pc, #84]	; (2e1c <system_clock_source_get_hz+0x80>)
    2dc6:	6958      	ldr	r0, [r3, #20]
    2dc8:	e024      	b.n	2e14 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2dca:	4b14      	ldr	r3, [pc, #80]	; (2e1c <system_clock_source_get_hz+0x80>)
    2dcc:	681b      	ldr	r3, [r3, #0]
			return 0;
    2dce:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2dd0:	079b      	lsls	r3, r3, #30
    2dd2:	d51f      	bpl.n	2e14 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2dd4:	4912      	ldr	r1, [pc, #72]	; (2e20 <system_clock_source_get_hz+0x84>)
    2dd6:	2280      	movs	r2, #128	; 0x80
    2dd8:	0052      	lsls	r2, r2, #1
    2dda:	68cb      	ldr	r3, [r1, #12]
    2ddc:	4213      	tst	r3, r2
    2dde:	d0fc      	beq.n	2dda <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    2de0:	4b0e      	ldr	r3, [pc, #56]	; (2e1c <system_clock_source_get_hz+0x80>)
    2de2:	681b      	ldr	r3, [r3, #0]
    2de4:	075b      	lsls	r3, r3, #29
    2de6:	d401      	bmi.n	2dec <system_clock_source_get_hz+0x50>
		return 48000000UL;
    2de8:	480f      	ldr	r0, [pc, #60]	; (2e28 <system_clock_source_get_hz+0x8c>)
    2dea:	e013      	b.n	2e14 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2dec:	2000      	movs	r0, #0
    2dee:	4b0f      	ldr	r3, [pc, #60]	; (2e2c <system_clock_source_get_hz+0x90>)
    2df0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2df2:	4b0a      	ldr	r3, [pc, #40]	; (2e1c <system_clock_source_get_hz+0x80>)
    2df4:	689b      	ldr	r3, [r3, #8]
    2df6:	041b      	lsls	r3, r3, #16
    2df8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2dfa:	4358      	muls	r0, r3
    2dfc:	e00a      	b.n	2e14 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2dfe:	2328      	movs	r3, #40	; 0x28
    2e00:	4a07      	ldr	r2, [pc, #28]	; (2e20 <system_clock_source_get_hz+0x84>)
    2e02:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2e04:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2e06:	079b      	lsls	r3, r3, #30
    2e08:	d504      	bpl.n	2e14 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    2e0a:	4b04      	ldr	r3, [pc, #16]	; (2e1c <system_clock_source_get_hz+0x80>)
    2e0c:	68d8      	ldr	r0, [r3, #12]
    2e0e:	e001      	b.n	2e14 <system_clock_source_get_hz+0x78>
		return 32768UL;
    2e10:	2080      	movs	r0, #128	; 0x80
    2e12:	0200      	lsls	r0, r0, #8
	}
}
    2e14:	bd10      	pop	{r4, pc}
    2e16:	46c0      	nop			; (mov r8, r8)
    2e18:	0001c5cc 	.word	0x0001c5cc
    2e1c:	20000aa8 	.word	0x20000aa8
    2e20:	40000c00 	.word	0x40000c00
    2e24:	003d0900 	.word	0x003d0900
    2e28:	02dc6c00 	.word	0x02dc6c00
    2e2c:	00003589 	.word	0x00003589

00002e30 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    2e30:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    2e32:	4c0b      	ldr	r4, [pc, #44]	; (2e60 <system_clock_source_osc16m_set_config+0x30>)
    2e34:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    2e36:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2e38:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    2e3a:	7802      	ldrb	r2, [r0, #0]
    2e3c:	2103      	movs	r1, #3
    2e3e:	4011      	ands	r1, r2
    2e40:	0089      	lsls	r1, r1, #2
    2e42:	220c      	movs	r2, #12
    2e44:	4393      	bics	r3, r2
    2e46:	430b      	orrs	r3, r1
    2e48:	3a0b      	subs	r2, #11
    2e4a:	4032      	ands	r2, r6
    2e4c:	0192      	lsls	r2, r2, #6
    2e4e:	2140      	movs	r1, #64	; 0x40
    2e50:	438b      	bics	r3, r1
    2e52:	4313      	orrs	r3, r2
    2e54:	01ed      	lsls	r5, r5, #7
    2e56:	227f      	movs	r2, #127	; 0x7f
    2e58:	4013      	ands	r3, r2
    2e5a:	432b      	orrs	r3, r5
    2e5c:	7523      	strb	r3, [r4, #20]
}
    2e5e:	bd70      	pop	{r4, r5, r6, pc}
    2e60:	40000c00 	.word	0x40000c00

00002e64 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e66:	46d6      	mov	lr, sl
    2e68:	464f      	mov	r7, r9
    2e6a:	4646      	mov	r6, r8
    2e6c:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    2e6e:	4b20      	ldr	r3, [pc, #128]	; (2ef0 <system_clock_source_xosc32k_set_config+0x8c>)
    2e70:	469a      	mov	sl, r3
    2e72:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2e74:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2e76:	7801      	ldrb	r1, [r0, #0]
    2e78:	424c      	negs	r4, r1
    2e7a:	414c      	adcs	r4, r1
    2e7c:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    2e7e:	7881      	ldrb	r1, [r0, #2]
    2e80:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2e82:	78c1      	ldrb	r1, [r0, #3]
    2e84:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    2e86:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2e88:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    2e8a:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2e8c:	6840      	ldr	r0, [r0, #4]
    2e8e:	4919      	ldr	r1, [pc, #100]	; (2ef4 <system_clock_source_xosc32k_set_config+0x90>)
    2e90:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    2e92:	2101      	movs	r1, #1
    2e94:	4648      	mov	r0, r9
    2e96:	0080      	lsls	r0, r0, #2
    2e98:	2204      	movs	r2, #4
    2e9a:	4393      	bics	r3, r2
    2e9c:	4303      	orrs	r3, r0
    2e9e:	4640      	mov	r0, r8
    2ea0:	4008      	ands	r0, r1
    2ea2:	00c0      	lsls	r0, r0, #3
    2ea4:	3204      	adds	r2, #4
    2ea6:	4393      	bics	r3, r2
    2ea8:	4303      	orrs	r3, r0
    2eaa:	4660      	mov	r0, ip
    2eac:	4008      	ands	r0, r1
    2eae:	0100      	lsls	r0, r0, #4
    2eb0:	3208      	adds	r2, #8
    2eb2:	4393      	bics	r3, r2
    2eb4:	4303      	orrs	r3, r0
    2eb6:	400f      	ands	r7, r1
    2eb8:	01bf      	lsls	r7, r7, #6
    2eba:	2040      	movs	r0, #64	; 0x40
    2ebc:	4383      	bics	r3, r0
    2ebe:	433b      	orrs	r3, r7
    2ec0:	400e      	ands	r6, r1
    2ec2:	01f6      	lsls	r6, r6, #7
    2ec4:	3040      	adds	r0, #64	; 0x40
    2ec6:	4383      	bics	r3, r0
    2ec8:	4333      	orrs	r3, r6
    2eca:	3879      	subs	r0, #121	; 0x79
    2ecc:	4005      	ands	r5, r0
    2ece:	022d      	lsls	r5, r5, #8
    2ed0:	4809      	ldr	r0, [pc, #36]	; (2ef8 <system_clock_source_xosc32k_set_config+0x94>)
    2ed2:	4003      	ands	r3, r0
    2ed4:	432b      	orrs	r3, r5
    2ed6:	4021      	ands	r1, r4
    2ed8:	0309      	lsls	r1, r1, #12
    2eda:	4808      	ldr	r0, [pc, #32]	; (2efc <system_clock_source_xosc32k_set_config+0x98>)
    2edc:	4003      	ands	r3, r0
    2ede:	430b      	orrs	r3, r1
    2ee0:	4652      	mov	r2, sl
    2ee2:	6153      	str	r3, [r2, #20]
}
    2ee4:	bc1c      	pop	{r2, r3, r4}
    2ee6:	4690      	mov	r8, r2
    2ee8:	4699      	mov	r9, r3
    2eea:	46a2      	mov	sl, r4
    2eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2eee:	46c0      	nop			; (mov r8, r8)
    2ef0:	40001000 	.word	0x40001000
    2ef4:	20000aa8 	.word	0x20000aa8
    2ef8:	fffff8ff 	.word	0xfffff8ff
    2efc:	ffffefff 	.word	0xffffefff

00002f00 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2f00:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2f02:	7a83      	ldrb	r3, [r0, #10]
    2f04:	069b      	lsls	r3, r3, #26
    2f06:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    2f08:	8982      	ldrh	r2, [r0, #12]
    2f0a:	0592      	lsls	r2, r2, #22
    2f0c:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2f0e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2f10:	491a      	ldr	r1, [pc, #104]	; (2f7c <system_clock_source_dfll_set_config+0x7c>)
    2f12:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2f14:	7a03      	ldrb	r3, [r0, #8]
    2f16:	7a42      	ldrb	r2, [r0, #9]
    2f18:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2f1a:	8882      	ldrh	r2, [r0, #4]
    2f1c:	88c4      	ldrh	r4, [r0, #6]
    2f1e:	4322      	orrs	r2, r4
    2f20:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2f22:	7842      	ldrb	r2, [r0, #1]
    2f24:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2f26:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    2f28:	7882      	ldrb	r2, [r0, #2]
    2f2a:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2f2c:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2f2e:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2f30:	7803      	ldrb	r3, [r0, #0]
    2f32:	2b04      	cmp	r3, #4
    2f34:	d011      	beq.n	2f5a <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2f36:	2b20      	cmp	r3, #32
    2f38:	d10e      	bne.n	2f58 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2f3a:	7b83      	ldrb	r3, [r0, #14]
    2f3c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2f3e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2f40:	4313      	orrs	r3, r2
    2f42:	8a02      	ldrh	r2, [r0, #16]
    2f44:	0412      	lsls	r2, r2, #16
    2f46:	490e      	ldr	r1, [pc, #56]	; (2f80 <system_clock_source_dfll_set_config+0x80>)
    2f48:	400a      	ands	r2, r1
    2f4a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2f4c:	4a0b      	ldr	r2, [pc, #44]	; (2f7c <system_clock_source_dfll_set_config+0x7c>)
    2f4e:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2f50:	6811      	ldr	r1, [r2, #0]
    2f52:	4b0c      	ldr	r3, [pc, #48]	; (2f84 <system_clock_source_dfll_set_config+0x84>)
    2f54:	430b      	orrs	r3, r1
    2f56:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    2f58:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2f5a:	7b83      	ldrb	r3, [r0, #14]
    2f5c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2f5e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2f60:	4313      	orrs	r3, r2
    2f62:	8a02      	ldrh	r2, [r0, #16]
    2f64:	0412      	lsls	r2, r2, #16
    2f66:	4906      	ldr	r1, [pc, #24]	; (2f80 <system_clock_source_dfll_set_config+0x80>)
    2f68:	400a      	ands	r2, r1
    2f6a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2f6c:	4a03      	ldr	r2, [pc, #12]	; (2f7c <system_clock_source_dfll_set_config+0x7c>)
    2f6e:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2f70:	6813      	ldr	r3, [r2, #0]
    2f72:	2104      	movs	r1, #4
    2f74:	430b      	orrs	r3, r1
    2f76:	6013      	str	r3, [r2, #0]
    2f78:	e7ee      	b.n	2f58 <system_clock_source_dfll_set_config+0x58>
    2f7a:	46c0      	nop			; (mov r8, r8)
    2f7c:	20000aa8 	.word	0x20000aa8
    2f80:	03ff0000 	.word	0x03ff0000
    2f84:	00000424 	.word	0x00000424

00002f88 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2f88:	2808      	cmp	r0, #8
    2f8a:	d803      	bhi.n	2f94 <system_clock_source_enable+0xc>
    2f8c:	0080      	lsls	r0, r0, #2
    2f8e:	4b29      	ldr	r3, [pc, #164]	; (3034 <system_clock_source_enable+0xac>)
    2f90:	581b      	ldr	r3, [r3, r0]
    2f92:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2f94:	2017      	movs	r0, #23
    2f96:	e04b      	b.n	3030 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    2f98:	4a27      	ldr	r2, [pc, #156]	; (3038 <system_clock_source_enable+0xb0>)
    2f9a:	7d13      	ldrb	r3, [r2, #20]
    2f9c:	2102      	movs	r1, #2
    2f9e:	430b      	orrs	r3, r1
    2fa0:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    2fa2:	2000      	movs	r0, #0
    2fa4:	e044      	b.n	3030 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    2fa6:	4a25      	ldr	r2, [pc, #148]	; (303c <system_clock_source_enable+0xb4>)
    2fa8:	6993      	ldr	r3, [r2, #24]
    2faa:	2102      	movs	r1, #2
    2fac:	430b      	orrs	r3, r1
    2fae:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2fb0:	2000      	movs	r0, #0
		break;
    2fb2:	e03d      	b.n	3030 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    2fb4:	4a20      	ldr	r2, [pc, #128]	; (3038 <system_clock_source_enable+0xb0>)
    2fb6:	8a13      	ldrh	r3, [r2, #16]
    2fb8:	2102      	movs	r1, #2
    2fba:	430b      	orrs	r3, r1
    2fbc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2fbe:	2000      	movs	r0, #0
		break;
    2fc0:	e036      	b.n	3030 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    2fc2:	4a1e      	ldr	r2, [pc, #120]	; (303c <system_clock_source_enable+0xb4>)
    2fc4:	6953      	ldr	r3, [r2, #20]
    2fc6:	2102      	movs	r1, #2
    2fc8:	430b      	orrs	r3, r1
    2fca:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2fcc:	2000      	movs	r0, #0
		break;
    2fce:	e02f      	b.n	3030 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    2fd0:	491b      	ldr	r1, [pc, #108]	; (3040 <system_clock_source_enable+0xb8>)
    2fd2:	680b      	ldr	r3, [r1, #0]
    2fd4:	2202      	movs	r2, #2
    2fd6:	4313      	orrs	r3, r2
    2fd8:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    2fda:	4b17      	ldr	r3, [pc, #92]	; (3038 <system_clock_source_enable+0xb0>)
    2fdc:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2fde:	0019      	movs	r1, r3
    2fe0:	32fe      	adds	r2, #254	; 0xfe
    2fe2:	68cb      	ldr	r3, [r1, #12]
    2fe4:	4213      	tst	r3, r2
    2fe6:	d0fc      	beq.n	2fe2 <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2fe8:	4a15      	ldr	r2, [pc, #84]	; (3040 <system_clock_source_enable+0xb8>)
    2fea:	6891      	ldr	r1, [r2, #8]
    2fec:	4b12      	ldr	r3, [pc, #72]	; (3038 <system_clock_source_enable+0xb0>)
    2fee:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2ff0:	6852      	ldr	r2, [r2, #4]
    2ff2:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    2ff4:	2200      	movs	r2, #0
    2ff6:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2ff8:	0019      	movs	r1, r3
    2ffa:	3201      	adds	r2, #1
    2ffc:	32ff      	adds	r2, #255	; 0xff
    2ffe:	68cb      	ldr	r3, [r1, #12]
    3000:	4213      	tst	r3, r2
    3002:	d0fc      	beq.n	2ffe <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3004:	4b0e      	ldr	r3, [pc, #56]	; (3040 <system_clock_source_enable+0xb8>)
    3006:	681b      	ldr	r3, [r3, #0]
    3008:	b29b      	uxth	r3, r3
    300a:	4a0b      	ldr	r2, [pc, #44]	; (3038 <system_clock_source_enable+0xb0>)
    300c:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    300e:	2000      	movs	r0, #0
    3010:	e00e      	b.n	3030 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    3012:	4909      	ldr	r1, [pc, #36]	; (3038 <system_clock_source_enable+0xb0>)
    3014:	2228      	movs	r2, #40	; 0x28
    3016:	5c8b      	ldrb	r3, [r1, r2]
    3018:	2002      	movs	r0, #2
    301a:	4303      	orrs	r3, r0
    301c:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    301e:	0008      	movs	r0, r1
    3020:	2138      	movs	r1, #56	; 0x38
    3022:	3a26      	subs	r2, #38	; 0x26
    3024:	5c43      	ldrb	r3, [r0, r1]
    3026:	4213      	tst	r3, r2
    3028:	d1fc      	bne.n	3024 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    302a:	2000      	movs	r0, #0
    302c:	e000      	b.n	3030 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    302e:	2000      	movs	r0, #0
}
    3030:	4770      	bx	lr
    3032:	46c0      	nop			; (mov r8, r8)
    3034:	0001c5f0 	.word	0x0001c5f0
    3038:	40000c00 	.word	0x40000c00
    303c:	40001000 	.word	0x40001000
    3040:	20000aa8 	.word	0x20000aa8

00003044 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3044:	2808      	cmp	r0, #8
    3046:	d832      	bhi.n	30ae <system_clock_source_disable+0x6a>
    3048:	0080      	lsls	r0, r0, #2
    304a:	4b1a      	ldr	r3, [pc, #104]	; (30b4 <system_clock_source_disable+0x70>)
    304c:	581b      	ldr	r3, [r3, r0]
    304e:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    3050:	4a19      	ldr	r2, [pc, #100]	; (30b8 <system_clock_source_disable+0x74>)
    3052:	7d13      	ldrb	r3, [r2, #20]
    3054:	2102      	movs	r1, #2
    3056:	438b      	bics	r3, r1
    3058:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    305a:	2000      	movs	r0, #0
}
    305c:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    305e:	4a17      	ldr	r2, [pc, #92]	; (30bc <system_clock_source_disable+0x78>)
    3060:	6993      	ldr	r3, [r2, #24]
    3062:	2102      	movs	r1, #2
    3064:	438b      	bics	r3, r1
    3066:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    3068:	2000      	movs	r0, #0
		break;
    306a:	e7f7      	b.n	305c <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    306c:	4a12      	ldr	r2, [pc, #72]	; (30b8 <system_clock_source_disable+0x74>)
    306e:	8a13      	ldrh	r3, [r2, #16]
    3070:	2102      	movs	r1, #2
    3072:	438b      	bics	r3, r1
    3074:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    3076:	2000      	movs	r0, #0
		break;
    3078:	e7f0      	b.n	305c <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    307a:	4a10      	ldr	r2, [pc, #64]	; (30bc <system_clock_source_disable+0x78>)
    307c:	6953      	ldr	r3, [r2, #20]
    307e:	2102      	movs	r1, #2
    3080:	438b      	bics	r3, r1
    3082:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    3084:	2000      	movs	r0, #0
		break;
    3086:	e7e9      	b.n	305c <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    3088:	4b0d      	ldr	r3, [pc, #52]	; (30c0 <system_clock_source_disable+0x7c>)
    308a:	681a      	ldr	r2, [r3, #0]
    308c:	2102      	movs	r1, #2
    308e:	438a      	bics	r2, r1
    3090:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3092:	681b      	ldr	r3, [r3, #0]
    3094:	b29b      	uxth	r3, r3
    3096:	4a08      	ldr	r2, [pc, #32]	; (30b8 <system_clock_source_disable+0x74>)
    3098:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    309a:	2000      	movs	r0, #0
		break;
    309c:	e7de      	b.n	305c <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    309e:	4906      	ldr	r1, [pc, #24]	; (30b8 <system_clock_source_disable+0x74>)
    30a0:	2228      	movs	r2, #40	; 0x28
    30a2:	5c8b      	ldrb	r3, [r1, r2]
    30a4:	2002      	movs	r0, #2
    30a6:	4383      	bics	r3, r0
    30a8:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    30aa:	2000      	movs	r0, #0
		break;
    30ac:	e7d6      	b.n	305c <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    30ae:	2017      	movs	r0, #23
    30b0:	e7d4      	b.n	305c <system_clock_source_disable+0x18>
    30b2:	46c0      	nop			; (mov r8, r8)
    30b4:	0001c614 	.word	0x0001c614
    30b8:	40000c00 	.word	0x40000c00
    30bc:	40001000 	.word	0x40001000
    30c0:	20000aa8 	.word	0x20000aa8

000030c4 <system_clock_source_is_ready>:
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
	uint32_t mask = 0;

	switch (clock_source) {
    30c4:	2808      	cmp	r0, #8
    30c6:	d803      	bhi.n	30d0 <system_clock_source_is_ready+0xc>
    30c8:	0080      	lsls	r0, r0, #2
    30ca:	4b18      	ldr	r3, [pc, #96]	; (312c <system_clock_source_is_ready+0x68>)
    30cc:	581b      	ldr	r3, [r3, r0]
    30ce:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;

	default:
		return false;
    30d0:	2000      	movs	r0, #0
    30d2:	e02a      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    30d4:	4b16      	ldr	r3, [pc, #88]	; (3130 <system_clock_source_is_ready+0x6c>)
    30d6:	68d8      	ldr	r0, [r3, #12]
    30d8:	06c0      	lsls	r0, r0, #27
    30da:	0fc0      	lsrs	r0, r0, #31
    30dc:	e025      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    30de:	4b15      	ldr	r3, [pc, #84]	; (3134 <system_clock_source_is_ready+0x70>)
    30e0:	68d8      	ldr	r0, [r3, #12]
    30e2:	0780      	lsls	r0, r0, #30
    30e4:	0fc0      	lsrs	r0, r0, #31
    30e6:	e020      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    30e8:	4b11      	ldr	r3, [pc, #68]	; (3130 <system_clock_source_is_ready+0x6c>)
    30ea:	68db      	ldr	r3, [r3, #12]
    30ec:	2001      	movs	r0, #1
    30ee:	4018      	ands	r0, r3
    30f0:	e01b      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    30f2:	4b10      	ldr	r3, [pc, #64]	; (3134 <system_clock_source_is_ready+0x70>)
    30f4:	68db      	ldr	r3, [r3, #12]
    30f6:	2001      	movs	r0, #1
    30f8:	4018      	ands	r0, r3
    30fa:	e016      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    30fc:	4b0c      	ldr	r3, [pc, #48]	; (3130 <system_clock_source_is_ready+0x6c>)
    30fe:	68d8      	ldr	r0, [r3, #12]
    3100:	23d0      	movs	r3, #208	; 0xd0
    3102:	011b      	lsls	r3, r3, #4
    3104:	4018      	ands	r0, r3
    3106:	4b0c      	ldr	r3, [pc, #48]	; (3138 <system_clock_source_is_ready+0x74>)
    3108:	469c      	mov	ip, r3
    310a:	4460      	add	r0, ip
    310c:	4243      	negs	r3, r0
    310e:	4158      	adcs	r0, r3
    3110:	b2c0      	uxtb	r0, r0
    3112:	e00a      	b.n	312a <system_clock_source_is_ready+0x66>
		return ((OSCCTRL->DPLLSTATUS.reg &
    3114:	233c      	movs	r3, #60	; 0x3c
    3116:	4a06      	ldr	r2, [pc, #24]	; (3130 <system_clock_source_is_ready+0x6c>)
    3118:	5cd0      	ldrb	r0, [r2, r3]
				(OSCCTRL_DPLLSTATUS_CLKRDY | OSCCTRL_DPLLSTATUS_LOCK)) ==
    311a:	3b39      	subs	r3, #57	; 0x39
    311c:	4018      	ands	r0, r3
    311e:	3803      	subs	r0, #3
    3120:	4243      	negs	r3, r0
    3122:	4158      	adcs	r0, r3
    3124:	b2c0      	uxtb	r0, r0
    3126:	e000      	b.n	312a <system_clock_source_is_ready+0x66>
		return true;
    3128:	2001      	movs	r0, #1
	}
}
    312a:	4770      	bx	lr
    312c:	0001c638 	.word	0x0001c638
    3130:	40000c00 	.word	0x40000c00
    3134:	40001000 	.word	0x40001000
    3138:	fffff300 	.word	0xfffff300

0000313c <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    313c:	b5f0      	push	{r4, r5, r6, r7, lr}
    313e:	46ce      	mov	lr, r9
    3140:	4647      	mov	r7, r8
    3142:	b580      	push	{r7, lr}
    3144:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    3146:	2280      	movs	r2, #128	; 0x80
    3148:	0052      	lsls	r2, r2, #1
    314a:	4b78      	ldr	r3, [pc, #480]	; (332c <system_clock_init+0x1f0>)
    314c:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    314e:	3afd      	subs	r2, #253	; 0xfd
    3150:	4b77      	ldr	r3, [pc, #476]	; (3330 <system_clock_init+0x1f4>)
    3152:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    3154:	4a77      	ldr	r2, [pc, #476]	; (3334 <system_clock_init+0x1f8>)
    3156:	6853      	ldr	r3, [r2, #4]
    3158:	211e      	movs	r1, #30
    315a:	438b      	bics	r3, r1
    315c:	391a      	subs	r1, #26
    315e:	430b      	orrs	r3, r1
    3160:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    3162:	2380      	movs	r3, #128	; 0x80
    3164:	05db      	lsls	r3, r3, #23
    3166:	789b      	ldrb	r3, [r3, #2]
    3168:	2b02      	cmp	r3, #2
    316a:	d00f      	beq.n	318c <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    316c:	2380      	movs	r3, #128	; 0x80
    316e:	05db      	lsls	r3, r3, #23
    3170:	789b      	ldrb	r3, [r3, #2]
    3172:	b25b      	sxtb	r3, r3
    3174:	2b00      	cmp	r3, #0
    3176:	db09      	blt.n	318c <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    3178:	2380      	movs	r3, #128	; 0x80
    317a:	05db      	lsls	r3, r3, #23
    317c:	2201      	movs	r2, #1
    317e:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    3180:	3201      	adds	r2, #1
    3182:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    3184:	001a      	movs	r2, r3
    3186:	7993      	ldrb	r3, [r2, #6]
    3188:	2b00      	cmp	r3, #0
    318a:	d0fc      	beq.n	3186 <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    318c:	a809      	add	r0, sp, #36	; 0x24
    318e:	2300      	movs	r3, #0
    3190:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    3192:	2280      	movs	r2, #128	; 0x80
    3194:	0212      	lsls	r2, r2, #8
    3196:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    3198:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    319a:	2201      	movs	r2, #1
    319c:	70c2      	strb	r2, [r0, #3]
	config->write_once          = false;
    319e:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    31a0:	2104      	movs	r1, #4
    31a2:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    31a4:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    31a6:	7202      	strb	r2, [r0, #8]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    31a8:	4b63      	ldr	r3, [pc, #396]	; (3338 <system_clock_init+0x1fc>)
    31aa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    31ac:	2005      	movs	r0, #5
    31ae:	4b63      	ldr	r3, [pc, #396]	; (333c <system_clock_init+0x200>)
    31b0:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    31b2:	4963      	ldr	r1, [pc, #396]	; (3340 <system_clock_init+0x204>)
    31b4:	2201      	movs	r2, #1
    31b6:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    31b8:	421a      	tst	r2, r3
    31ba:	d0fc      	beq.n	31b6 <system_clock_init+0x7a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    31bc:	4a60      	ldr	r2, [pc, #384]	; (3340 <system_clock_init+0x204>)
    31be:	6953      	ldr	r3, [r2, #20]
    31c0:	2180      	movs	r1, #128	; 0x80
    31c2:	430b      	orrs	r3, r1
    31c4:	6153      	str	r3, [r2, #20]
	config->division_factor    = 1;
    31c6:	a901      	add	r1, sp, #4
    31c8:	2501      	movs	r5, #1
    31ca:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    31cc:	2400      	movs	r4, #0
    31ce:	704c      	strb	r4, [r1, #1]
	config->run_in_standby     = false;
    31d0:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    31d2:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    31d4:	2303      	movs	r3, #3
    31d6:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    31d8:	2000      	movs	r0, #0
    31da:	4b5a      	ldr	r3, [pc, #360]	; (3344 <system_clock_init+0x208>)
    31dc:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    31de:	2006      	movs	r0, #6
    31e0:	4b59      	ldr	r3, [pc, #356]	; (3348 <system_clock_init+0x20c>)
    31e2:	4798      	blx	r3
	config->run_in_standby  = false;
    31e4:	466b      	mov	r3, sp
    31e6:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    31e8:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    31ea:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    31ec:	4668      	mov	r0, sp
    31ee:	4b57      	ldr	r3, [pc, #348]	; (334c <system_clock_init+0x210>)
    31f0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    31f2:	2006      	movs	r0, #6
    31f4:	4b51      	ldr	r3, [pc, #324]	; (333c <system_clock_init+0x200>)
    31f6:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    31f8:	494c      	ldr	r1, [pc, #304]	; (332c <system_clock_init+0x1f0>)
    31fa:	2210      	movs	r2, #16
    31fc:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    31fe:	421a      	tst	r2, r3
    3200:	d0fc      	beq.n	31fc <system_clock_init+0xc0>
	config->division_factor    = 1;
    3202:	a901      	add	r1, sp, #4
    3204:	2301      	movs	r3, #1
    3206:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    3208:	2400      	movs	r4, #0
    320a:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    320c:	3305      	adds	r3, #5
    320e:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    3210:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    3212:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    3214:	2000      	movs	r0, #0
    3216:	4b4b      	ldr	r3, [pc, #300]	; (3344 <system_clock_init+0x208>)
    3218:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    321a:	ab04      	add	r3, sp, #16
    321c:	2200      	movs	r2, #0
    321e:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    3220:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    3222:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    3224:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    3226:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    3228:	213f      	movs	r1, #63	; 0x3f
    322a:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    322c:	393b      	subs	r1, #59	; 0x3b
    322e:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    3230:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    3232:	4b47      	ldr	r3, [pc, #284]	; (3350 <system_clock_init+0x214>)
    3234:	681b      	ldr	r3, [r3, #0]
    3236:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    3238:	2b3f      	cmp	r3, #63	; 0x3f
    323a:	d100      	bne.n	323e <system_clock_init+0x102>
    323c:	e074      	b.n	3328 <system_clock_init+0x1ec>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    323e:	a804      	add	r0, sp, #16
    3240:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    3242:	23b7      	movs	r3, #183	; 0xb7
    3244:	00db      	lsls	r3, r3, #3
    3246:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    3248:	2307      	movs	r3, #7
    324a:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    324c:	3338      	adds	r3, #56	; 0x38
    324e:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    3250:	4b40      	ldr	r3, [pc, #256]	; (3354 <system_clock_init+0x218>)
    3252:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3254:	4b40      	ldr	r3, [pc, #256]	; (3358 <system_clock_init+0x21c>)
    3256:	4798      	blx	r3
	config->division_factor    = 1;
    3258:	ac01      	add	r4, sp, #4
    325a:	2601      	movs	r6, #1
    325c:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    325e:	2500      	movs	r5, #0
    3260:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    3262:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    3264:	2305      	movs	r3, #5
    3266:	4699      	mov	r9, r3
    3268:	7023      	strb	r3, [r4, #0]
    326a:	7226      	strb	r6, [r4, #8]
    326c:	0021      	movs	r1, r4
    326e:	2001      	movs	r0, #1
    3270:	4b34      	ldr	r3, [pc, #208]	; (3344 <system_clock_init+0x208>)
    3272:	4698      	mov	r8, r3
    3274:	4798      	blx	r3
    3276:	2001      	movs	r0, #1
    3278:	4f38      	ldr	r7, [pc, #224]	; (335c <system_clock_init+0x220>)
    327a:	47b8      	blx	r7
	config->high_when_disabled = false;
    327c:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    327e:	2306      	movs	r3, #6
    3280:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    3282:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3284:	7265      	strb	r5, [r4, #9]
    3286:	464b      	mov	r3, r9
    3288:	6063      	str	r3, [r4, #4]
    328a:	0021      	movs	r1, r4
    328c:	2002      	movs	r0, #2
    328e:	47c0      	blx	r8
    3290:	2002      	movs	r0, #2
    3292:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    3294:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    3296:	0021      	movs	r1, r4
    3298:	2000      	movs	r0, #0
    329a:	4b31      	ldr	r3, [pc, #196]	; (3360 <system_clock_init+0x224>)
    329c:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    329e:	2000      	movs	r0, #0
    32a0:	4b30      	ldr	r3, [pc, #192]	; (3364 <system_clock_init+0x228>)
    32a2:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    32a4:	2007      	movs	r0, #7
    32a6:	4b25      	ldr	r3, [pc, #148]	; (333c <system_clock_init+0x200>)
    32a8:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    32aa:	4920      	ldr	r1, [pc, #128]	; (332c <system_clock_init+0x1f0>)
    32ac:	22d0      	movs	r2, #208	; 0xd0
    32ae:	0112      	lsls	r2, r2, #4
    32b0:	68cb      	ldr	r3, [r1, #12]
    32b2:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    32b4:	4293      	cmp	r3, r2
    32b6:	d1fb      	bne.n	32b0 <system_clock_init+0x174>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    32b8:	4c2b      	ldr	r4, [pc, #172]	; (3368 <system_clock_init+0x22c>)
    32ba:	2301      	movs	r3, #1
    32bc:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    32be:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    32c0:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    32c2:	a901      	add	r1, sp, #4
    32c4:	2300      	movs	r3, #0
    32c6:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    32c8:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    32ca:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    32cc:	3307      	adds	r3, #7
    32ce:	700b      	strb	r3, [r1, #0]
    32d0:	3b01      	subs	r3, #1
    32d2:	604b      	str	r3, [r1, #4]
    32d4:	2000      	movs	r0, #0
    32d6:	4b1b      	ldr	r3, [pc, #108]	; (3344 <system_clock_init+0x208>)
    32d8:	4798      	blx	r3
    32da:	2000      	movs	r0, #0
    32dc:	4b1f      	ldr	r3, [pc, #124]	; (335c <system_clock_init+0x220>)
    32de:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    32e0:	2000      	movs	r0, #0
    32e2:	4b22      	ldr	r3, [pc, #136]	; (336c <system_clock_init+0x230>)
    32e4:	4798      	blx	r3
    32e6:	7921      	ldrb	r1, [r4, #4]
    32e8:	b2c9      	uxtb	r1, r1
    32ea:	4b21      	ldr	r3, [pc, #132]	; (3370 <system_clock_init+0x234>)
    32ec:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    32ee:	4b21      	ldr	r3, [pc, #132]	; (3374 <system_clock_init+0x238>)
    32f0:	4298      	cmp	r0, r3
    32f2:	d814      	bhi.n	331e <system_clock_init+0x1e2>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    32f4:	2380      	movs	r3, #128	; 0x80
    32f6:	05db      	lsls	r3, r3, #23
    32f8:	789b      	ldrb	r3, [r3, #2]
    32fa:	2b00      	cmp	r3, #0
    32fc:	d00f      	beq.n	331e <system_clock_init+0x1e2>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    32fe:	2380      	movs	r3, #128	; 0x80
    3300:	05db      	lsls	r3, r3, #23
    3302:	789b      	ldrb	r3, [r3, #2]
    3304:	b25b      	sxtb	r3, r3
    3306:	2b00      	cmp	r3, #0
    3308:	db09      	blt.n	331e <system_clock_init+0x1e2>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    330a:	2380      	movs	r3, #128	; 0x80
    330c:	05db      	lsls	r3, r3, #23
    330e:	2201      	movs	r2, #1
    3310:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    3312:	2200      	movs	r2, #0
    3314:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    3316:	001a      	movs	r2, r3
    3318:	7993      	ldrb	r3, [r2, #6]
    331a:	2b00      	cmp	r3, #0
    331c:	d0fc      	beq.n	3318 <system_clock_init+0x1dc>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    331e:	b00d      	add	sp, #52	; 0x34
    3320:	bc0c      	pop	{r2, r3}
    3322:	4690      	mov	r8, r2
    3324:	4699      	mov	r9, r3
    3326:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    3328:	3b20      	subs	r3, #32
    332a:	e788      	b.n	323e <system_clock_init+0x102>
    332c:	40000c00 	.word	0x40000c00
    3330:	40001400 	.word	0x40001400
    3334:	41004000 	.word	0x41004000
    3338:	00002e65 	.word	0x00002e65
    333c:	00002f89 	.word	0x00002f89
    3340:	40001000 	.word	0x40001000
    3344:	0000339d 	.word	0x0000339d
    3348:	00003045 	.word	0x00003045
    334c:	00002e31 	.word	0x00002e31
    3350:	00806020 	.word	0x00806020
    3354:	00002f01 	.word	0x00002f01
    3358:	00003379 	.word	0x00003379
    335c:	00003449 	.word	0x00003449
    3360:	00003565 	.word	0x00003565
    3364:	000034f5 	.word	0x000034f5
    3368:	40000400 	.word	0x40000400
    336c:	00003489 	.word	0x00003489
    3370:	00012425 	.word	0x00012425
    3374:	00b71b00 	.word	0x00b71b00

00003378 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    3378:	4a06      	ldr	r2, [pc, #24]	; (3394 <system_gclk_init+0x1c>)
    337a:	6953      	ldr	r3, [r2, #20]
    337c:	2140      	movs	r1, #64	; 0x40
    337e:	430b      	orrs	r3, r1
    3380:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    3382:	2201      	movs	r2, #1
    3384:	4b04      	ldr	r3, [pc, #16]	; (3398 <system_gclk_init+0x20>)
    3386:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    3388:	0019      	movs	r1, r3
    338a:	780b      	ldrb	r3, [r1, #0]
    338c:	4213      	tst	r3, r2
    338e:	d1fc      	bne.n	338a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3390:	4770      	bx	lr
    3392:	46c0      	nop			; (mov r8, r8)
    3394:	40000400 	.word	0x40000400
    3398:	40001800 	.word	0x40001800

0000339c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    339c:	b570      	push	{r4, r5, r6, lr}
    339e:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    33a0:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    33a2:	784b      	ldrb	r3, [r1, #1]
    33a4:	2b00      	cmp	r3, #0
    33a6:	d002      	beq.n	33ae <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    33a8:	2380      	movs	r3, #128	; 0x80
    33aa:	00db      	lsls	r3, r3, #3
    33ac:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    33ae:	7a4b      	ldrb	r3, [r1, #9]
    33b0:	2b00      	cmp	r3, #0
    33b2:	d002      	beq.n	33ba <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    33b4:	2380      	movs	r3, #128	; 0x80
    33b6:	011b      	lsls	r3, r3, #4
    33b8:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    33ba:	6848      	ldr	r0, [r1, #4]
    33bc:	2801      	cmp	r0, #1
    33be:	d90f      	bls.n	33e0 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    33c0:	1e43      	subs	r3, r0, #1
    33c2:	4218      	tst	r0, r3
    33c4:	d131      	bne.n	342a <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    33c6:	2802      	cmp	r0, #2
    33c8:	d92d      	bls.n	3426 <system_gclk_gen_set_config+0x8a>
    33ca:	2302      	movs	r3, #2
    33cc:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    33ce:	3201      	adds	r2, #1
						mask <<= 1) {
    33d0:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    33d2:	4298      	cmp	r0, r3
    33d4:	d8fb      	bhi.n	33ce <system_gclk_gen_set_config+0x32>
    33d6:	2380      	movs	r3, #128	; 0x80
    33d8:	015b      	lsls	r3, r3, #5
    33da:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    33dc:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    33de:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    33e0:	7a0b      	ldrb	r3, [r1, #8]
    33e2:	2b00      	cmp	r3, #0
    33e4:	d002      	beq.n	33ec <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    33e6:	2380      	movs	r3, #128	; 0x80
    33e8:	019b      	lsls	r3, r3, #6
    33ea:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    33ec:	2604      	movs	r6, #4
    33ee:	40a6      	lsls	r6, r4
    33f0:	4911      	ldr	r1, [pc, #68]	; (3438 <system_gclk_gen_set_config+0x9c>)
    33f2:	4a12      	ldr	r2, [pc, #72]	; (343c <system_gclk_gen_set_config+0xa0>)
    33f4:	684b      	ldr	r3, [r1, #4]
    33f6:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    33f8:	421e      	tst	r6, r3
    33fa:	d1fb      	bne.n	33f4 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    33fc:	4b10      	ldr	r3, [pc, #64]	; (3440 <system_gclk_gen_set_config+0xa4>)
    33fe:	4798      	blx	r3
    3400:	00a4      	lsls	r4, r4, #2
    3402:	4b0d      	ldr	r3, [pc, #52]	; (3438 <system_gclk_gen_set_config+0x9c>)
    3404:	469c      	mov	ip, r3
    3406:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    3408:	6a22      	ldr	r2, [r4, #32]
    340a:	2380      	movs	r3, #128	; 0x80
    340c:	005b      	lsls	r3, r3, #1
    340e:	401a      	ands	r2, r3
    3410:	432a      	orrs	r2, r5
    3412:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    3414:	4661      	mov	r1, ip
    3416:	4a09      	ldr	r2, [pc, #36]	; (343c <system_gclk_gen_set_config+0xa0>)
    3418:	684b      	ldr	r3, [r1, #4]
    341a:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    341c:	421e      	tst	r6, r3
    341e:	d1fb      	bne.n	3418 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    3420:	4b08      	ldr	r3, [pc, #32]	; (3444 <system_gclk_gen_set_config+0xa8>)
    3422:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    3424:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    3426:	2200      	movs	r2, #0
    3428:	e7d5      	b.n	33d6 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    342a:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    342c:	2380      	movs	r3, #128	; 0x80
    342e:	009b      	lsls	r3, r3, #2
    3430:	4318      	orrs	r0, r3
    3432:	4305      	orrs	r5, r0
    3434:	e7d4      	b.n	33e0 <system_gclk_gen_set_config+0x44>
    3436:	46c0      	nop			; (mov r8, r8)
    3438:	40001800 	.word	0x40001800
    343c:	000007fc 	.word	0x000007fc
    3440:	00000e59 	.word	0x00000e59
    3444:	00000e99 	.word	0x00000e99

00003448 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3448:	b510      	push	{r4, lr}
    344a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    344c:	2204      	movs	r2, #4
    344e:	4082      	lsls	r2, r0
    3450:	4809      	ldr	r0, [pc, #36]	; (3478 <system_gclk_gen_enable+0x30>)
    3452:	490a      	ldr	r1, [pc, #40]	; (347c <system_gclk_gen_enable+0x34>)
    3454:	6843      	ldr	r3, [r0, #4]
    3456:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3458:	421a      	tst	r2, r3
    345a:	d1fb      	bne.n	3454 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    345c:	4b08      	ldr	r3, [pc, #32]	; (3480 <system_gclk_gen_enable+0x38>)
    345e:	4798      	blx	r3
    3460:	00a4      	lsls	r4, r4, #2
    3462:	4b05      	ldr	r3, [pc, #20]	; (3478 <system_gclk_gen_enable+0x30>)
    3464:	469c      	mov	ip, r3
    3466:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3468:	6a22      	ldr	r2, [r4, #32]
    346a:	2380      	movs	r3, #128	; 0x80
    346c:	005b      	lsls	r3, r3, #1
    346e:	4313      	orrs	r3, r2
    3470:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    3472:	4b04      	ldr	r3, [pc, #16]	; (3484 <system_gclk_gen_enable+0x3c>)
    3474:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3476:	bd10      	pop	{r4, pc}
    3478:	40001800 	.word	0x40001800
    347c:	000007fc 	.word	0x000007fc
    3480:	00000e59 	.word	0x00000e59
    3484:	00000e99 	.word	0x00000e99

00003488 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    348a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    348c:	2204      	movs	r2, #4
    348e:	4082      	lsls	r2, r0
    3490:	4812      	ldr	r0, [pc, #72]	; (34dc <system_gclk_gen_get_hz+0x54>)
    3492:	4913      	ldr	r1, [pc, #76]	; (34e0 <system_gclk_gen_get_hz+0x58>)
    3494:	6843      	ldr	r3, [r0, #4]
    3496:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3498:	421a      	tst	r2, r3
    349a:	d1fb      	bne.n	3494 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    349c:	4b11      	ldr	r3, [pc, #68]	; (34e4 <system_gclk_gen_get_hz+0x5c>)
    349e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    34a0:	4f0e      	ldr	r7, [pc, #56]	; (34dc <system_gclk_gen_get_hz+0x54>)
    34a2:	3408      	adds	r4, #8
    34a4:	00a4      	lsls	r4, r4, #2
    34a6:	59e0      	ldr	r0, [r4, r7]
    34a8:	0700      	lsls	r0, r0, #28
    34aa:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    34ac:	4b0e      	ldr	r3, [pc, #56]	; (34e8 <system_gclk_gen_get_hz+0x60>)
    34ae:	4798      	blx	r3
    34b0:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    34b2:	59e5      	ldr	r5, [r4, r7]
    34b4:	04ed      	lsls	r5, r5, #19
    34b6:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    34b8:	59e4      	ldr	r4, [r4, r7]
    34ba:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    34bc:	4b0b      	ldr	r3, [pc, #44]	; (34ec <system_gclk_gen_get_hz+0x64>)
    34be:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    34c0:	2d00      	cmp	r5, #0
    34c2:	d107      	bne.n	34d4 <system_gclk_gen_get_hz+0x4c>
    34c4:	2c01      	cmp	r4, #1
    34c6:	d907      	bls.n	34d8 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    34c8:	0021      	movs	r1, r4
    34ca:	0030      	movs	r0, r6
    34cc:	4b08      	ldr	r3, [pc, #32]	; (34f0 <system_gclk_gen_get_hz+0x68>)
    34ce:	4798      	blx	r3
    34d0:	0006      	movs	r6, r0
    34d2:	e001      	b.n	34d8 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    34d4:	3401      	adds	r4, #1
    34d6:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    34d8:	0030      	movs	r0, r6
    34da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34dc:	40001800 	.word	0x40001800
    34e0:	000007fc 	.word	0x000007fc
    34e4:	00000e59 	.word	0x00000e59
    34e8:	00002d9d 	.word	0x00002d9d
    34ec:	00000e99 	.word	0x00000e99
    34f0:	00012425 	.word	0x00012425

000034f4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    34f4:	b510      	push	{r4, lr}
    34f6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    34f8:	4b09      	ldr	r3, [pc, #36]	; (3520 <system_gclk_chan_enable+0x2c>)
    34fa:	4798      	blx	r3
    34fc:	00a0      	lsls	r0, r4, #2
    34fe:	4b09      	ldr	r3, [pc, #36]	; (3524 <system_gclk_chan_enable+0x30>)
    3500:	469c      	mov	ip, r3
    3502:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    3504:	2280      	movs	r2, #128	; 0x80
    3506:	5883      	ldr	r3, [r0, r2]
    3508:	2140      	movs	r1, #64	; 0x40
    350a:	430b      	orrs	r3, r1
    350c:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    350e:	3140      	adds	r1, #64	; 0x40
    3510:	3a40      	subs	r2, #64	; 0x40
    3512:	5843      	ldr	r3, [r0, r1]
    3514:	421a      	tst	r2, r3
    3516:	d0fc      	beq.n	3512 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    3518:	4b03      	ldr	r3, [pc, #12]	; (3528 <system_gclk_chan_enable+0x34>)
    351a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    351c:	bd10      	pop	{r4, pc}
    351e:	46c0      	nop			; (mov r8, r8)
    3520:	00000e59 	.word	0x00000e59
    3524:	40001800 	.word	0x40001800
    3528:	00000e99 	.word	0x00000e99

0000352c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    352c:	b510      	push	{r4, lr}
    352e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    3530:	4b09      	ldr	r3, [pc, #36]	; (3558 <system_gclk_chan_disable+0x2c>)
    3532:	4798      	blx	r3
    3534:	00a0      	lsls	r0, r4, #2
    3536:	4b09      	ldr	r3, [pc, #36]	; (355c <system_gclk_chan_disable+0x30>)
    3538:	469c      	mov	ip, r3
    353a:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    353c:	2280      	movs	r2, #128	; 0x80
    353e:	5883      	ldr	r3, [r0, r2]
    3540:	2140      	movs	r1, #64	; 0x40
    3542:	438b      	bics	r3, r1
    3544:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    3546:	3140      	adds	r1, #64	; 0x40
    3548:	3a40      	subs	r2, #64	; 0x40
    354a:	5843      	ldr	r3, [r0, r1]
    354c:	421a      	tst	r2, r3
    354e:	d1fc      	bne.n	354a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    3550:	4b03      	ldr	r3, [pc, #12]	; (3560 <system_gclk_chan_disable+0x34>)
    3552:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    3554:	bd10      	pop	{r4, pc}
    3556:	46c0      	nop			; (mov r8, r8)
    3558:	00000e59 	.word	0x00000e59
    355c:	40001800 	.word	0x40001800
    3560:	00000e99 	.word	0x00000e99

00003564 <system_gclk_chan_set_config>:
{
    3564:	b570      	push	{r4, r5, r6, lr}
    3566:	0004      	movs	r4, r0
    3568:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    356a:	4b05      	ldr	r3, [pc, #20]	; (3580 <system_gclk_chan_set_config+0x1c>)
    356c:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    356e:	782a      	ldrb	r2, [r5, #0]
    3570:	230f      	movs	r3, #15
    3572:	4013      	ands	r3, r2
    3574:	3420      	adds	r4, #32
    3576:	00a4      	lsls	r4, r4, #2
    3578:	4a02      	ldr	r2, [pc, #8]	; (3584 <system_gclk_chan_set_config+0x20>)
    357a:	50a3      	str	r3, [r4, r2]
}
    357c:	bd70      	pop	{r4, r5, r6, pc}
    357e:	46c0      	nop			; (mov r8, r8)
    3580:	0000352d 	.word	0x0000352d
    3584:	40001800 	.word	0x40001800

00003588 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3588:	b510      	push	{r4, lr}
    358a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    358c:	4b06      	ldr	r3, [pc, #24]	; (35a8 <system_gclk_chan_get_hz+0x20>)
    358e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3590:	3420      	adds	r4, #32
    3592:	00a4      	lsls	r4, r4, #2
    3594:	4b05      	ldr	r3, [pc, #20]	; (35ac <system_gclk_chan_get_hz+0x24>)
    3596:	58e4      	ldr	r4, [r4, r3]
    3598:	0724      	lsls	r4, r4, #28
    359a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    359c:	4b04      	ldr	r3, [pc, #16]	; (35b0 <system_gclk_chan_get_hz+0x28>)
    359e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    35a0:	0020      	movs	r0, r4
    35a2:	4b04      	ldr	r3, [pc, #16]	; (35b4 <system_gclk_chan_get_hz+0x2c>)
    35a4:	4798      	blx	r3
}
    35a6:	bd10      	pop	{r4, pc}
    35a8:	00000e59 	.word	0x00000e59
    35ac:	40001800 	.word	0x40001800
    35b0:	00000e99 	.word	0x00000e99
    35b4:	00003489 	.word	0x00003489

000035b8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    35b8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    35ba:	78d3      	ldrb	r3, [r2, #3]
    35bc:	2b00      	cmp	r3, #0
    35be:	d135      	bne.n	362c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    35c0:	7813      	ldrb	r3, [r2, #0]
    35c2:	2b80      	cmp	r3, #128	; 0x80
    35c4:	d029      	beq.n	361a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    35c6:	061b      	lsls	r3, r3, #24
    35c8:	2480      	movs	r4, #128	; 0x80
    35ca:	0264      	lsls	r4, r4, #9
    35cc:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    35ce:	7854      	ldrb	r4, [r2, #1]
    35d0:	2502      	movs	r5, #2
    35d2:	43ac      	bics	r4, r5
    35d4:	d106      	bne.n	35e4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    35d6:	7894      	ldrb	r4, [r2, #2]
    35d8:	2c00      	cmp	r4, #0
    35da:	d120      	bne.n	361e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    35dc:	2480      	movs	r4, #128	; 0x80
    35de:	02a4      	lsls	r4, r4, #10
    35e0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    35e2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    35e4:	7854      	ldrb	r4, [r2, #1]
    35e6:	3c01      	subs	r4, #1
    35e8:	2c01      	cmp	r4, #1
    35ea:	d91c      	bls.n	3626 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    35ec:	040d      	lsls	r5, r1, #16
    35ee:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    35f0:	24a0      	movs	r4, #160	; 0xa0
    35f2:	05e4      	lsls	r4, r4, #23
    35f4:	432c      	orrs	r4, r5
    35f6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    35f8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    35fa:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    35fc:	24d0      	movs	r4, #208	; 0xd0
    35fe:	0624      	lsls	r4, r4, #24
    3600:	432c      	orrs	r4, r5
    3602:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3604:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3606:	78d4      	ldrb	r4, [r2, #3]
    3608:	2c00      	cmp	r4, #0
    360a:	d122      	bne.n	3652 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    360c:	035b      	lsls	r3, r3, #13
    360e:	d51c      	bpl.n	364a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3610:	7893      	ldrb	r3, [r2, #2]
    3612:	2b01      	cmp	r3, #1
    3614:	d01e      	beq.n	3654 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    3616:	6141      	str	r1, [r0, #20]
    3618:	e017      	b.n	364a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    361a:	2300      	movs	r3, #0
    361c:	e7d7      	b.n	35ce <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    361e:	24c0      	movs	r4, #192	; 0xc0
    3620:	02e4      	lsls	r4, r4, #11
    3622:	4323      	orrs	r3, r4
    3624:	e7dd      	b.n	35e2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3626:	4c0d      	ldr	r4, [pc, #52]	; (365c <_system_pinmux_config+0xa4>)
    3628:	4023      	ands	r3, r4
    362a:	e7df      	b.n	35ec <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    362c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    362e:	040c      	lsls	r4, r1, #16
    3630:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3632:	23a0      	movs	r3, #160	; 0xa0
    3634:	05db      	lsls	r3, r3, #23
    3636:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3638:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    363a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    363c:	23d0      	movs	r3, #208	; 0xd0
    363e:	061b      	lsls	r3, r3, #24
    3640:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3642:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    3644:	78d3      	ldrb	r3, [r2, #3]
    3646:	2b00      	cmp	r3, #0
    3648:	d103      	bne.n	3652 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    364a:	7853      	ldrb	r3, [r2, #1]
    364c:	3b01      	subs	r3, #1
    364e:	2b01      	cmp	r3, #1
    3650:	d902      	bls.n	3658 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    3652:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    3654:	6181      	str	r1, [r0, #24]
    3656:	e7f8      	b.n	364a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    3658:	6081      	str	r1, [r0, #8]
}
    365a:	e7fa      	b.n	3652 <_system_pinmux_config+0x9a>
    365c:	fffbffff 	.word	0xfffbffff

00003660 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3660:	b510      	push	{r4, lr}
    3662:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    3664:	09c1      	lsrs	r1, r0, #7
		return NULL;
    3666:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3668:	2900      	cmp	r1, #0
    366a:	d104      	bne.n	3676 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    366c:	0943      	lsrs	r3, r0, #5
    366e:	01db      	lsls	r3, r3, #7
    3670:	4905      	ldr	r1, [pc, #20]	; (3688 <system_pinmux_pin_set_config+0x28>)
    3672:	468c      	mov	ip, r1
    3674:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3676:	241f      	movs	r4, #31
    3678:	4020      	ands	r0, r4
    367a:	2101      	movs	r1, #1
    367c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    367e:	0018      	movs	r0, r3
    3680:	4b02      	ldr	r3, [pc, #8]	; (368c <system_pinmux_pin_set_config+0x2c>)
    3682:	4798      	blx	r3
}
    3684:	bd10      	pop	{r4, pc}
    3686:	46c0      	nop			; (mov r8, r8)
    3688:	40002800 	.word	0x40002800
    368c:	000035b9 	.word	0x000035b9

00003690 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3690:	4770      	bx	lr
	...

00003694 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3694:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3696:	4b05      	ldr	r3, [pc, #20]	; (36ac <system_init+0x18>)
    3698:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    369a:	4b05      	ldr	r3, [pc, #20]	; (36b0 <system_init+0x1c>)
    369c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    369e:	4b05      	ldr	r3, [pc, #20]	; (36b4 <system_init+0x20>)
    36a0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    36a2:	4b05      	ldr	r3, [pc, #20]	; (36b8 <system_init+0x24>)
    36a4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    36a6:	4b05      	ldr	r3, [pc, #20]	; (36bc <system_init+0x28>)
    36a8:	4798      	blx	r3
}
    36aa:	bd10      	pop	{r4, pc}
    36ac:	0000313d 	.word	0x0000313d
    36b0:	00000ec9 	.word	0x00000ec9
    36b4:	0000030d 	.word	0x0000030d
    36b8:	000016ad 	.word	0x000016ad
    36bc:	00003691 	.word	0x00003691

000036c0 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    36c0:	1c93      	adds	r3, r2, #2
    36c2:	009b      	lsls	r3, r3, #2
    36c4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    36c6:	2a02      	cmp	r2, #2
    36c8:	d009      	beq.n	36de <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    36ca:	2a03      	cmp	r2, #3
    36cc:	d00c      	beq.n	36e8 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    36ce:	2301      	movs	r3, #1
    36d0:	4093      	lsls	r3, r2
    36d2:	001a      	movs	r2, r3
    36d4:	7e03      	ldrb	r3, [r0, #24]
    36d6:	4313      	orrs	r3, r2
    36d8:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    36da:	2000      	movs	r0, #0
    36dc:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    36de:	7e03      	ldrb	r3, [r0, #24]
    36e0:	2210      	movs	r2, #16
    36e2:	4313      	orrs	r3, r2
    36e4:	7603      	strb	r3, [r0, #24]
    36e6:	e7f8      	b.n	36da <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    36e8:	7e03      	ldrb	r3, [r0, #24]
    36ea:	2220      	movs	r2, #32
    36ec:	4313      	orrs	r3, r2
    36ee:	7603      	strb	r3, [r0, #24]
    36f0:	e7f3      	b.n	36da <tc_register_callback+0x1a>
	...

000036f4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    36f4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    36f6:	0080      	lsls	r0, r0, #2
    36f8:	4b16      	ldr	r3, [pc, #88]	; (3754 <_tc_interrupt_handler+0x60>)
    36fa:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    36fc:	6823      	ldr	r3, [r4, #0]
    36fe:	7a9d      	ldrb	r5, [r3, #10]
    3700:	7e22      	ldrb	r2, [r4, #24]
    3702:	7e63      	ldrb	r3, [r4, #25]
    3704:	4013      	ands	r3, r2
    3706:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3708:	07eb      	lsls	r3, r5, #31
    370a:	d406      	bmi.n	371a <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    370c:	07ab      	lsls	r3, r5, #30
    370e:	d40b      	bmi.n	3728 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    3710:	06eb      	lsls	r3, r5, #27
    3712:	d410      	bmi.n	3736 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    3714:	06ab      	lsls	r3, r5, #26
    3716:	d415      	bmi.n	3744 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    3718:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    371a:	0020      	movs	r0, r4
    371c:	68a3      	ldr	r3, [r4, #8]
    371e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3720:	2301      	movs	r3, #1
    3722:	6822      	ldr	r2, [r4, #0]
    3724:	7293      	strb	r3, [r2, #10]
    3726:	e7f1      	b.n	370c <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    3728:	0020      	movs	r0, r4
    372a:	68e3      	ldr	r3, [r4, #12]
    372c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    372e:	2302      	movs	r3, #2
    3730:	6822      	ldr	r2, [r4, #0]
    3732:	7293      	strb	r3, [r2, #10]
    3734:	e7ec      	b.n	3710 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    3736:	0020      	movs	r0, r4
    3738:	6923      	ldr	r3, [r4, #16]
    373a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    373c:	2310      	movs	r3, #16
    373e:	6822      	ldr	r2, [r4, #0]
    3740:	7293      	strb	r3, [r2, #10]
    3742:	e7e7      	b.n	3714 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    3744:	0020      	movs	r0, r4
    3746:	6963      	ldr	r3, [r4, #20]
    3748:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    374a:	6823      	ldr	r3, [r4, #0]
    374c:	2220      	movs	r2, #32
    374e:	729a      	strb	r2, [r3, #10]
}
    3750:	e7e2      	b.n	3718 <_tc_interrupt_handler+0x24>
    3752:	46c0      	nop			; (mov r8, r8)
    3754:	200010d0 	.word	0x200010d0

00003758 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3758:	b510      	push	{r4, lr}
    375a:	2000      	movs	r0, #0
    375c:	4b01      	ldr	r3, [pc, #4]	; (3764 <TC0_Handler+0xc>)
    375e:	4798      	blx	r3
    3760:	bd10      	pop	{r4, pc}
    3762:	46c0      	nop			; (mov r8, r8)
    3764:	000036f5 	.word	0x000036f5

00003768 <TC1_Handler>:
    3768:	b510      	push	{r4, lr}
    376a:	2001      	movs	r0, #1
    376c:	4b01      	ldr	r3, [pc, #4]	; (3774 <TC1_Handler+0xc>)
    376e:	4798      	blx	r3
    3770:	bd10      	pop	{r4, pc}
    3772:	46c0      	nop			; (mov r8, r8)
    3774:	000036f5 	.word	0x000036f5

00003778 <TC2_Handler>:
    3778:	b510      	push	{r4, lr}
    377a:	2002      	movs	r0, #2
    377c:	4b01      	ldr	r3, [pc, #4]	; (3784 <TC2_Handler+0xc>)
    377e:	4798      	blx	r3
    3780:	bd10      	pop	{r4, pc}
    3782:	46c0      	nop			; (mov r8, r8)
    3784:	000036f5 	.word	0x000036f5

00003788 <TC3_Handler>:
    3788:	b510      	push	{r4, lr}
    378a:	2003      	movs	r0, #3
    378c:	4b01      	ldr	r3, [pc, #4]	; (3794 <TC3_Handler+0xc>)
    378e:	4798      	blx	r3
    3790:	bd10      	pop	{r4, pc}
    3792:	46c0      	nop			; (mov r8, r8)
    3794:	000036f5 	.word	0x000036f5

00003798 <TC4_Handler>:
    3798:	b510      	push	{r4, lr}
    379a:	2004      	movs	r0, #4
    379c:	4b01      	ldr	r3, [pc, #4]	; (37a4 <TC4_Handler+0xc>)
    379e:	4798      	blx	r3
    37a0:	bd10      	pop	{r4, pc}
    37a2:	46c0      	nop			; (mov r8, r8)
    37a4:	000036f5 	.word	0x000036f5

000037a8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    37a8:	b530      	push	{r4, r5, lr}
    37aa:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    37ac:	a901      	add	r1, sp, #4
    37ae:	4b0c      	ldr	r3, [pc, #48]	; (37e0 <_tc_get_inst_index+0x38>)
    37b0:	000a      	movs	r2, r1
    37b2:	cb32      	ldmia	r3!, {r1, r4, r5}
    37b4:	c232      	stmia	r2!, {r1, r4, r5}
    37b6:	cb12      	ldmia	r3!, {r1, r4}
    37b8:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    37ba:	9b01      	ldr	r3, [sp, #4]
    37bc:	4298      	cmp	r0, r3
    37be:	d00b      	beq.n	37d8 <_tc_get_inst_index+0x30>
    37c0:	2301      	movs	r3, #1
    37c2:	a901      	add	r1, sp, #4
    37c4:	009a      	lsls	r2, r3, #2
    37c6:	5852      	ldr	r2, [r2, r1]
    37c8:	4282      	cmp	r2, r0
    37ca:	d006      	beq.n	37da <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    37cc:	3301      	adds	r3, #1
    37ce:	2b05      	cmp	r3, #5
    37d0:	d1f8      	bne.n	37c4 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    37d2:	2000      	movs	r0, #0
}
    37d4:	b007      	add	sp, #28
    37d6:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    37d8:	2300      	movs	r3, #0
			return i;
    37da:	b2d8      	uxtb	r0, r3
    37dc:	e7fa      	b.n	37d4 <_tc_get_inst_index+0x2c>
    37de:	46c0      	nop			; (mov r8, r8)
    37e0:	0001c684 	.word	0x0001c684

000037e4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    37e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    37e6:	46c6      	mov	lr, r8
    37e8:	b500      	push	{lr}
    37ea:	b08e      	sub	sp, #56	; 0x38
    37ec:	0004      	movs	r4, r0
    37ee:	000d      	movs	r5, r1
    37f0:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    37f2:	0008      	movs	r0, r1
    37f4:	4bae      	ldr	r3, [pc, #696]	; (3ab0 <tc_init+0x2cc>)
    37f6:	4798      	blx	r3
    37f8:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    37fa:	ab0c      	add	r3, sp, #48	; 0x30
    37fc:	221b      	movs	r2, #27
    37fe:	701a      	strb	r2, [r3, #0]
    3800:	705a      	strb	r2, [r3, #1]
    3802:	3201      	adds	r2, #1
    3804:	709a      	strb	r2, [r3, #2]
    3806:	70da      	strb	r2, [r3, #3]
    3808:	3201      	adds	r2, #1
    380a:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    380c:	a902      	add	r1, sp, #8
    380e:	4ba9      	ldr	r3, [pc, #676]	; (3ab4 <tc_init+0x2d0>)
    3810:	3314      	adds	r3, #20
    3812:	000a      	movs	r2, r1
    3814:	cb83      	ldmia	r3!, {r0, r1, r7}
    3816:	c283      	stmia	r2!, {r0, r1, r7}
    3818:	cb83      	ldmia	r3!, {r0, r1, r7}
    381a:	c283      	stmia	r2!, {r0, r1, r7}
    381c:	cb83      	ldmia	r3!, {r0, r1, r7}
    381e:	c283      	stmia	r2!, {r0, r1, r7}
    3820:	681b      	ldr	r3, [r3, #0]
    3822:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    3824:	2300      	movs	r3, #0
    3826:	60a3      	str	r3, [r4, #8]
    3828:	60e3      	str	r3, [r4, #12]
    382a:	6123      	str	r3, [r4, #16]
    382c:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    382e:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3830:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3832:	4643      	mov	r3, r8
    3834:	009a      	lsls	r2, r3, #2
    3836:	4ba0      	ldr	r3, [pc, #640]	; (3ab8 <tc_init+0x2d4>)
    3838:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    383a:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    383c:	2334      	movs	r3, #52	; 0x34
    383e:	5cf3      	ldrb	r3, [r6, r3]
    3840:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3842:	78f3      	ldrb	r3, [r6, #3]
    3844:	2b08      	cmp	r3, #8
    3846:	d008      	beq.n	385a <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3848:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    384a:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    384c:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    384e:	07db      	lsls	r3, r3, #31
    3850:	d508      	bpl.n	3864 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3852:	b00e      	add	sp, #56	; 0x38
    3854:	bc04      	pop	{r2}
    3856:	4690      	mov	r8, r2
    3858:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    385a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    385c:	4642      	mov	r2, r8
    385e:	07d2      	lsls	r2, r2, #31
    3860:	d4f7      	bmi.n	3852 <tc_init+0x6e>
    3862:	e7f1      	b.n	3848 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3864:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    3866:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3868:	079b      	lsls	r3, r3, #30
    386a:	d4f2      	bmi.n	3852 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    386c:	682b      	ldr	r3, [r5, #0]
    386e:	079b      	lsls	r3, r3, #30
    3870:	d4ef      	bmi.n	3852 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    3872:	7c33      	ldrb	r3, [r6, #16]
    3874:	2b00      	cmp	r3, #0
    3876:	d112      	bne.n	389e <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    3878:	7f33      	ldrb	r3, [r6, #28]
    387a:	2b00      	cmp	r3, #0
    387c:	d11b      	bne.n	38b6 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    387e:	4643      	mov	r3, r8
    3880:	005a      	lsls	r2, r3, #1
    3882:	a902      	add	r1, sp, #8
    3884:	1c53      	adds	r3, r2, #1
    3886:	009b      	lsls	r3, r3, #2
    3888:	5858      	ldr	r0, [r3, r1]
    388a:	4643      	mov	r3, r8
    388c:	00db      	lsls	r3, r3, #3
    388e:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    3890:	b2d9      	uxtb	r1, r3
    3892:	2904      	cmp	r1, #4
    3894:	d823      	bhi.n	38de <tc_init+0xfa>
    3896:	008b      	lsls	r3, r1, #2
    3898:	4988      	ldr	r1, [pc, #544]	; (3abc <tc_init+0x2d8>)
    389a:	58cb      	ldr	r3, [r1, r3]
    389c:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    389e:	a901      	add	r1, sp, #4
    38a0:	2301      	movs	r3, #1
    38a2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    38a4:	2200      	movs	r2, #0
    38a6:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    38a8:	7e32      	ldrb	r2, [r6, #24]
    38aa:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    38ac:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    38ae:	7d30      	ldrb	r0, [r6, #20]
    38b0:	4b83      	ldr	r3, [pc, #524]	; (3ac0 <tc_init+0x2dc>)
    38b2:	4798      	blx	r3
    38b4:	e7e0      	b.n	3878 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    38b6:	a901      	add	r1, sp, #4
    38b8:	2301      	movs	r3, #1
    38ba:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    38bc:	2200      	movs	r2, #0
    38be:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    38c0:	3224      	adds	r2, #36	; 0x24
    38c2:	18b2      	adds	r2, r6, r2
    38c4:	7812      	ldrb	r2, [r2, #0]
    38c6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    38c8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    38ca:	331f      	adds	r3, #31
    38cc:	18f3      	adds	r3, r6, r3
    38ce:	7818      	ldrb	r0, [r3, #0]
    38d0:	4b7b      	ldr	r3, [pc, #492]	; (3ac0 <tc_init+0x2dc>)
    38d2:	4798      	blx	r3
    38d4:	e7d3      	b.n	387e <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    38d6:	497b      	ldr	r1, [pc, #492]	; (3ac4 <tc_init+0x2e0>)
    38d8:	694b      	ldr	r3, [r1, #20]
    38da:	4318      	orrs	r0, r3
    38dc:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    38de:	78f3      	ldrb	r3, [r6, #3]
    38e0:	2b08      	cmp	r3, #8
    38e2:	d100      	bne.n	38e6 <tc_init+0x102>
    38e4:	e086      	b.n	39f4 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    38e6:	7833      	ldrb	r3, [r6, #0]
    38e8:	466a      	mov	r2, sp
    38ea:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    38ec:	ab0c      	add	r3, sp, #48	; 0x30
    38ee:	4642      	mov	r2, r8
    38f0:	5c9f      	ldrb	r7, [r3, r2]
    38f2:	4669      	mov	r1, sp
    38f4:	0038      	movs	r0, r7
    38f6:	4b74      	ldr	r3, [pc, #464]	; (3ac8 <tc_init+0x2e4>)
    38f8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    38fa:	0038      	movs	r0, r7
    38fc:	4b73      	ldr	r3, [pc, #460]	; (3acc <tc_init+0x2e8>)
    38fe:	4798      	blx	r3
			(uint32_t)config->counter_size |
    3900:	78f3      	ldrb	r3, [r6, #3]
    3902:	79f2      	ldrb	r2, [r6, #7]
    3904:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    3906:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    3908:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    390a:	7a72      	ldrb	r2, [r6, #9]
    390c:	2a00      	cmp	r2, #0
    390e:	d002      	beq.n	3916 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    3910:	2280      	movs	r2, #128	; 0x80
    3912:	0252      	lsls	r2, r2, #9
    3914:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    3916:	7ab2      	ldrb	r2, [r6, #10]
    3918:	2a00      	cmp	r2, #0
    391a:	d002      	beq.n	3922 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    391c:	2280      	movs	r2, #128	; 0x80
    391e:	0292      	lsls	r2, r2, #10
    3920:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    3922:	7af2      	ldrb	r2, [r6, #11]
    3924:	2a00      	cmp	r2, #0
    3926:	d002      	beq.n	392e <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    3928:	2280      	movs	r2, #128	; 0x80
    392a:	0352      	lsls	r2, r2, #13
    392c:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    392e:	7b32      	ldrb	r2, [r6, #12]
    3930:	2a00      	cmp	r2, #0
    3932:	d002      	beq.n	393a <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    3934:	2280      	movs	r2, #128	; 0x80
    3936:	0392      	lsls	r2, r2, #14
    3938:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    393a:	7871      	ldrb	r1, [r6, #1]
    393c:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    393e:	78b2      	ldrb	r2, [r6, #2]
    3940:	01d2      	lsls	r2, r2, #7
    3942:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    3944:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3946:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3948:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    394a:	2b00      	cmp	r3, #0
    394c:	d1fc      	bne.n	3948 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    394e:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3950:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3952:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3954:	2b00      	cmp	r3, #0
    3956:	d1fc      	bne.n	3952 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    3958:	79b3      	ldrb	r3, [r6, #6]
    395a:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    395c:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    395e:	1e4b      	subs	r3, r1, #1
    3960:	4199      	sbcs	r1, r3
    3962:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    3964:	7bb3      	ldrb	r3, [r6, #14]
    3966:	2b00      	cmp	r3, #0
    3968:	d001      	beq.n	396e <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    396a:	2301      	movs	r3, #1
    396c:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    396e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3970:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3972:	2b00      	cmp	r3, #0
    3974:	d1fc      	bne.n	3970 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3976:	33ff      	adds	r3, #255	; 0xff
    3978:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    397a:	2900      	cmp	r1, #0
    397c:	d004      	beq.n	3988 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    397e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3980:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    3982:	2b00      	cmp	r3, #0
    3984:	d1fc      	bne.n	3980 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3986:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    3988:	7a33      	ldrb	r3, [r6, #8]
    398a:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    398c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    398e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3990:	2b00      	cmp	r3, #0
    3992:	d1fc      	bne.n	398e <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    3994:	7923      	ldrb	r3, [r4, #4]
    3996:	2b04      	cmp	r3, #4
    3998:	d059      	beq.n	3a4e <tc_init+0x26a>
    399a:	2b08      	cmp	r3, #8
    399c:	d074      	beq.n	3a88 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    399e:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    39a0:	2b00      	cmp	r3, #0
    39a2:	d000      	beq.n	39a6 <tc_init+0x1c2>
    39a4:	e755      	b.n	3852 <tc_init+0x6e>
    39a6:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    39a8:	2b00      	cmp	r3, #0
    39aa:	d1fc      	bne.n	39a6 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    39ac:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    39ae:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    39b0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    39b2:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    39b4:	2b00      	cmp	r3, #0
    39b6:	d1fc      	bne.n	39b2 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    39b8:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    39ba:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    39bc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    39be:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    39c0:	2b00      	cmp	r3, #0
    39c2:	d1fc      	bne.n	39be <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    39c4:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    39c6:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    39c8:	2000      	movs	r0, #0
    39ca:	e742      	b.n	3852 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    39cc:	493d      	ldr	r1, [pc, #244]	; (3ac4 <tc_init+0x2e0>)
    39ce:	698b      	ldr	r3, [r1, #24]
    39d0:	4318      	orrs	r0, r3
    39d2:	6188      	str	r0, [r1, #24]
    39d4:	e783      	b.n	38de <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    39d6:	493b      	ldr	r1, [pc, #236]	; (3ac4 <tc_init+0x2e0>)
    39d8:	69cb      	ldr	r3, [r1, #28]
    39da:	4318      	orrs	r0, r3
    39dc:	61c8      	str	r0, [r1, #28]
    39de:	e77e      	b.n	38de <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    39e0:	4938      	ldr	r1, [pc, #224]	; (3ac4 <tc_init+0x2e0>)
    39e2:	6a0b      	ldr	r3, [r1, #32]
    39e4:	4318      	orrs	r0, r3
    39e6:	6208      	str	r0, [r1, #32]
    39e8:	e779      	b.n	38de <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    39ea:	4b36      	ldr	r3, [pc, #216]	; (3ac4 <tc_init+0x2e0>)
    39ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
    39ee:	4308      	orrs	r0, r1
    39f0:	6258      	str	r0, [r3, #36]	; 0x24
    39f2:	e774      	b.n	38de <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    39f4:	4643      	mov	r3, r8
    39f6:	3301      	adds	r3, #1
    39f8:	2b04      	cmp	r3, #4
    39fa:	dd00      	ble.n	39fe <tc_init+0x21a>
    39fc:	e773      	b.n	38e6 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    39fe:	ab02      	add	r3, sp, #8
    3a00:	1cd1      	adds	r1, r2, #3
    3a02:	0089      	lsls	r1, r1, #2
    3a04:	58c9      	ldr	r1, [r1, r3]
    3a06:	3202      	adds	r2, #2
    3a08:	0092      	lsls	r2, r2, #2
    3a0a:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    3a0c:	b2da      	uxtb	r2, r3
    3a0e:	2a04      	cmp	r2, #4
    3a10:	d900      	bls.n	3a14 <tc_init+0x230>
    3a12:	e768      	b.n	38e6 <tc_init+0x102>
    3a14:	0093      	lsls	r3, r2, #2
    3a16:	4a2e      	ldr	r2, [pc, #184]	; (3ad0 <tc_init+0x2ec>)
    3a18:	58d3      	ldr	r3, [r2, r3]
    3a1a:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    3a1c:	4a29      	ldr	r2, [pc, #164]	; (3ac4 <tc_init+0x2e0>)
    3a1e:	6953      	ldr	r3, [r2, #20]
    3a20:	4319      	orrs	r1, r3
    3a22:	6151      	str	r1, [r2, #20]
    3a24:	e75f      	b.n	38e6 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    3a26:	4a27      	ldr	r2, [pc, #156]	; (3ac4 <tc_init+0x2e0>)
    3a28:	6993      	ldr	r3, [r2, #24]
    3a2a:	4319      	orrs	r1, r3
    3a2c:	6191      	str	r1, [r2, #24]
    3a2e:	e75a      	b.n	38e6 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    3a30:	4a24      	ldr	r2, [pc, #144]	; (3ac4 <tc_init+0x2e0>)
    3a32:	69d3      	ldr	r3, [r2, #28]
    3a34:	4319      	orrs	r1, r3
    3a36:	61d1      	str	r1, [r2, #28]
    3a38:	e755      	b.n	38e6 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    3a3a:	4a22      	ldr	r2, [pc, #136]	; (3ac4 <tc_init+0x2e0>)
    3a3c:	6a13      	ldr	r3, [r2, #32]
    3a3e:	4319      	orrs	r1, r3
    3a40:	6211      	str	r1, [r2, #32]
    3a42:	e750      	b.n	38e6 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    3a44:	4b1f      	ldr	r3, [pc, #124]	; (3ac4 <tc_init+0x2e0>)
    3a46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3a48:	4311      	orrs	r1, r2
    3a4a:	6259      	str	r1, [r3, #36]	; 0x24
    3a4c:	e74b      	b.n	38e6 <tc_init+0x102>
    3a4e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a50:	2b00      	cmp	r3, #0
    3a52:	d1fc      	bne.n	3a4e <tc_init+0x26a>
					config->counter_8_bit.value;
    3a54:	3328      	adds	r3, #40	; 0x28
    3a56:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    3a58:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3a5a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3a5c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a5e:	2b00      	cmp	r3, #0
    3a60:	d1fc      	bne.n	3a5c <tc_init+0x278>
					config->counter_8_bit.period;
    3a62:	3329      	adds	r3, #41	; 0x29
    3a64:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    3a66:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3a68:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3a6a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a6c:	2b00      	cmp	r3, #0
    3a6e:	d1fc      	bne.n	3a6a <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    3a70:	332a      	adds	r3, #42	; 0x2a
    3a72:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    3a74:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3a76:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3a78:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a7a:	2b00      	cmp	r3, #0
    3a7c:	d1fc      	bne.n	3a78 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    3a7e:	332b      	adds	r3, #43	; 0x2b
    3a80:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    3a82:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    3a84:	2000      	movs	r0, #0
    3a86:	e6e4      	b.n	3852 <tc_init+0x6e>
    3a88:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a8a:	2b00      	cmp	r3, #0
    3a8c:	d1fc      	bne.n	3a88 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    3a8e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3a90:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3a92:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3a94:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3a96:	2b00      	cmp	r3, #0
    3a98:	d1fc      	bne.n	3a94 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    3a9a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    3a9c:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3a9e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3aa0:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3aa2:	2b00      	cmp	r3, #0
    3aa4:	d1fc      	bne.n	3aa0 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    3aa6:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    3aa8:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    3aaa:	2000      	movs	r0, #0
    3aac:	e6d1      	b.n	3852 <tc_init+0x6e>
    3aae:	46c0      	nop			; (mov r8, r8)
    3ab0:	000037a9 	.word	0x000037a9
    3ab4:	0001c684 	.word	0x0001c684
    3ab8:	200010d0 	.word	0x200010d0
    3abc:	0001c65c 	.word	0x0001c65c
    3ac0:	00003661 	.word	0x00003661
    3ac4:	40000400 	.word	0x40000400
    3ac8:	00003565 	.word	0x00003565
    3acc:	000034f5 	.word	0x000034f5
    3ad0:	0001c670 	.word	0x0001c670

00003ad4 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3ad4:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3ad6:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3ad8:	2b00      	cmp	r3, #0
    3ada:	d1fc      	bne.n	3ad6 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    3adc:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3ade:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3ae0:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    3ae2:	2b00      	cmp	r3, #0
    3ae4:	d1fc      	bne.n	3ae0 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    3ae6:	3380      	adds	r3, #128	; 0x80
    3ae8:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3aea:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3aec:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3aee:	2b00      	cmp	r3, #0
    3af0:	d1fc      	bne.n	3aec <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    3af2:	7903      	ldrb	r3, [r0, #4]
    3af4:	2b04      	cmp	r3, #4
    3af6:	d005      	beq.n	3b04 <tc_get_count_value+0x30>
    3af8:	2b08      	cmp	r3, #8
    3afa:	d009      	beq.n	3b10 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    3afc:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    3afe:	2b00      	cmp	r3, #0
    3b00:	d003      	beq.n	3b0a <tc_get_count_value+0x36>
}
    3b02:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    3b04:	7d10      	ldrb	r0, [r2, #20]
    3b06:	b2c0      	uxtb	r0, r0
    3b08:	e7fb      	b.n	3b02 <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    3b0a:	8a90      	ldrh	r0, [r2, #20]
    3b0c:	b280      	uxth	r0, r0
    3b0e:	e7f8      	b.n	3b02 <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    3b10:	6950      	ldr	r0, [r2, #20]
    3b12:	e7f6      	b.n	3b02 <tc_get_count_value+0x2e>

00003b14 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    3b14:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    3b16:	6804      	ldr	r4, [r0, #0]
    3b18:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    3b1a:	2b00      	cmp	r3, #0
    3b1c:	d1fc      	bne.n	3b18 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    3b1e:	7903      	ldrb	r3, [r0, #4]
    3b20:	2b04      	cmp	r3, #4
    3b22:	d006      	beq.n	3b32 <tc_set_compare_value+0x1e>
    3b24:	2b08      	cmp	r3, #8
    3b26:	d028      	beq.n	3b7a <tc_set_compare_value+0x66>
    3b28:	2b00      	cmp	r3, #0
    3b2a:	d013      	beq.n	3b54 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    3b2c:	2317      	movs	r3, #23
}
    3b2e:	0018      	movs	r0, r3
    3b30:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    3b32:	2317      	movs	r3, #23
			if (channel_index <
    3b34:	2901      	cmp	r1, #1
    3b36:	d8fa      	bhi.n	3b2e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3b38:	7e83      	ldrb	r3, [r0, #26]
    3b3a:	2b00      	cmp	r3, #0
    3b3c:	d005      	beq.n	3b4a <tc_set_compare_value+0x36>
							(uint8_t)compare;
    3b3e:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    3b40:	1861      	adds	r1, r4, r1
    3b42:	3130      	adds	r1, #48	; 0x30
    3b44:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    3b46:	2300      	movs	r3, #0
    3b48:	e7f1      	b.n	3b2e <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    3b4a:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    3b4c:	1864      	adds	r4, r4, r1
    3b4e:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    3b50:	2300      	movs	r3, #0
    3b52:	e7ec      	b.n	3b2e <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    3b54:	2317      	movs	r3, #23
			if (channel_index <
    3b56:	2901      	cmp	r1, #1
    3b58:	d8e9      	bhi.n	3b2e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3b5a:	7e83      	ldrb	r3, [r0, #26]
    3b5c:	2b00      	cmp	r3, #0
    3b5e:	d005      	beq.n	3b6c <tc_set_compare_value+0x58>
							(uint16_t)compare;
    3b60:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    3b62:	3118      	adds	r1, #24
    3b64:	0049      	lsls	r1, r1, #1
    3b66:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    3b68:	2300      	movs	r3, #0
    3b6a:	e7e0      	b.n	3b2e <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    3b6c:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    3b6e:	310c      	adds	r1, #12
    3b70:	0049      	lsls	r1, r1, #1
    3b72:	1864      	adds	r4, r4, r1
    3b74:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    3b76:	2300      	movs	r3, #0
    3b78:	e7d9      	b.n	3b2e <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    3b7a:	2317      	movs	r3, #23
			if (channel_index <
    3b7c:	2901      	cmp	r1, #1
    3b7e:	d8d6      	bhi.n	3b2e <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3b80:	7e83      	ldrb	r3, [r0, #26]
    3b82:	2b00      	cmp	r3, #0
    3b84:	d105      	bne.n	3b92 <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    3b86:	3106      	adds	r1, #6
    3b88:	0089      	lsls	r1, r1, #2
    3b8a:	1864      	adds	r4, r4, r1
    3b8c:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    3b8e:	2300      	movs	r3, #0
    3b90:	e7cd      	b.n	3b2e <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    3b92:	310c      	adds	r1, #12
    3b94:	0089      	lsls	r1, r1, #2
    3b96:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    3b98:	2300      	movs	r3, #0
    3b9a:	e7c8      	b.n	3b2e <tc_set_compare_value+0x1a>

00003b9c <tc_reset>:
	/* Sanity check arguments  */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3b9c:	6803      	ldr	r3, [r0, #0]

	if (tc_module->STATUS.reg & TC_STATUS_SLAVE) {
    3b9e:	7ad9      	ldrb	r1, [r3, #11]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3ba0:	2215      	movs	r2, #21
	if (tc_module->STATUS.reg & TC_STATUS_SLAVE) {
    3ba2:	0789      	lsls	r1, r1, #30
    3ba4:	d501      	bpl.n	3baa <tc_reset+0xe>

	/* Reset this TC module */
	tc_module->CTRLA.reg  |= TC_CTRLA_SWRST;

	return STATUS_OK;
}
    3ba6:	0010      	movs	r0, r2
    3ba8:	4770      	bx	lr
	if (tc_module->CTRLA.reg & TC_CTRLA_ENABLE) {
    3baa:	681a      	ldr	r2, [r3, #0]
    3bac:	0792      	lsls	r2, r2, #30
    3bae:	d50d      	bpl.n	3bcc <tc_reset+0x30>
    3bb0:	691a      	ldr	r2, [r3, #16]
	while (tc_is_syncing(module_inst)) {
    3bb2:	2a00      	cmp	r2, #0
    3bb4:	d1fc      	bne.n	3bb0 <tc_reset+0x14>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    3bb6:	3233      	adds	r2, #51	; 0x33
    3bb8:	721a      	strb	r2, [r3, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    3bba:	729a      	strb	r2, [r3, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    3bbc:	681a      	ldr	r2, [r3, #0]
    3bbe:	2102      	movs	r1, #2
    3bc0:	438a      	bics	r2, r1
    3bc2:	601a      	str	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3bc4:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3bc6:	690a      	ldr	r2, [r1, #16]
		while (tc_is_syncing(module_inst)) {
    3bc8:	2a00      	cmp	r2, #0
    3bca:	d1fc      	bne.n	3bc6 <tc_reset+0x2a>
	tc_module->CTRLA.reg  |= TC_CTRLA_SWRST;
    3bcc:	681a      	ldr	r2, [r3, #0]
    3bce:	2101      	movs	r1, #1
    3bd0:	430a      	orrs	r2, r1
    3bd2:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    3bd4:	2200      	movs	r2, #0
    3bd6:	e7e6      	b.n	3ba6 <tc_reset+0xa>

00003bd8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3bd8:	e7fe      	b.n	3bd8 <Dummy_Handler>
	...

00003bdc <Reset_Handler>:
{
    3bdc:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    3bde:	4a1a      	ldr	r2, [pc, #104]	; (3c48 <Reset_Handler+0x6c>)
    3be0:	4b1a      	ldr	r3, [pc, #104]	; (3c4c <Reset_Handler+0x70>)
    3be2:	429a      	cmp	r2, r3
    3be4:	d011      	beq.n	3c0a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    3be6:	001a      	movs	r2, r3
    3be8:	4b19      	ldr	r3, [pc, #100]	; (3c50 <Reset_Handler+0x74>)
    3bea:	429a      	cmp	r2, r3
    3bec:	d20d      	bcs.n	3c0a <Reset_Handler+0x2e>
    3bee:	4a19      	ldr	r2, [pc, #100]	; (3c54 <Reset_Handler+0x78>)
    3bf0:	3303      	adds	r3, #3
    3bf2:	1a9b      	subs	r3, r3, r2
    3bf4:	089b      	lsrs	r3, r3, #2
    3bf6:	3301      	adds	r3, #1
    3bf8:	009b      	lsls	r3, r3, #2
    3bfa:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3bfc:	4813      	ldr	r0, [pc, #76]	; (3c4c <Reset_Handler+0x70>)
    3bfe:	4912      	ldr	r1, [pc, #72]	; (3c48 <Reset_Handler+0x6c>)
    3c00:	588c      	ldr	r4, [r1, r2]
    3c02:	5084      	str	r4, [r0, r2]
    3c04:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    3c06:	429a      	cmp	r2, r3
    3c08:	d1fa      	bne.n	3c00 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    3c0a:	4a13      	ldr	r2, [pc, #76]	; (3c58 <Reset_Handler+0x7c>)
    3c0c:	4b13      	ldr	r3, [pc, #76]	; (3c5c <Reset_Handler+0x80>)
    3c0e:	429a      	cmp	r2, r3
    3c10:	d20a      	bcs.n	3c28 <Reset_Handler+0x4c>
    3c12:	43d3      	mvns	r3, r2
    3c14:	4911      	ldr	r1, [pc, #68]	; (3c5c <Reset_Handler+0x80>)
    3c16:	185b      	adds	r3, r3, r1
    3c18:	2103      	movs	r1, #3
    3c1a:	438b      	bics	r3, r1
    3c1c:	3304      	adds	r3, #4
    3c1e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    3c20:	2100      	movs	r1, #0
    3c22:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    3c24:	4293      	cmp	r3, r2
    3c26:	d1fc      	bne.n	3c22 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3c28:	4a0d      	ldr	r2, [pc, #52]	; (3c60 <Reset_Handler+0x84>)
    3c2a:	21ff      	movs	r1, #255	; 0xff
    3c2c:	4b0d      	ldr	r3, [pc, #52]	; (3c64 <Reset_Handler+0x88>)
    3c2e:	438b      	bics	r3, r1
    3c30:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    3c32:	4a0d      	ldr	r2, [pc, #52]	; (3c68 <Reset_Handler+0x8c>)
    3c34:	6853      	ldr	r3, [r2, #4]
    3c36:	397f      	subs	r1, #127	; 0x7f
    3c38:	430b      	orrs	r3, r1
    3c3a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    3c3c:	4b0b      	ldr	r3, [pc, #44]	; (3c6c <Reset_Handler+0x90>)
    3c3e:	4798      	blx	r3
        main();
    3c40:	4b0b      	ldr	r3, [pc, #44]	; (3c70 <Reset_Handler+0x94>)
    3c42:	4798      	blx	r3
    3c44:	e7fe      	b.n	3c44 <Reset_Handler+0x68>
    3c46:	46c0      	nop			; (mov r8, r8)
    3c48:	0001d488 	.word	0x0001d488
    3c4c:	20000000 	.word	0x20000000
    3c50:	200009f0 	.word	0x200009f0
    3c54:	20000004 	.word	0x20000004
    3c58:	200009f0 	.word	0x200009f0
    3c5c:	20001e88 	.word	0x20001e88
    3c60:	e000ed00 	.word	0xe000ed00
    3c64:	00000000 	.word	0x00000000
    3c68:	41004000 	.word	0x41004000
    3c6c:	000155c5 	.word	0x000155c5
    3c70:	00000d21 	.word	0x00000d21

00003c74 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c76:	46c6      	mov	lr, r8
    3c78:	b500      	push	{lr}
    3c7a:	000c      	movs	r4, r1
    3c7c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3c7e:	2800      	cmp	r0, #0
    3c80:	d10f      	bne.n	3ca2 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    3c82:	2a00      	cmp	r2, #0
    3c84:	dd11      	ble.n	3caa <_read+0x36>
    3c86:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3c88:	4e09      	ldr	r6, [pc, #36]	; (3cb0 <_read+0x3c>)
    3c8a:	4d0a      	ldr	r5, [pc, #40]	; (3cb4 <_read+0x40>)
    3c8c:	6830      	ldr	r0, [r6, #0]
    3c8e:	0021      	movs	r1, r4
    3c90:	682b      	ldr	r3, [r5, #0]
    3c92:	4798      	blx	r3
		ptr++;
    3c94:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    3c96:	42bc      	cmp	r4, r7
    3c98:	d1f8      	bne.n	3c8c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    3c9a:	4640      	mov	r0, r8
    3c9c:	bc04      	pop	{r2}
    3c9e:	4690      	mov	r8, r2
    3ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    3ca2:	2301      	movs	r3, #1
    3ca4:	425b      	negs	r3, r3
    3ca6:	4698      	mov	r8, r3
    3ca8:	e7f7      	b.n	3c9a <_read+0x26>
	for (; len > 0; --len) {
    3caa:	4680      	mov	r8, r0
    3cac:	e7f5      	b.n	3c9a <_read+0x26>
    3cae:	46c0      	nop			; (mov r8, r8)
    3cb0:	200010ec 	.word	0x200010ec
    3cb4:	200010e4 	.word	0x200010e4

00003cb8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cba:	46c6      	mov	lr, r8
    3cbc:	b500      	push	{lr}
    3cbe:	000e      	movs	r6, r1
    3cc0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3cc2:	3801      	subs	r0, #1
    3cc4:	2802      	cmp	r0, #2
    3cc6:	d810      	bhi.n	3cea <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3cc8:	2a00      	cmp	r2, #0
    3cca:	d011      	beq.n	3cf0 <_write+0x38>
    3ccc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3cce:	4b0c      	ldr	r3, [pc, #48]	; (3d00 <_write+0x48>)
    3cd0:	4698      	mov	r8, r3
    3cd2:	4f0c      	ldr	r7, [pc, #48]	; (3d04 <_write+0x4c>)
    3cd4:	4643      	mov	r3, r8
    3cd6:	6818      	ldr	r0, [r3, #0]
    3cd8:	5d31      	ldrb	r1, [r6, r4]
    3cda:	683b      	ldr	r3, [r7, #0]
    3cdc:	4798      	blx	r3
    3cde:	2800      	cmp	r0, #0
    3ce0:	db08      	blt.n	3cf4 <_write+0x3c>
			return -1;
		}
		++nChars;
    3ce2:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3ce4:	42a5      	cmp	r5, r4
    3ce6:	d1f5      	bne.n	3cd4 <_write+0x1c>
    3ce8:	e006      	b.n	3cf8 <_write+0x40>
		return -1;
    3cea:	2401      	movs	r4, #1
    3cec:	4264      	negs	r4, r4
    3cee:	e003      	b.n	3cf8 <_write+0x40>
	for (; len != 0; --len) {
    3cf0:	0014      	movs	r4, r2
    3cf2:	e001      	b.n	3cf8 <_write+0x40>
			return -1;
    3cf4:	2401      	movs	r4, #1
    3cf6:	4264      	negs	r4, r4
	}
	return nChars;
}
    3cf8:	0020      	movs	r0, r4
    3cfa:	bc04      	pop	{r2}
    3cfc:	4690      	mov	r8, r2
    3cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d00:	200010ec 	.word	0x200010ec
    3d04:	200010e8 	.word	0x200010e8

00003d08 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    3d08:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3d0a:	4a06      	ldr	r2, [pc, #24]	; (3d24 <_sbrk+0x1c>)
    3d0c:	6812      	ldr	r2, [r2, #0]
    3d0e:	2a00      	cmp	r2, #0
    3d10:	d004      	beq.n	3d1c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3d12:	4a04      	ldr	r2, [pc, #16]	; (3d24 <_sbrk+0x1c>)
    3d14:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    3d16:	18c3      	adds	r3, r0, r3
    3d18:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    3d1a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    3d1c:	4902      	ldr	r1, [pc, #8]	; (3d28 <_sbrk+0x20>)
    3d1e:	4a01      	ldr	r2, [pc, #4]	; (3d24 <_sbrk+0x1c>)
    3d20:	6011      	str	r1, [r2, #0]
    3d22:	e7f6      	b.n	3d12 <_sbrk+0xa>
    3d24:	20000ac0 	.word	0x20000ac0
    3d28:	20003e88 	.word	0x20003e88

00003d2c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    3d2c:	2001      	movs	r0, #1
    3d2e:	4240      	negs	r0, r0
    3d30:	4770      	bx	lr

00003d32 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3d32:	2380      	movs	r3, #128	; 0x80
    3d34:	019b      	lsls	r3, r3, #6
    3d36:	604b      	str	r3, [r1, #4]

	return 0;
}
    3d38:	2000      	movs	r0, #0
    3d3a:	4770      	bx	lr

00003d3c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3d3c:	2001      	movs	r0, #1
    3d3e:	4770      	bx	lr

00003d40 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3d40:	2000      	movs	r0, #0
    3d42:	4770      	bx	lr

00003d44 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3d44:	b570      	push	{r4, r5, r6, lr}
    3d46:	b082      	sub	sp, #8
    3d48:	0005      	movs	r5, r0
    3d4a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    3d4c:	2200      	movs	r2, #0
    3d4e:	466b      	mov	r3, sp
    3d50:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3d52:	4c06      	ldr	r4, [pc, #24]	; (3d6c <usart_serial_getchar+0x28>)
    3d54:	466b      	mov	r3, sp
    3d56:	1d99      	adds	r1, r3, #6
    3d58:	0028      	movs	r0, r5
    3d5a:	47a0      	blx	r4
    3d5c:	2800      	cmp	r0, #0
    3d5e:	d1f9      	bne.n	3d54 <usart_serial_getchar+0x10>

	*c = temp;
    3d60:	466b      	mov	r3, sp
    3d62:	3306      	adds	r3, #6
    3d64:	881b      	ldrh	r3, [r3, #0]
    3d66:	7033      	strb	r3, [r6, #0]
}
    3d68:	b002      	add	sp, #8
    3d6a:	bd70      	pop	{r4, r5, r6, pc}
    3d6c:	00002b07 	.word	0x00002b07

00003d70 <usart_serial_putchar>:
{
    3d70:	b570      	push	{r4, r5, r6, lr}
    3d72:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    3d74:	b28c      	uxth	r4, r1
    3d76:	4e03      	ldr	r6, [pc, #12]	; (3d84 <usart_serial_putchar+0x14>)
    3d78:	0021      	movs	r1, r4
    3d7a:	0028      	movs	r0, r5
    3d7c:	47b0      	blx	r6
    3d7e:	2800      	cmp	r0, #0
    3d80:	d1fa      	bne.n	3d78 <usart_serial_putchar+0x8>
}
    3d82:	bd70      	pop	{r4, r5, r6, pc}
    3d84:	00002ae1 	.word	0x00002ae1

00003d88 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    3d88:	b510      	push	{r4, lr}
    3d8a:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    3d8c:	466b      	mov	r3, sp
    3d8e:	1ddc      	adds	r4, r3, #7
    3d90:	2201      	movs	r2, #1
    3d92:	0021      	movs	r1, r4
    3d94:	480f      	ldr	r0, [pc, #60]	; (3dd4 <USART_HOST_ISR_VECT+0x4c>)
    3d96:	4b10      	ldr	r3, [pc, #64]	; (3dd8 <USART_HOST_ISR_VECT+0x50>)
    3d98:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    3d9a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    3d9c:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    3da0:	2200      	movs	r2, #0
    3da2:	4b0e      	ldr	r3, [pc, #56]	; (3ddc <USART_HOST_ISR_VECT+0x54>)
    3da4:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    3da6:	4b0e      	ldr	r3, [pc, #56]	; (3de0 <USART_HOST_ISR_VECT+0x58>)
    3da8:	781b      	ldrb	r3, [r3, #0]
    3daa:	7821      	ldrb	r1, [r4, #0]
    3dac:	4a0d      	ldr	r2, [pc, #52]	; (3de4 <USART_HOST_ISR_VECT+0x5c>)
    3dae:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    3db0:	2b7f      	cmp	r3, #127	; 0x7f
    3db2:	d00a      	beq.n	3dca <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    3db4:	3301      	adds	r3, #1
    3db6:	4a0a      	ldr	r2, [pc, #40]	; (3de0 <USART_HOST_ISR_VECT+0x58>)
    3db8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    3dba:	2201      	movs	r2, #1
    3dbc:	4b07      	ldr	r3, [pc, #28]	; (3ddc <USART_HOST_ISR_VECT+0x54>)
    3dbe:	701a      	strb	r2, [r3, #0]
    3dc0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3dc4:	b662      	cpsie	i
}
    3dc6:	b002      	add	sp, #8
    3dc8:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    3dca:	2200      	movs	r2, #0
    3dcc:	4b04      	ldr	r3, [pc, #16]	; (3de0 <USART_HOST_ISR_VECT+0x58>)
    3dce:	701a      	strb	r2, [r3, #0]
    3dd0:	e7f3      	b.n	3dba <USART_HOST_ISR_VECT+0x32>
    3dd2:	46c0      	nop			; (mov r8, r8)
    3dd4:	20000ac4 	.word	0x20000ac4
    3dd8:	00002b71 	.word	0x00002b71
    3ddc:	20000040 	.word	0x20000040
    3de0:	20000b78 	.word	0x20000b78
    3de4:	20000af8 	.word	0x20000af8

00003de8 <sio2host_init>:
{
    3de8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dea:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3dec:	2380      	movs	r3, #128	; 0x80
    3dee:	05db      	lsls	r3, r3, #23
    3df0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3df2:	2300      	movs	r3, #0
    3df4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    3df6:	22ff      	movs	r2, #255	; 0xff
    3df8:	4669      	mov	r1, sp
    3dfa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3dfc:	2200      	movs	r2, #0
    3dfe:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3e00:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3e02:	2401      	movs	r4, #1
    3e04:	2124      	movs	r1, #36	; 0x24
    3e06:	4668      	mov	r0, sp
    3e08:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    3e0a:	3101      	adds	r1, #1
    3e0c:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3e0e:	3101      	adds	r1, #1
    3e10:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3e12:	3101      	adds	r1, #1
    3e14:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    3e16:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3e18:	3105      	adds	r1, #5
    3e1a:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    3e1c:	3101      	adds	r1, #1
    3e1e:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3e20:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3e22:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3e24:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3e26:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3e28:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3e2a:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    3e2c:	2313      	movs	r3, #19
    3e2e:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    3e30:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    3e32:	2380      	movs	r3, #128	; 0x80
    3e34:	035b      	lsls	r3, r3, #13
    3e36:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    3e38:	4b2f      	ldr	r3, [pc, #188]	; (3ef8 <sio2host_init+0x110>)
    3e3a:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    3e3c:	4b2f      	ldr	r3, [pc, #188]	; (3efc <sio2host_init+0x114>)
    3e3e:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    3e40:	2301      	movs	r3, #1
    3e42:	425b      	negs	r3, r3
    3e44:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    3e46:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    3e48:	23e1      	movs	r3, #225	; 0xe1
    3e4a:	025b      	lsls	r3, r3, #9
    3e4c:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3e4e:	4d2c      	ldr	r5, [pc, #176]	; (3f00 <sio2host_init+0x118>)
    3e50:	4b2c      	ldr	r3, [pc, #176]	; (3f04 <sio2host_init+0x11c>)
    3e52:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3e54:	4a2c      	ldr	r2, [pc, #176]	; (3f08 <sio2host_init+0x120>)
    3e56:	4b2d      	ldr	r3, [pc, #180]	; (3f0c <sio2host_init+0x124>)
    3e58:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    3e5a:	4a2d      	ldr	r2, [pc, #180]	; (3f10 <sio2host_init+0x128>)
    3e5c:	4b2d      	ldr	r3, [pc, #180]	; (3f14 <sio2host_init+0x12c>)
    3e5e:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3e60:	466a      	mov	r2, sp
    3e62:	2184      	movs	r1, #132	; 0x84
    3e64:	05c9      	lsls	r1, r1, #23
    3e66:	0028      	movs	r0, r5
    3e68:	4b2b      	ldr	r3, [pc, #172]	; (3f18 <sio2host_init+0x130>)
    3e6a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3e6c:	4f2b      	ldr	r7, [pc, #172]	; (3f1c <sio2host_init+0x134>)
    3e6e:	683b      	ldr	r3, [r7, #0]
    3e70:	6898      	ldr	r0, [r3, #8]
    3e72:	2100      	movs	r1, #0
    3e74:	4e2a      	ldr	r6, [pc, #168]	; (3f20 <sio2host_init+0x138>)
    3e76:	47b0      	blx	r6
	setbuf(stdin, NULL);
    3e78:	683b      	ldr	r3, [r7, #0]
    3e7a:	6858      	ldr	r0, [r3, #4]
    3e7c:	2100      	movs	r1, #0
    3e7e:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3e80:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3e82:	0030      	movs	r0, r6
    3e84:	4b27      	ldr	r3, [pc, #156]	; (3f24 <sio2host_init+0x13c>)
    3e86:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3e88:	231f      	movs	r3, #31
    3e8a:	4018      	ands	r0, r3
    3e8c:	4084      	lsls	r4, r0
    3e8e:	4b26      	ldr	r3, [pc, #152]	; (3f28 <sio2host_init+0x140>)
    3e90:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3e92:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3e94:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3e96:	2b00      	cmp	r3, #0
    3e98:	d1fc      	bne.n	3e94 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3e9a:	6833      	ldr	r3, [r6, #0]
    3e9c:	2202      	movs	r2, #2
    3e9e:	4313      	orrs	r3, r2
    3ea0:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ea2:	4b17      	ldr	r3, [pc, #92]	; (3f00 <sio2host_init+0x118>)
    3ea4:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3ea6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3ea8:	2a00      	cmp	r2, #0
    3eaa:	d1fc      	bne.n	3ea6 <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    3eac:	6859      	ldr	r1, [r3, #4]
    3eae:	2280      	movs	r2, #128	; 0x80
    3eb0:	0252      	lsls	r2, r2, #9
    3eb2:	430a      	orrs	r2, r1
    3eb4:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    3eb6:	2101      	movs	r1, #1
    3eb8:	4a11      	ldr	r2, [pc, #68]	; (3f00 <sio2host_init+0x118>)
    3eba:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3ebc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3ebe:	2a00      	cmp	r2, #0
    3ec0:	d1fc      	bne.n	3ebc <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    3ec2:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3ec4:	2a00      	cmp	r2, #0
    3ec6:	d1fc      	bne.n	3ec2 <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    3ec8:	6859      	ldr	r1, [r3, #4]
    3eca:	2280      	movs	r2, #128	; 0x80
    3ecc:	0292      	lsls	r2, r2, #10
    3ece:	430a      	orrs	r2, r1
    3ed0:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    3ed2:	2101      	movs	r1, #1
    3ed4:	4a0a      	ldr	r2, [pc, #40]	; (3f00 <sio2host_init+0x118>)
    3ed6:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    3ed8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3eda:	2a00      	cmp	r2, #0
    3edc:	d1fc      	bne.n	3ed8 <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    3ede:	4913      	ldr	r1, [pc, #76]	; (3f2c <sio2host_init+0x144>)
    3ee0:	2000      	movs	r0, #0
    3ee2:	4b13      	ldr	r3, [pc, #76]	; (3f30 <sio2host_init+0x148>)
    3ee4:	4798      	blx	r3
    3ee6:	2204      	movs	r2, #4
    3ee8:	2384      	movs	r3, #132	; 0x84
    3eea:	05db      	lsls	r3, r3, #23
    3eec:	759a      	strb	r2, [r3, #22]
    3eee:	32fc      	adds	r2, #252	; 0xfc
    3ef0:	4b0d      	ldr	r3, [pc, #52]	; (3f28 <sio2host_init+0x140>)
    3ef2:	601a      	str	r2, [r3, #0]
}
    3ef4:	b011      	add	sp, #68	; 0x44
    3ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ef8:	00040003 	.word	0x00040003
    3efc:	00050003 	.word	0x00050003
    3f00:	20000ac4 	.word	0x20000ac4
    3f04:	200010ec 	.word	0x200010ec
    3f08:	00003d71 	.word	0x00003d71
    3f0c:	200010e8 	.word	0x200010e8
    3f10:	00003d45 	.word	0x00003d45
    3f14:	200010e4 	.word	0x200010e4
    3f18:	0000277d 	.word	0x0000277d
    3f1c:	20000044 	.word	0x20000044
    3f20:	00015ef1 	.word	0x00015ef1
    3f24:	0000231d 	.word	0x0000231d
    3f28:	e000e100 	.word	0xe000e100
    3f2c:	00003d89 	.word	0x00003d89
    3f30:	000022e1 	.word	0x000022e1

00003f34 <sio2host_deinit>:
{
    3f34:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    3f36:	4d15      	ldr	r5, [pc, #84]	; (3f8c <sio2host_deinit+0x58>)
    3f38:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    3f3a:	0020      	movs	r0, r4
    3f3c:	4b14      	ldr	r3, [pc, #80]	; (3f90 <sio2host_deinit+0x5c>)
    3f3e:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3f40:	231f      	movs	r3, #31
    3f42:	4018      	ands	r0, r3
    3f44:	3b1e      	subs	r3, #30
    3f46:	4083      	lsls	r3, r0
    3f48:	2280      	movs	r2, #128	; 0x80
    3f4a:	4912      	ldr	r1, [pc, #72]	; (3f94 <sio2host_deinit+0x60>)
    3f4c:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3f4e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3f50:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3f52:	2b00      	cmp	r3, #0
    3f54:	d1fc      	bne.n	3f50 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3f56:	6823      	ldr	r3, [r4, #0]
    3f58:	2202      	movs	r2, #2
    3f5a:	4393      	bics	r3, r2
    3f5c:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3f5e:	4b0b      	ldr	r3, [pc, #44]	; (3f8c <sio2host_deinit+0x58>)
    3f60:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3f62:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3f64:	2a00      	cmp	r2, #0
    3f66:	d1fc      	bne.n	3f62 <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    3f68:	685a      	ldr	r2, [r3, #4]
    3f6a:	490b      	ldr	r1, [pc, #44]	; (3f98 <sio2host_deinit+0x64>)
    3f6c:	400a      	ands	r2, r1
    3f6e:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    3f70:	2100      	movs	r1, #0
    3f72:	4a06      	ldr	r2, [pc, #24]	; (3f8c <sio2host_deinit+0x58>)
    3f74:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3f76:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3f78:	2a00      	cmp	r2, #0
    3f7a:	d1fc      	bne.n	3f76 <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    3f7c:	685a      	ldr	r2, [r3, #4]
    3f7e:	4907      	ldr	r1, [pc, #28]	; (3f9c <sio2host_deinit+0x68>)
    3f80:	400a      	ands	r2, r1
    3f82:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    3f84:	2200      	movs	r2, #0
    3f86:	4b01      	ldr	r3, [pc, #4]	; (3f8c <sio2host_deinit+0x58>)
    3f88:	719a      	strb	r2, [r3, #6]
}
    3f8a:	bd70      	pop	{r4, r5, r6, pc}
    3f8c:	20000ac4 	.word	0x20000ac4
    3f90:	0000231d 	.word	0x0000231d
    3f94:	e000e100 	.word	0xe000e100
    3f98:	fffeffff 	.word	0xfffeffff
    3f9c:	fffdffff 	.word	0xfffdffff

00003fa0 <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3fa0:	4b13      	ldr	r3, [pc, #76]	; (3ff0 <HAL_SPISend+0x50>)
    3fa2:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    3fa4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3fa6:	7e1a      	ldrb	r2, [r3, #24]
    3fa8:	420a      	tst	r2, r1
    3faa:	d0fc      	beq.n	3fa6 <HAL_SPISend+0x6>
    3fac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3fae:	07d2      	lsls	r2, r2, #31
    3fb0:	d500      	bpl.n	3fb4 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3fb2:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    3fb4:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3fb6:	7e1a      	ldrb	r2, [r3, #24]
    3fb8:	420a      	tst	r2, r1
    3fba:	d0fc      	beq.n	3fb6 <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    3fbc:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3fbe:	7e1a      	ldrb	r2, [r3, #24]
    3fc0:	420a      	tst	r2, r1
    3fc2:	d0fc      	beq.n	3fbe <HAL_SPISend+0x1e>
    3fc4:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    3fc6:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    3fc8:	0752      	lsls	r2, r2, #29
    3fca:	d50a      	bpl.n	3fe2 <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3fcc:	8b5a      	ldrh	r2, [r3, #26]
    3fce:	0752      	lsls	r2, r2, #29
    3fd0:	d501      	bpl.n	3fd6 <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3fd2:	2204      	movs	r2, #4
    3fd4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3fd6:	4a06      	ldr	r2, [pc, #24]	; (3ff0 <HAL_SPISend+0x50>)
    3fd8:	7992      	ldrb	r2, [r2, #6]
    3fda:	2a01      	cmp	r2, #1
    3fdc:	d003      	beq.n	3fe6 <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3fde:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3fe0:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    3fe2:	b2c0      	uxtb	r0, r0
}
    3fe4:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3fe6:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3fe8:	05c0      	lsls	r0, r0, #23
    3fea:	0dc0      	lsrs	r0, r0, #23
    3fec:	e7f9      	b.n	3fe2 <HAL_SPISend+0x42>
    3fee:	46c0      	nop			; (mov r8, r8)
    3ff0:	20000b88 	.word	0x20000b88

00003ff4 <HAL_ResetPinMakeOutput>:
{
    3ff4:	b500      	push	{lr}
    3ff6:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    3ff8:	a901      	add	r1, sp, #4
    3ffa:	2301      	movs	r3, #1
    3ffc:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    3ffe:	2200      	movs	r2, #0
    4000:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4002:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    4004:	202f      	movs	r0, #47	; 0x2f
    4006:	4b02      	ldr	r3, [pc, #8]	; (4010 <HAL_ResetPinMakeOutput+0x1c>)
    4008:	4798      	blx	r3
}
    400a:	b003      	add	sp, #12
    400c:	bd00      	pop	{pc}
    400e:	46c0      	nop			; (mov r8, r8)
    4010:	00001bb5 	.word	0x00001bb5

00004014 <HAL_RadioDIO2Callback>:
{
    4014:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    4016:	4b05      	ldr	r3, [pc, #20]	; (402c <HAL_RadioDIO2Callback+0x18>)
    4018:	681b      	ldr	r3, [r3, #0]
    401a:	2b00      	cmp	r3, #0
    401c:	d004      	beq.n	4028 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    401e:	4b04      	ldr	r3, [pc, #16]	; (4030 <HAL_RadioDIO2Callback+0x1c>)
    4020:	4798      	blx	r3
    interruptHandlerDio2();
    4022:	4b02      	ldr	r3, [pc, #8]	; (402c <HAL_RadioDIO2Callback+0x18>)
    4024:	681b      	ldr	r3, [r3, #0]
    4026:	4798      	blx	r3
}
    4028:	bd10      	pop	{r4, pc}
    402a:	46c0      	nop			; (mov r8, r8)
    402c:	20000b84 	.word	0x20000b84
    4030:	0000457d 	.word	0x0000457d

00004034 <HAL_RadioDIO1Callback>:
{
    4034:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    4036:	4b05      	ldr	r3, [pc, #20]	; (404c <HAL_RadioDIO1Callback+0x18>)
    4038:	681b      	ldr	r3, [r3, #0]
    403a:	2b00      	cmp	r3, #0
    403c:	d004      	beq.n	4048 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    403e:	4b04      	ldr	r3, [pc, #16]	; (4050 <HAL_RadioDIO1Callback+0x1c>)
    4040:	4798      	blx	r3
    interruptHandlerDio1();
    4042:	4b02      	ldr	r3, [pc, #8]	; (404c <HAL_RadioDIO1Callback+0x18>)
    4044:	681b      	ldr	r3, [r3, #0]
    4046:	4798      	blx	r3
}
    4048:	bd10      	pop	{r4, pc}
    404a:	46c0      	nop			; (mov r8, r8)
    404c:	20000b80 	.word	0x20000b80
    4050:	0000457d 	.word	0x0000457d

00004054 <HAL_RadioDIO0Callback>:
{
    4054:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    4056:	4b05      	ldr	r3, [pc, #20]	; (406c <HAL_RadioDIO0Callback+0x18>)
    4058:	681b      	ldr	r3, [r3, #0]
    405a:	2b00      	cmp	r3, #0
    405c:	d004      	beq.n	4068 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    405e:	4b04      	ldr	r3, [pc, #16]	; (4070 <HAL_RadioDIO0Callback+0x1c>)
    4060:	4798      	blx	r3
    interruptHandlerDio0();
    4062:	4b02      	ldr	r3, [pc, #8]	; (406c <HAL_RadioDIO0Callback+0x18>)
    4064:	681b      	ldr	r3, [r3, #0]
    4066:	4798      	blx	r3
}
    4068:	bd10      	pop	{r4, pc}
    406a:	46c0      	nop			; (mov r8, r8)
    406c:	20000b7c 	.word	0x20000b7c
    4070:	0000457d 	.word	0x0000457d

00004074 <HAL_SPICSAssert>:
{
    4074:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    4076:	2201      	movs	r2, #1
    4078:	4902      	ldr	r1, [pc, #8]	; (4084 <HAL_SPICSAssert+0x10>)
    407a:	4803      	ldr	r0, [pc, #12]	; (4088 <HAL_SPICSAssert+0x14>)
    407c:	4b03      	ldr	r3, [pc, #12]	; (408c <HAL_SPICSAssert+0x18>)
    407e:	4798      	blx	r3
}
    4080:	bd10      	pop	{r4, pc}
    4082:	46c0      	nop			; (mov r8, r8)
    4084:	200010f0 	.word	0x200010f0
    4088:	20000b88 	.word	0x20000b88
    408c:	00002689 	.word	0x00002689

00004090 <HAL_SPICSDeassert>:
{
    4090:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    4092:	2200      	movs	r2, #0
    4094:	4902      	ldr	r1, [pc, #8]	; (40a0 <HAL_SPICSDeassert+0x10>)
    4096:	4803      	ldr	r0, [pc, #12]	; (40a4 <HAL_SPICSDeassert+0x14>)
    4098:	4b03      	ldr	r3, [pc, #12]	; (40a8 <HAL_SPICSDeassert+0x18>)
    409a:	4798      	blx	r3
}
    409c:	bd10      	pop	{r4, pc}
    409e:	46c0      	nop			; (mov r8, r8)
    40a0:	200010f0 	.word	0x200010f0
    40a4:	20000b88 	.word	0x20000b88
    40a8:	00002689 	.word	0x00002689

000040ac <HAL_RadioInit>:
{
    40ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    40ae:	46d6      	mov	lr, sl
    40b0:	464f      	mov	r7, r9
    40b2:	4646      	mov	r6, r8
    40b4:	b5c0      	push	{r6, r7, lr}
    40b6:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    40b8:	ac01      	add	r4, sp, #4
    40ba:	2601      	movs	r6, #1
    40bc:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    40be:	2500      	movs	r5, #0
    40c0:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    40c2:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    40c4:	0021      	movs	r1, r4
    40c6:	2052      	movs	r0, #82	; 0x52
    40c8:	4f53      	ldr	r7, [pc, #332]	; (4218 <HAL_RadioInit+0x16c>)
    40ca:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    40cc:	0021      	movs	r1, r4
    40ce:	203e      	movs	r0, #62	; 0x3e
    40d0:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    40d2:	0021      	movs	r1, r4
    40d4:	203f      	movs	r0, #63	; 0x3f
    40d6:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    40d8:	0021      	movs	r1, r4
    40da:	202f      	movs	r0, #47	; 0x2f
    40dc:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    40de:	2280      	movs	r2, #128	; 0x80
    40e0:	02d2      	lsls	r2, r2, #11
    40e2:	4b4e      	ldr	r3, [pc, #312]	; (421c <HAL_RadioInit+0x170>)
    40e4:	619a      	str	r2, [r3, #24]
    40e6:	4b4e      	ldr	r3, [pc, #312]	; (4220 <HAL_RadioInit+0x174>)
    40e8:	2280      	movs	r2, #128	; 0x80
    40ea:	05d2      	lsls	r2, r2, #23
    40ec:	619a      	str	r2, [r3, #24]
    40ee:	2280      	movs	r2, #128	; 0x80
    40f0:	0612      	lsls	r2, r2, #24
    40f2:	619a      	str	r2, [r3, #24]
    40f4:	2280      	movs	r2, #128	; 0x80
    40f6:	0212      	lsls	r2, r2, #8
    40f8:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    40fa:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    40fc:	0021      	movs	r1, r4
    40fe:	2053      	movs	r0, #83	; 0x53
    4100:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    4102:	ac02      	add	r4, sp, #8
    4104:	0020      	movs	r0, r4
    4106:	4b47      	ldr	r3, [pc, #284]	; (4224 <HAL_RadioInit+0x178>)
    4108:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    410a:	2330      	movs	r3, #48	; 0x30
    410c:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    410e:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    4110:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    4112:	72e6      	strb	r6, [r4, #11]
config_extint_chan.enable_async_edge_detection = false ;	
    4114:	7265      	strb	r5, [r4, #9]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    4116:	0021      	movs	r1, r4
    4118:	2000      	movs	r0, #0
    411a:	4b43      	ldr	r3, [pc, #268]	; (4228 <HAL_RadioInit+0x17c>)
    411c:	469a      	mov	sl, r3
    411e:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4120:	2200      	movs	r2, #0
    4122:	2100      	movs	r1, #0
    4124:	4841      	ldr	r0, [pc, #260]	; (422c <HAL_RadioInit+0x180>)
    4126:	4b42      	ldr	r3, [pc, #264]	; (4230 <HAL_RadioInit+0x184>)
    4128:	4699      	mov	r9, r3
    412a:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    412c:	2100      	movs	r1, #0
    412e:	2000      	movs	r0, #0
    4130:	4b40      	ldr	r3, [pc, #256]	; (4234 <HAL_RadioInit+0x188>)
    4132:	4698      	mov	r8, r3
    4134:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    4136:	230b      	movs	r3, #11
    4138:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    413a:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    413c:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    413e:	72e6      	strb	r6, [r4, #11]
config_extint_chan.enable_async_edge_detection = false ;
    4140:	7265      	strb	r5, [r4, #9]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    4142:	0021      	movs	r1, r4
    4144:	200b      	movs	r0, #11
    4146:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4148:	2200      	movs	r2, #0
    414a:	210b      	movs	r1, #11
    414c:	483a      	ldr	r0, [pc, #232]	; (4238 <HAL_RadioInit+0x18c>)
    414e:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4150:	2100      	movs	r1, #0
    4152:	200b      	movs	r0, #11
    4154:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    4156:	230c      	movs	r3, #12
    4158:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    415a:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    415c:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    415e:	72e6      	strb	r6, [r4, #11]
config_extint_chan.enable_async_edge_detection = false ;
    4160:	7265      	strb	r5, [r4, #9]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    4162:	0021      	movs	r1, r4
    4164:	200c      	movs	r0, #12
    4166:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4168:	2200      	movs	r2, #0
    416a:	210c      	movs	r1, #12
    416c:	4833      	ldr	r0, [pc, #204]	; (423c <HAL_RadioInit+0x190>)
    416e:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4170:	2100      	movs	r1, #0
    4172:	200c      	movs	r0, #12
    4174:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    4176:	4b32      	ldr	r3, [pc, #200]	; (4240 <HAL_RadioInit+0x194>)
    4178:	4698      	mov	r8, r3
    417a:	233f      	movs	r3, #63	; 0x3f
    417c:	4642      	mov	r2, r8
    417e:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    4180:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    4182:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4184:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    4186:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4188:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    418a:	0021      	movs	r1, r4
    418c:	203f      	movs	r0, #63	; 0x3f
    418e:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    4190:	4643      	mov	r3, r8
    4192:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    4194:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4196:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4198:	2900      	cmp	r1, #0
    419a:	d104      	bne.n	41a6 <HAL_RadioInit+0xfa>
		return &(ports[port_index]->Group[group_index]);
    419c:	0953      	lsrs	r3, r2, #5
    419e:	01db      	lsls	r3, r3, #7
    41a0:	4928      	ldr	r1, [pc, #160]	; (4244 <HAL_RadioInit+0x198>)
    41a2:	468c      	mov	ip, r1
    41a4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    41a6:	211f      	movs	r1, #31
    41a8:	4011      	ands	r1, r2
    41aa:	2201      	movs	r2, #1
    41ac:	0010      	movs	r0, r2
    41ae:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    41b0:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    41b2:	ac02      	add	r4, sp, #8
    41b4:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    41b6:	2300      	movs	r3, #0
    41b8:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    41ba:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    41bc:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    41be:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    41c0:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    41c2:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    41c4:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    41c6:	3223      	adds	r2, #35	; 0x23
    41c8:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    41ca:	3a18      	subs	r2, #24
    41cc:	2100      	movs	r1, #0
    41ce:	a808      	add	r0, sp, #32
    41d0:	4b1d      	ldr	r3, [pc, #116]	; (4248 <HAL_RadioInit+0x19c>)
    41d2:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    41d4:	4b1d      	ldr	r3, [pc, #116]	; (424c <HAL_RadioInit+0x1a0>)
    41d6:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    41d8:	2380      	movs	r3, #128	; 0x80
    41da:	025b      	lsls	r3, r3, #9
    41dc:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    41de:	4b1c      	ldr	r3, [pc, #112]	; (4250 <HAL_RadioInit+0x1a4>)
    41e0:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    41e2:	2301      	movs	r3, #1
    41e4:	425b      	negs	r3, r3
    41e6:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    41e8:	4b1a      	ldr	r3, [pc, #104]	; (4254 <HAL_RadioInit+0x1a8>)
    41ea:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    41ec:	4b1a      	ldr	r3, [pc, #104]	; (4258 <HAL_RadioInit+0x1ac>)
    41ee:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    41f0:	4d1a      	ldr	r5, [pc, #104]	; (425c <HAL_RadioInit+0x1b0>)
    41f2:	0022      	movs	r2, r4
    41f4:	491a      	ldr	r1, [pc, #104]	; (4260 <HAL_RadioInit+0x1b4>)
    41f6:	0028      	movs	r0, r5
    41f8:	4b1a      	ldr	r3, [pc, #104]	; (4264 <HAL_RadioInit+0x1b8>)
    41fa:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    41fc:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    41fe:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4200:	2b00      	cmp	r3, #0
    4202:	d1fc      	bne.n	41fe <HAL_RadioInit+0x152>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4204:	6813      	ldr	r3, [r2, #0]
    4206:	2102      	movs	r1, #2
    4208:	430b      	orrs	r3, r1
    420a:	6013      	str	r3, [r2, #0]
}
    420c:	b010      	add	sp, #64	; 0x40
    420e:	bc1c      	pop	{r2, r3, r4}
    4210:	4690      	mov	r8, r2
    4212:	4699      	mov	r9, r3
    4214:	46a2      	mov	sl, r4
    4216:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4218:	00001bb5 	.word	0x00001bb5
    421c:	40002900 	.word	0x40002900
    4220:	40002880 	.word	0x40002880
    4224:	0000170d 	.word	0x0000170d
    4228:	00001721 	.word	0x00001721
    422c:	00004055 	.word	0x00004055
    4230:	000015cd 	.word	0x000015cd
    4234:	000015f9 	.word	0x000015f9
    4238:	00004035 	.word	0x00004035
    423c:	00004015 	.word	0x00004015
    4240:	200010f0 	.word	0x200010f0
    4244:	40002800 	.word	0x40002800
    4248:	00015cf9 	.word	0x00015cf9
    424c:	001e8480 	.word	0x001e8480
    4250:	00530005 	.word	0x00530005
    4254:	003e0005 	.word	0x003e0005
    4258:	00520005 	.word	0x00520005
    425c:	20000b88 	.word	0x20000b88
    4260:	42001000 	.word	0x42001000
    4264:	000023ad 	.word	0x000023ad

00004268 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    4268:	4b07      	ldr	r3, [pc, #28]	; (4288 <HAL_Radio_resources_init+0x20>)
    426a:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    426c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    426e:	2b00      	cmp	r3, #0
    4270:	d1fc      	bne.n	426c <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4272:	6813      	ldr	r3, [r2, #0]
    4274:	2102      	movs	r1, #2
    4276:	430b      	orrs	r3, r1
    4278:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    427a:	4b03      	ldr	r3, [pc, #12]	; (4288 <HAL_Radio_resources_init+0x20>)
    427c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    427e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    4280:	2b00      	cmp	r3, #0
    4282:	d1fc      	bne.n	427e <HAL_Radio_resources_init+0x16>
}
    4284:	4770      	bx	lr
    4286:	46c0      	nop			; (mov r8, r8)
    4288:	20000b88 	.word	0x20000b88

0000428c <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    428c:	4b06      	ldr	r3, [pc, #24]	; (42a8 <HAL_RadioDeInit+0x1c>)
    428e:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    4290:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4292:	2b00      	cmp	r3, #0
    4294:	d1fc      	bne.n	4290 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    4296:	338f      	adds	r3, #143	; 0x8f
    4298:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    429a:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    429c:	6813      	ldr	r3, [r2, #0]
    429e:	2102      	movs	r1, #2
    42a0:	438b      	bics	r3, r1
    42a2:	6013      	str	r3, [r2, #0]
}
    42a4:	4770      	bx	lr
    42a6:	46c0      	nop			; (mov r8, r8)
    42a8:	20000b88 	.word	0x20000b88

000042ac <RADIO_Reset>:
{
    42ac:	b570      	push	{r4, r5, r6, lr}
    42ae:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    42b0:	4c0a      	ldr	r4, [pc, #40]	; (42dc <RADIO_Reset+0x30>)
    42b2:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    42b4:	4d0a      	ldr	r5, [pc, #40]	; (42e0 <RADIO_Reset+0x34>)
    42b6:	2680      	movs	r6, #128	; 0x80
    42b8:	0236      	lsls	r6, r6, #8
    42ba:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    42bc:	2001      	movs	r0, #1
    42be:	4b09      	ldr	r3, [pc, #36]	; (42e4 <RADIO_Reset+0x38>)
    42c0:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    42c2:	a901      	add	r1, sp, #4
    42c4:	2300      	movs	r3, #0
    42c6:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    42c8:	2201      	movs	r2, #1
    42ca:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    42cc:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    42ce:	202f      	movs	r0, #47	; 0x2f
    42d0:	4b05      	ldr	r3, [pc, #20]	; (42e8 <RADIO_Reset+0x3c>)
    42d2:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    42d4:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    42d6:	47a0      	blx	r4
}
    42d8:	b002      	add	sp, #8
    42da:	bd70      	pop	{r4, r5, r6, pc}
    42dc:	00003ff5 	.word	0x00003ff5
    42e0:	40002880 	.word	0x40002880
    42e4:	00004549 	.word	0x00004549
    42e8:	00001bb5 	.word	0x00001bb5

000042ec <RADIO_RegisterWrite>:
{
    42ec:	b570      	push	{r4, r5, r6, lr}
    42ee:	0004      	movs	r4, r0
    42f0:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    42f2:	4b05      	ldr	r3, [pc, #20]	; (4308 <RADIO_RegisterWrite+0x1c>)
    42f4:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    42f6:	2080      	movs	r0, #128	; 0x80
    42f8:	4320      	orrs	r0, r4
    42fa:	4c04      	ldr	r4, [pc, #16]	; (430c <RADIO_RegisterWrite+0x20>)
    42fc:	47a0      	blx	r4
	HAL_SPISend(value);
    42fe:	0028      	movs	r0, r5
    4300:	47a0      	blx	r4
	HAL_SPICSDeassert();
    4302:	4b03      	ldr	r3, [pc, #12]	; (4310 <RADIO_RegisterWrite+0x24>)
    4304:	4798      	blx	r3
}
    4306:	bd70      	pop	{r4, r5, r6, pc}
    4308:	00004075 	.word	0x00004075
    430c:	00003fa1 	.word	0x00003fa1
    4310:	00004091 	.word	0x00004091

00004314 <RADIO_RegisterRead>:
{
    4314:	b510      	push	{r4, lr}
    4316:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    4318:	4b06      	ldr	r3, [pc, #24]	; (4334 <RADIO_RegisterRead+0x20>)
    431a:	4798      	blx	r3
	HAL_SPISend(reg);
    431c:	207f      	movs	r0, #127	; 0x7f
    431e:	4020      	ands	r0, r4
    4320:	4c05      	ldr	r4, [pc, #20]	; (4338 <RADIO_RegisterRead+0x24>)
    4322:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    4324:	20ff      	movs	r0, #255	; 0xff
    4326:	47a0      	blx	r4
    4328:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    432a:	4b04      	ldr	r3, [pc, #16]	; (433c <RADIO_RegisterRead+0x28>)
    432c:	4798      	blx	r3
}
    432e:	0020      	movs	r0, r4
    4330:	bd10      	pop	{r4, pc}
    4332:	46c0      	nop			; (mov r8, r8)
    4334:	00004075 	.word	0x00004075
    4338:	00003fa1 	.word	0x00003fa1
    433c:	00004091 	.word	0x00004091

00004340 <RADIO_FrameWrite>:
{
    4340:	b570      	push	{r4, r5, r6, lr}
    4342:	0004      	movs	r4, r0
    4344:	000e      	movs	r6, r1
    4346:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    4348:	4b0a      	ldr	r3, [pc, #40]	; (4374 <RADIO_FrameWrite+0x34>)
    434a:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    434c:	2080      	movs	r0, #128	; 0x80
    434e:	4320      	orrs	r0, r4
    4350:	4b09      	ldr	r3, [pc, #36]	; (4378 <RADIO_FrameWrite+0x38>)
    4352:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    4354:	2d00      	cmp	r5, #0
    4356:	d00a      	beq.n	436e <RADIO_FrameWrite+0x2e>
    4358:	0034      	movs	r4, r6
    435a:	3d01      	subs	r5, #1
    435c:	b2ed      	uxtb	r5, r5
    435e:	3501      	adds	r5, #1
    4360:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    4362:	4e05      	ldr	r6, [pc, #20]	; (4378 <RADIO_FrameWrite+0x38>)
    4364:	7820      	ldrb	r0, [r4, #0]
    4366:	47b0      	blx	r6
    4368:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    436a:	42ac      	cmp	r4, r5
    436c:	d1fa      	bne.n	4364 <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    436e:	4b03      	ldr	r3, [pc, #12]	; (437c <RADIO_FrameWrite+0x3c>)
    4370:	4798      	blx	r3
}
    4372:	bd70      	pop	{r4, r5, r6, pc}
    4374:	00004075 	.word	0x00004075
    4378:	00003fa1 	.word	0x00003fa1
    437c:	00004091 	.word	0x00004091

00004380 <RADIO_FrameRead>:
{
    4380:	b570      	push	{r4, r5, r6, lr}
    4382:	0004      	movs	r4, r0
    4384:	000e      	movs	r6, r1
    4386:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    4388:	4b0a      	ldr	r3, [pc, #40]	; (43b4 <RADIO_FrameRead+0x34>)
    438a:	4798      	blx	r3
    HAL_SPISend(offset);
    438c:	0020      	movs	r0, r4
    438e:	4b0a      	ldr	r3, [pc, #40]	; (43b8 <RADIO_FrameRead+0x38>)
    4390:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    4392:	2d00      	cmp	r5, #0
    4394:	d00b      	beq.n	43ae <RADIO_FrameRead+0x2e>
    4396:	0034      	movs	r4, r6
    4398:	3d01      	subs	r5, #1
    439a:	b2ed      	uxtb	r5, r5
    439c:	3501      	adds	r5, #1
    439e:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    43a0:	4e05      	ldr	r6, [pc, #20]	; (43b8 <RADIO_FrameRead+0x38>)
    43a2:	20ff      	movs	r0, #255	; 0xff
    43a4:	47b0      	blx	r6
    43a6:	7020      	strb	r0, [r4, #0]
    43a8:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    43aa:	42ac      	cmp	r4, r5
    43ac:	d1f9      	bne.n	43a2 <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    43ae:	4b03      	ldr	r3, [pc, #12]	; (43bc <RADIO_FrameRead+0x3c>)
    43b0:	4798      	blx	r3
}
    43b2:	bd70      	pop	{r4, r5, r6, pc}
    43b4:	00004075 	.word	0x00004075
    43b8:	00003fa1 	.word	0x00003fa1
    43bc:	00004091 	.word	0x00004091

000043c0 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    43c0:	2802      	cmp	r0, #2
    43c2:	d007      	beq.n	43d4 <HAL_RegisterDioInterruptHandler+0x14>
    43c4:	2804      	cmp	r0, #4
    43c6:	d008      	beq.n	43da <HAL_RegisterDioInterruptHandler+0x1a>
    43c8:	2801      	cmp	r0, #1
    43ca:	d000      	beq.n	43ce <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    43cc:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    43ce:	4b04      	ldr	r3, [pc, #16]	; (43e0 <HAL_RegisterDioInterruptHandler+0x20>)
    43d0:	6019      	str	r1, [r3, #0]
      break;
    43d2:	e7fb      	b.n	43cc <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    43d4:	4b03      	ldr	r3, [pc, #12]	; (43e4 <HAL_RegisterDioInterruptHandler+0x24>)
    43d6:	6019      	str	r1, [r3, #0]
      break;
    43d8:	e7f8      	b.n	43cc <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    43da:	4b03      	ldr	r3, [pc, #12]	; (43e8 <HAL_RegisterDioInterruptHandler+0x28>)
    43dc:	6019      	str	r1, [r3, #0]
}
    43de:	e7f5      	b.n	43cc <HAL_RegisterDioInterruptHandler+0xc>
    43e0:	20000b7c 	.word	0x20000b7c
    43e4:	20000b80 	.word	0x20000b80
    43e8:	20000b84 	.word	0x20000b84

000043ec <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    43ec:	2801      	cmp	r0, #1
    43ee:	d00a      	beq.n	4406 <HAL_EnableRFCtrl+0x1a>
    43f0:	2900      	cmp	r1, #0
    43f2:	d008      	beq.n	4406 <HAL_EnableRFCtrl+0x1a>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
   else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    43f4:	2802      	cmp	r0, #2
    43f6:	d10a      	bne.n	440e <HAL_EnableRFCtrl+0x22>
    43f8:	2901      	cmp	r1, #1
    43fa:	d108      	bne.n	440e <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    43fc:	2280      	movs	r2, #128	; 0x80
    43fe:	0192      	lsls	r2, r2, #6
    4400:	4b03      	ldr	r3, [pc, #12]	; (4410 <HAL_EnableRFCtrl+0x24>)
    4402:	615a      	str	r2, [r3, #20]
   {
	   port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
   }
#endif	
}
    4404:	e003      	b.n	440e <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    4406:	2280      	movs	r2, #128	; 0x80
    4408:	0192      	lsls	r2, r2, #6
    440a:	4b01      	ldr	r3, [pc, #4]	; (4410 <HAL_EnableRFCtrl+0x24>)
    440c:	619a      	str	r2, [r3, #24]
    440e:	4770      	bx	lr
    4410:	40002800 	.word	0x40002800

00004414 <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    4414:	2801      	cmp	r0, #1
    4416:	d001      	beq.n	441c <HAL_DisableRFCtrl+0x8>
    4418:	2900      	cmp	r1, #0
    441a:	d103      	bne.n	4424 <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    441c:	2280      	movs	r2, #128	; 0x80
    441e:	0192      	lsls	r2, r2, #6
    4420:	4b01      	ldr	r3, [pc, #4]	; (4428 <HAL_DisableRFCtrl+0x14>)
    4422:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    4424:	4770      	bx	lr
    4426:	46c0      	nop			; (mov r8, r8)
    4428:	40002800 	.word	0x40002800

0000442c <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    442c:	2002      	movs	r0, #2
    442e:	4770      	bx	lr

00004430 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    4430:	2000      	movs	r0, #0
    4432:	4770      	bx	lr

00004434 <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    4434:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    4436:	2280      	movs	r2, #128	; 0x80
    4438:	0092      	lsls	r2, r2, #2
    443a:	4b03      	ldr	r3, [pc, #12]	; (4448 <HAL_TCXOPowerOn+0x14>)
    443c:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    443e:	2002      	movs	r0, #2
    4440:	4b02      	ldr	r3, [pc, #8]	; (444c <HAL_TCXOPowerOn+0x18>)
    4442:	4798      	blx	r3
#endif
}
    4444:	bd10      	pop	{r4, pc}
    4446:	46c0      	nop			; (mov r8, r8)
    4448:	40002800 	.word	0x40002800
    444c:	00000e2d 	.word	0x00000e2d

00004450 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    4450:	2280      	movs	r2, #128	; 0x80
    4452:	0092      	lsls	r2, r2, #2
    4454:	4b01      	ldr	r3, [pc, #4]	; (445c <HAL_TCXOPowerOff+0xc>)
    4456:	615a      	str	r2, [r3, #20]
#ifdef TCXO_ENABLE
#ifndef TCXO_ALWAYS_ON
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
#endif
}
    4458:	4770      	bx	lr
    445a:	46c0      	nop			; (mov r8, r8)
    445c:	40002800 	.word	0x40002800

00004460 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    4460:	2801      	cmp	r0, #1
    4462:	d002      	beq.n	446a <HAL_Sleep+0xa>
    4464:	2802      	cmp	r0, #2
    4466:	d00c      	beq.n	4482 <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    4468:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    446a:	2204      	movs	r2, #4
    446c:	2380      	movs	r3, #128	; 0x80
    446e:	05db      	lsls	r3, r3, #23
    4470:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    4472:	001a      	movs	r2, r3
    4474:	7853      	ldrb	r3, [r2, #1]
    4476:	2b04      	cmp	r3, #4
    4478:	d1fc      	bne.n	4474 <HAL_Sleep+0x14>
  __ASM volatile ("dsb 0xF":::"memory");
    447a:	f3bf 8f4f 	dsb	sy
	__WFI();
    447e:	bf30      	wfi
    4480:	e7f2      	b.n	4468 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    4482:	2205      	movs	r2, #5
    4484:	2380      	movs	r3, #128	; 0x80
    4486:	05db      	lsls	r3, r3, #23
    4488:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    448a:	001a      	movs	r2, r3
    448c:	7853      	ldrb	r3, [r2, #1]
    448e:	2b05      	cmp	r3, #5
    4490:	d1fc      	bne.n	448c <HAL_Sleep+0x2c>
    4492:	f3bf 8f4f 	dsb	sy
	__WFI();
    4496:	bf30      	wfi
    4498:	e7e6      	b.n	4468 <HAL_Sleep+0x8>
	...

0000449c <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    449c:	b510      	push	{r4, lr}
    449e:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    44a0:	2201      	movs	r2, #1
    44a2:	466b      	mov	r3, sp
    44a4:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    44a6:	2300      	movs	r3, #0
    44a8:	4669      	mov	r1, sp
    44aa:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    44ac:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    44ae:	466a      	mov	r2, sp
    44b0:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    44b2:	3b01      	subs	r3, #1
    44b4:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    44b6:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    44b8:	4c04      	ldr	r4, [pc, #16]	; (44cc <SleepTimerInit+0x30>)
    44ba:	4905      	ldr	r1, [pc, #20]	; (44d0 <SleepTimerInit+0x34>)
    44bc:	0020      	movs	r0, r4
    44be:	4b05      	ldr	r3, [pc, #20]	; (44d4 <SleepTimerInit+0x38>)
    44c0:	4798      	blx	r3
	rtc_count_enable(&rtc);
    44c2:	0020      	movs	r0, r4
    44c4:	4b04      	ldr	r3, [pc, #16]	; (44d8 <SleepTimerInit+0x3c>)
    44c6:	4798      	blx	r3
}
    44c8:	b004      	add	sp, #16
    44ca:	bd10      	pop	{r4, pc}
    44cc:	200010f4 	.word	0x200010f4
    44d0:	40002000 	.word	0x40002000
    44d4:	00001d65 	.word	0x00001d65
    44d8:	00001be5 	.word	0x00001be5

000044dc <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    44dc:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    44de:	4802      	ldr	r0, [pc, #8]	; (44e8 <SleepTimerGetElapsedTime+0xc>)
    44e0:	4b02      	ldr	r3, [pc, #8]	; (44ec <SleepTimerGetElapsedTime+0x10>)
    44e2:	4798      	blx	r3
}
    44e4:	bd10      	pop	{r4, pc}
    44e6:	46c0      	nop			; (mov r8, r8)
    44e8:	200010f4 	.word	0x200010f4
    44ec:	00001cd5 	.word	0x00001cd5

000044f0 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    44f0:	b570      	push	{r4, r5, r6, lr}
    44f2:	0005      	movs	r5, r0
    44f4:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    44f6:	4c0a      	ldr	r4, [pc, #40]	; (4520 <SleepTimerStart+0x30>)
    44f8:	2100      	movs	r1, #0
    44fa:	0020      	movs	r0, r4
    44fc:	4b09      	ldr	r3, [pc, #36]	; (4524 <SleepTimerStart+0x34>)
    44fe:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    4500:	2208      	movs	r2, #8
    4502:	0031      	movs	r1, r6
    4504:	0020      	movs	r0, r4
    4506:	4b08      	ldr	r3, [pc, #32]	; (4528 <SleepTimerStart+0x38>)
    4508:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    450a:	2200      	movs	r2, #0
    450c:	0029      	movs	r1, r5
    450e:	0020      	movs	r0, r4
    4510:	4b06      	ldr	r3, [pc, #24]	; (452c <SleepTimerStart+0x3c>)
    4512:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    4514:	2108      	movs	r1, #8
    4516:	0020      	movs	r0, r4
    4518:	4b05      	ldr	r3, [pc, #20]	; (4530 <SleepTimerStart+0x40>)
    451a:	4798      	blx	r3
}
    451c:	bd70      	pop	{r4, r5, r6, pc}
    451e:	46c0      	nop			; (mov r8, r8)
    4520:	200010f4 	.word	0x200010f4
    4524:	00001c91 	.word	0x00001c91
    4528:	00001e01 	.word	0x00001e01
    452c:	00001d01 	.word	0x00001d01
    4530:	00001e3d 	.word	0x00001e3d

00004534 <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    4534:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    4536:	2108      	movs	r1, #8
    4538:	4801      	ldr	r0, [pc, #4]	; (4540 <SleepTimerStop+0xc>)
    453a:	4b02      	ldr	r3, [pc, #8]	; (4544 <SleepTimerStop+0x10>)
    453c:	4798      	blx	r3
}
    453e:	bd10      	pop	{r4, pc}
    4540:	200010f4 	.word	0x200010f4
    4544:	00001e81 	.word	0x00001e81

00004548 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    4548:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    454a:	2800      	cmp	r0, #0
    454c:	d103      	bne.n	4556 <SystemBlockingWaitMs+0xe>
    454e:	2001      	movs	r0, #1
    4550:	4b02      	ldr	r3, [pc, #8]	; (455c <SystemBlockingWaitMs+0x14>)
    4552:	4798      	blx	r3
#endif
}
    4554:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    4556:	4b02      	ldr	r3, [pc, #8]	; (4560 <SystemBlockingWaitMs+0x18>)
    4558:	4798      	blx	r3
    455a:	e7fb      	b.n	4554 <SystemBlockingWaitMs+0xc>
    455c:	00000e01 	.word	0x00000e01
    4560:	00000e2d 	.word	0x00000e2d

00004564 <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    4564:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    4566:	4b01      	ldr	r3, [pc, #4]	; (456c <system_enter_critical_section+0x8>)
    4568:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    456a:	bd10      	pop	{r4, pc}
    456c:	00000e59 	.word	0x00000e59

00004570 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    4570:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    4572:	4b01      	ldr	r3, [pc, #4]	; (4578 <system_leave_critical_section+0x8>)
    4574:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    4576:	bd10      	pop	{r4, pc}
    4578:	00000e99 	.word	0x00000e99

0000457c <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    457c:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    457e:	4b16      	ldr	r3, [pc, #88]	; (45d8 <PMM_Wakeup+0x5c>)
    4580:	781b      	ldrb	r3, [r3, #0]
    4582:	2b01      	cmp	r3, #1
    4584:	d000      	beq.n	4588 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    4586:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    4588:	2200      	movs	r2, #0
    458a:	4b13      	ldr	r3, [pc, #76]	; (45d8 <PMM_Wakeup+0x5c>)
    458c:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    458e:	4b13      	ldr	r3, [pc, #76]	; (45dc <PMM_Wakeup+0x60>)
    4590:	4798      	blx	r3
    4592:	4b13      	ldr	r3, [pc, #76]	; (45e0 <PMM_Wakeup+0x64>)
    4594:	4798      	blx	r3
    4596:	4913      	ldr	r1, [pc, #76]	; (45e4 <PMM_Wakeup+0x68>)
    4598:	4b13      	ldr	r3, [pc, #76]	; (45e8 <PMM_Wakeup+0x6c>)
    459a:	4798      	blx	r3
    459c:	4b13      	ldr	r3, [pc, #76]	; (45ec <PMM_Wakeup+0x70>)
    459e:	4798      	blx	r3
    45a0:	0004      	movs	r4, r0
    45a2:	000d      	movs	r5, r1
        SleepTimerStop();
    45a4:	4b12      	ldr	r3, [pc, #72]	; (45f0 <PMM_Wakeup+0x74>)
    45a6:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    45a8:	0020      	movs	r0, r4
    45aa:	0029      	movs	r1, r5
    45ac:	4b11      	ldr	r3, [pc, #68]	; (45f4 <PMM_Wakeup+0x78>)
    45ae:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    45b0:	4b11      	ldr	r3, [pc, #68]	; (45f8 <PMM_Wakeup+0x7c>)
    45b2:	681b      	ldr	r3, [r3, #0]
    45b4:	2b00      	cmp	r3, #0
    45b6:	d0e6      	beq.n	4586 <PMM_Wakeup+0xa>
    45b8:	689e      	ldr	r6, [r3, #8]
    45ba:	2e00      	cmp	r6, #0
    45bc:	d0e3      	beq.n	4586 <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    45be:	22fa      	movs	r2, #250	; 0xfa
    45c0:	0092      	lsls	r2, r2, #2
    45c2:	2300      	movs	r3, #0
    45c4:	0020      	movs	r0, r4
    45c6:	0029      	movs	r1, r5
    45c8:	4c0c      	ldr	r4, [pc, #48]	; (45fc <PMM_Wakeup+0x80>)
    45ca:	47a0      	blx	r4
    45cc:	47b0      	blx	r6
            sleepReq = NULL;
    45ce:	2200      	movs	r2, #0
    45d0:	4b09      	ldr	r3, [pc, #36]	; (45f8 <PMM_Wakeup+0x7c>)
    45d2:	601a      	str	r2, [r3, #0]
}
    45d4:	e7d7      	b.n	4586 <PMM_Wakeup+0xa>
    45d6:	46c0      	nop			; (mov r8, r8)
    45d8:	20000b94 	.word	0x20000b94
    45dc:	000044dd 	.word	0x000044dd
    45e0:	0001381d 	.word	0x0001381d
    45e4:	41f423d7 	.word	0x41f423d7
    45e8:	000131c5 	.word	0x000131c5
    45ec:	00012901 	.word	0x00012901
    45f0:	00004535 	.word	0x00004535
    45f4:	0000b3a9 	.word	0x0000b3a9
    45f8:	20000b98 	.word	0x20000b98
    45fc:	00012801 	.word	0x00012801

00004600 <PMM_Sleep>:
{
    4600:	b570      	push	{r4, r5, r6, lr}
    4602:	1e04      	subs	r4, r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    4604:	d05d      	beq.n	46c2 <PMM_Sleep+0xc2>
    4606:	4b30      	ldr	r3, [pc, #192]	; (46c8 <PMM_Sleep+0xc8>)
    4608:	781b      	ldrb	r3, [r3, #0]
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    460a:	2000      	movs	r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    460c:	2b00      	cmp	r3, #0
    460e:	d000      	beq.n	4612 <PMM_Sleep+0x12>
}
    4610:	bd70      	pop	{r4, r5, r6, pc}
        canSleep = SYSTEM_ReadyToSleep();
    4612:	4b2e      	ldr	r3, [pc, #184]	; (46cc <PMM_Sleep+0xcc>)
    4614:	4798      	blx	r3
    4616:	0003      	movs	r3, r0
            return status;
    4618:	2000      	movs	r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    461a:	2b00      	cmp	r3, #0
    461c:	d0f8      	beq.n	4610 <PMM_Sleep+0x10>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    461e:	6823      	ldr	r3, [r4, #0]
    4620:	4a2b      	ldr	r2, [pc, #172]	; (46d0 <PMM_Sleep+0xd0>)
    4622:	4694      	mov	ip, r2
    4624:	4463      	add	r3, ip
        if ( false == canSleep )
    4626:	4a2b      	ldr	r2, [pc, #172]	; (46d4 <PMM_Sleep+0xd4>)
    4628:	4293      	cmp	r3, r2
    462a:	d8f1      	bhi.n	4610 <PMM_Sleep+0x10>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    462c:	7923      	ldrb	r3, [r4, #4]
    462e:	2b02      	cmp	r3, #2
    4630:	d029      	beq.n	4686 <PMM_Sleep+0x86>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    4632:	2b01      	cmp	r3, #1
    4634:	d02d      	beq.n	4692 <PMM_Sleep+0x92>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    4636:	2501      	movs	r5, #1
    4638:	426d      	negs	r5, r5
        if ( canSleep && SYSTEM_ReadyToSleep() )
    463a:	4b24      	ldr	r3, [pc, #144]	; (46cc <PMM_Sleep+0xcc>)
    463c:	4798      	blx	r3
    463e:	0003      	movs	r3, r0
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4640:	2000      	movs	r0, #0
        if ( canSleep && SYSTEM_ReadyToSleep() )
    4642:	2b00      	cmp	r3, #0
    4644:	d0e4      	beq.n	4610 <PMM_Sleep+0x10>
            SystemTimerSuspend();
    4646:	4b24      	ldr	r3, [pc, #144]	; (46d8 <PMM_Sleep+0xd8>)
    4648:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    464a:	0028      	movs	r0, r5
    464c:	380a      	subs	r0, #10
    464e:	4b23      	ldr	r3, [pc, #140]	; (46dc <PMM_Sleep+0xdc>)
    4650:	4798      	blx	r3
    4652:	4923      	ldr	r1, [pc, #140]	; (46e0 <PMM_Sleep+0xe0>)
    4654:	4b23      	ldr	r3, [pc, #140]	; (46e4 <PMM_Sleep+0xe4>)
    4656:	4798      	blx	r3
    4658:	4b23      	ldr	r3, [pc, #140]	; (46e8 <PMM_Sleep+0xe8>)
    465a:	4798      	blx	r3
    465c:	4923      	ldr	r1, [pc, #140]	; (46ec <PMM_Sleep+0xec>)
    465e:	4b24      	ldr	r3, [pc, #144]	; (46f0 <PMM_Sleep+0xf0>)
    4660:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    4662:	2201      	movs	r2, #1
    4664:	4b18      	ldr	r3, [pc, #96]	; (46c8 <PMM_Sleep+0xc8>)
    4666:	701a      	strb	r2, [r3, #0]
            sleepReq = req;
    4668:	4b22      	ldr	r3, [pc, #136]	; (46f4 <PMM_Sleep+0xf4>)
    466a:	601c      	str	r4, [r3, #0]
GCLK->GENCTRL[0].reg =(GCLK_GENCTRL_SRC_XOSC32K | GCLK_GENCTRL_GENEN |GCLK_GENCTRL_RUNSTDBY) ;
    466c:	4a22      	ldr	r2, [pc, #136]	; (46f8 <PMM_Sleep+0xf8>)
    466e:	4b23      	ldr	r3, [pc, #140]	; (46fc <PMM_Sleep+0xfc>)
    4670:	621a      	str	r2, [r3, #32]
while((GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL_GCLK0)) ;
    4672:	0019      	movs	r1, r3
    4674:	2204      	movs	r2, #4
    4676:	684b      	ldr	r3, [r1, #4]
    4678:	421a      	tst	r2, r3
    467a:	d1fc      	bne.n	4676 <PMM_Sleep+0x76>
            HAL_Sleep(req->sleep_mode);
    467c:	7920      	ldrb	r0, [r4, #4]
    467e:	4b20      	ldr	r3, [pc, #128]	; (4700 <PMM_Sleep+0x100>)
    4680:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    4682:	2001      	movs	r0, #1
    4684:	e7c4      	b.n	4610 <PMM_Sleep+0x10>
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    4686:	4b1f      	ldr	r3, [pc, #124]	; (4704 <PMM_Sleep+0x104>)
    4688:	4798      	blx	r3
        if ( canSleep && SYSTEM_ReadyToSleep() )
    468a:	1c43      	adds	r3, r0, #1
    468c:	d017      	beq.n	46be <PMM_Sleep+0xbe>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    468e:	2000      	movs	r0, #0
    4690:	e7be      	b.n	4610 <PMM_Sleep+0x10>
            sysSleepTime = SwTimerNextExpiryDuration();
    4692:	4b1c      	ldr	r3, [pc, #112]	; (4704 <PMM_Sleep+0x104>)
    4694:	4798      	blx	r3
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    4696:	1c43      	adds	r3, r0, #1
    4698:	d00b      	beq.n	46b2 <PMM_Sleep+0xb2>
    469a:	21fa      	movs	r1, #250	; 0xfa
    469c:	0089      	lsls	r1, r1, #2
    469e:	4b1a      	ldr	r3, [pc, #104]	; (4708 <PMM_Sleep+0x108>)
    46a0:	4798      	blx	r3
    46a2:	0003      	movs	r3, r0
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    46a4:	4a0a      	ldr	r2, [pc, #40]	; (46d0 <PMM_Sleep+0xd0>)
    46a6:	1881      	adds	r1, r0, r2
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    46a8:	4a0a      	ldr	r2, [pc, #40]	; (46d4 <PMM_Sleep+0xd4>)
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    46aa:	2000      	movs	r0, #0
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    46ac:	4291      	cmp	r1, r2
    46ae:	d8af      	bhi.n	4610 <PMM_Sleep+0x10>
    46b0:	e000      	b.n	46b4 <PMM_Sleep+0xb4>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    46b2:	4b16      	ldr	r3, [pc, #88]	; (470c <PMM_Sleep+0x10c>)
    46b4:	6825      	ldr	r5, [r4, #0]
    46b6:	429d      	cmp	r5, r3
    46b8:	d9bf      	bls.n	463a <PMM_Sleep+0x3a>
    46ba:	001d      	movs	r5, r3
    46bc:	e7bd      	b.n	463a <PMM_Sleep+0x3a>
            sysSleepTime = req->sleepTimeMs;
    46be:	6825      	ldr	r5, [r4, #0]
    46c0:	e7bb      	b.n	463a <PMM_Sleep+0x3a>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    46c2:	2000      	movs	r0, #0
    46c4:	e7a4      	b.n	4610 <PMM_Sleep+0x10>
    46c6:	46c0      	nop			; (mov r8, r8)
    46c8:	20000b94 	.word	0x20000b94
    46cc:	0000b56d 	.word	0x0000b56d
    46d0:	fffffc18 	.word	0xfffffc18
    46d4:	07cebbc8 	.word	0x07cebbc8
    46d8:	0000b375 	.word	0x0000b375
    46dc:	0001381d 	.word	0x0001381d
    46e0:	42031375 	.word	0x42031375
    46e4:	000131c5 	.word	0x000131c5
    46e8:	00012895 	.word	0x00012895
    46ec:	0000457d 	.word	0x0000457d
    46f0:	000044f1 	.word	0x000044f1
    46f4:	20000b98 	.word	0x20000b98
    46f8:	00002105 	.word	0x00002105
    46fc:	40001800 	.word	0x40001800
    4700:	00004461 	.word	0x00004461
    4704:	0000b0b1 	.word	0x0000b0b1
    4708:	00012425 	.word	0x00012425
    470c:	07cebfb0 	.word	0x07cebfb0

00004710 <LorawanReg_AS_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AS_Pds_Cb(void)
{
	; // nothing to do
}
    4710:	4770      	bx	lr
	...

00004714 <LORAReg_InitAS>:
{
    4714:	b570      	push	{r4, r5, r6, lr}
    4716:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AS;
    4718:	4b8e      	ldr	r3, [pc, #568]	; (4954 <LORAReg_InitAS+0x240>)
    471a:	2103      	movs	r1, #3
    471c:	2226      	movs	r2, #38	; 0x26
    471e:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_AS;
    4720:	2410      	movs	r4, #16
    4722:	3204      	adds	r2, #4
    4724:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_AS;
    4726:	3a29      	subs	r2, #41	; 0x29
    4728:	3126      	adds	r1, #38	; 0x26
    472a:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
    472c:	3902      	subs	r1, #2
    472e:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4730:	001a      	movs	r2, r3
    4732:	3283      	adds	r2, #131	; 0x83
    4734:	2100      	movs	r1, #0
    4736:	711a      	strb	r2, [r3, #4]
    4738:	0a15      	lsrs	r5, r2, #8
    473a:	715d      	strb	r5, [r3, #5]
    473c:	0c15      	lsrs	r5, r2, #16
    473e:	719d      	strb	r5, [r3, #6]
    4740:	0e12      	lsrs	r2, r2, #24
    4742:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4744:	001a      	movs	r2, r3
    4746:	3243      	adds	r2, #67	; 0x43
    4748:	701a      	strb	r2, [r3, #0]
    474a:	0a15      	lsrs	r5, r2, #8
    474c:	705d      	strb	r5, [r3, #1]
    474e:	0c15      	lsrs	r5, r2, #16
    4750:	709d      	strb	r5, [r3, #2]
    4752:	0e12      	lsrs	r2, r2, #24
    4754:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    4756:	001a      	movs	r2, r3
    4758:	32a3      	adds	r2, #163	; 0xa3
    475a:	721a      	strb	r2, [r3, #8]
    475c:	0a15      	lsrs	r5, r2, #8
    475e:	725d      	strb	r5, [r3, #9]
    4760:	0c15      	lsrs	r5, r2, #16
    4762:	729d      	strb	r5, [r3, #10]
    4764:	0e12      	lsrs	r2, r2, #24
    4766:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    4768:	001a      	movs	r2, r3
    476a:	3264      	adds	r2, #100	; 0x64
    476c:	32ff      	adds	r2, #255	; 0xff
    476e:	741a      	strb	r2, [r3, #16]
    4770:	0a15      	lsrs	r5, r2, #8
    4772:	745d      	strb	r5, [r3, #17]
    4774:	0c15      	lsrs	r5, r2, #16
    4776:	749d      	strb	r5, [r3, #18]
    4778:	0e12      	lsrs	r2, r2, #24
    477a:	74da      	strb	r2, [r3, #19]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    477c:	001a      	movs	r2, r3
    477e:	3234      	adds	r2, #52	; 0x34
    4780:	751a      	strb	r2, [r3, #20]
    4782:	0a15      	lsrs	r5, r2, #8
    4784:	755d      	strb	r5, [r3, #21]
    4786:	0c15      	lsrs	r5, r2, #16
    4788:	759d      	strb	r5, [r3, #22]
    478a:	0e12      	lsrs	r2, r2, #24
    478c:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    478e:	001a      	movs	r2, r3
    4790:	323d      	adds	r2, #61	; 0x3d
    4792:	761a      	strb	r2, [r3, #24]
    4794:	0a15      	lsrs	r5, r2, #8
    4796:	765d      	strb	r5, [r3, #25]
    4798:	0c15      	lsrs	r5, r2, #16
    479a:	769d      	strb	r5, [r3, #26]
    479c:	0e12      	lsrs	r2, r2, #24
    479e:	76da      	strb	r2, [r3, #27]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    47a0:	001a      	movs	r2, r3
    47a2:	32c4      	adds	r2, #196	; 0xc4
    47a4:	32ff      	adds	r2, #255	; 0xff
    47a6:	731a      	strb	r2, [r3, #12]
    47a8:	0a15      	lsrs	r5, r2, #8
    47aa:	735d      	strb	r5, [r3, #13]
    47ac:	0c15      	lsrs	r5, r2, #16
    47ae:	739d      	strb	r5, [r3, #14]
    47b0:	0e12      	lsrs	r2, r2, #24
    47b2:	73da      	strb	r2, [r3, #15]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AS;
    47b4:	2202      	movs	r2, #2
    47b6:	2522      	movs	r5, #34	; 0x22
    47b8:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AS;
    47ba:	3501      	adds	r5, #1
    47bc:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AS;	
    47be:	2500      	movs	r5, #0
    47c0:	771d      	strb	r5, [r3, #28]
    47c2:	3d16      	subs	r5, #22
    47c4:	775d      	strb	r5, [r3, #29]
    47c6:	351c      	adds	r5, #28
    47c8:	779d      	strb	r5, [r3, #30]
    47ca:	3531      	adds	r5, #49	; 0x31
    47cc:	77dd      	strb	r5, [r3, #31]
	RegParams.MinNewChIndex = NEW_CHANNEL_INDEX_AS;
    47ce:	3d16      	subs	r5, #22
    47d0:	555a      	strb	r2, [r3, r5]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AS;
    47d2:	2632      	movs	r6, #50	; 0x32
    47d4:	3d01      	subs	r5, #1
    47d6:	555e      	strb	r6, [r3, r5]
	RegParams.minDataRate = MAC_DATARATE_MIN_AS;
    47d8:	3d19      	subs	r5, #25
    47da:	3e0e      	subs	r6, #14
    47dc:	559d      	strb	r5, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AS;
    47de:	3601      	adds	r6, #1
    47e0:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    47e2:	3607      	adds	r6, #7
    47e4:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwrIndx = MAX_TX_PWR_INDEX_AS;
    47e6:	3601      	adds	r6, #1
    47e8:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwr = DEFAULT_EIRP_AS;
    47ea:	3521      	adds	r5, #33	; 0x21
    47ec:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    47ee:	34b1      	adds	r4, #177	; 0xb1
    47f0:	34ff      	adds	r4, #255	; 0xff
    47f2:	551a      	strb	r2, [r3, r4]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    47f4:	4a58      	ldr	r2, [pc, #352]	; (4958 <LORAReg_InitAS+0x244>)
    47f6:	7815      	ldrb	r5, [r2, #0]
    47f8:	2468      	movs	r4, #104	; 0x68
    47fa:	34ff      	adds	r4, #255	; 0xff
    47fc:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    47fe:	7855      	ldrb	r5, [r2, #1]
    4800:	3c2b      	subs	r4, #43	; 0x2b
    4802:	3cff      	subs	r4, #255	; 0xff
    4804:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    4806:	7894      	ldrb	r4, [r2, #2]
    4808:	223c      	movs	r2, #60	; 0x3c
    480a:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    480c:	2400      	movs	r4, #0
    480e:	3a04      	subs	r2, #4
    4810:	549c      	strb	r4, [r3, r2]
    4812:	3201      	adds	r2, #1
    4814:	549c      	strb	r4, [r3, r2]
    4816:	3201      	adds	r2, #1
    4818:	549c      	strb	r4, [r3, r2]
    481a:	3201      	adds	r2, #1
    481c:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    481e:	3207      	adds	r2, #7
    4820:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    4822:	001a      	movs	r2, r3
    4824:	323e      	adds	r2, #62	; 0x3e
    4826:	7011      	strb	r1, [r2, #0]
    4828:	7051      	strb	r1, [r2, #1]
    482a:	7091      	strb	r1, [r2, #2]
    482c:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    482e:	31c3      	adds	r1, #195	; 0xc3
    4830:	31ff      	adds	r1, #255	; 0xff
    4832:	5c5a      	ldrb	r2, [r3, r1]
    4834:	2401      	movs	r4, #1
    4836:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    4838:	2402      	movs	r4, #2
    483a:	4322      	orrs	r2, r4
    483c:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    483e:	222e      	movs	r2, #46	; 0x2e
    4840:	5498      	strb	r0, [r3, r2]
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    4842:	3806      	subs	r0, #6
		result =  LORAWAN_INVALID_PARAMETER;
    4844:	240a      	movs	r4, #10
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    4846:	2808      	cmp	r0, #8
    4848:	d91a      	bls.n	4880 <LORAReg_InitAS+0x16c>
	if(!initialized)
    484a:	4b44      	ldr	r3, [pc, #272]	; (495c <LORAReg_InitAS+0x248>)
    484c:	781b      	ldrb	r3, [r3, #0]
    484e:	2b00      	cmp	r3, #0
    4850:	d102      	bne.n	4858 <LORAReg_InitAS+0x144>
		initialized = true;
    4852:	2201      	movs	r2, #1
    4854:	4b41      	ldr	r3, [pc, #260]	; (495c <LORAReg_InitAS+0x248>)
    4856:	701a      	strb	r2, [r3, #0]
    LORAREG_InitGetAttrFnPtrsAS();	
    4858:	4b41      	ldr	r3, [pc, #260]	; (4960 <LORAReg_InitAS+0x24c>)
    485a:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAS();
    485c:	4b41      	ldr	r3, [pc, #260]	; (4964 <LORAReg_InitAS+0x250>)
    485e:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAS();
    4860:	4b41      	ldr	r3, [pc, #260]	; (4968 <LORAReg_InitAS+0x254>)
    4862:	4798      	blx	r3
	PDS_STORE(RegParams.regParamItems.band_item_id);
    4864:	4b3b      	ldr	r3, [pc, #236]	; (4954 <LORAReg_InitAS+0x240>)
    4866:	4a41      	ldr	r2, [pc, #260]	; (496c <LORAReg_InitAS+0x258>)
    4868:	5c9a      	ldrb	r2, [r3, r2]
    486a:	4941      	ldr	r1, [pc, #260]	; (4970 <LORAReg_InitAS+0x25c>)
    486c:	5c58      	ldrb	r0, [r3, r1]
    486e:	0200      	lsls	r0, r0, #8
    4870:	4310      	orrs	r0, r2
    4872:	b2c1      	uxtb	r1, r0
    4874:	0a00      	lsrs	r0, r0, #8
    4876:	4b3f      	ldr	r3, [pc, #252]	; (4974 <LORAReg_InitAS+0x260>)
    4878:	4798      	blx	r3
}
    487a:	0020      	movs	r0, r4
    487c:	b006      	add	sp, #24
    487e:	bd70      	pop	{r4, r5, r6, pc}
	memcpy (RegParams.pChParams, DefaultChannels923, sizeof(DefaultChannels923));
    4880:	001c      	movs	r4, r3
    4882:	0018      	movs	r0, r3
    4884:	3083      	adds	r0, #131	; 0x83
    4886:	3a2a      	subs	r2, #42	; 0x2a
    4888:	493b      	ldr	r1, [pc, #236]	; (4978 <LORAReg_InitAS+0x264>)
    488a:	4d3c      	ldr	r5, [pc, #240]	; (497c <LORAReg_InitAS+0x268>)
    488c:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923, sizeof(AdvChannels923));
    488e:	0020      	movs	r0, r4
    4890:	30a3      	adds	r0, #163	; 0xa3
    4892:	2218      	movs	r2, #24
    4894:	493a      	ldr	r1, [pc, #232]	; (4980 <LORAReg_InitAS+0x26c>)
    4896:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams923, sizeof(SubBandParams923) );
    4898:	0020      	movs	r0, r4
    489a:	30c4      	adds	r0, #196	; 0xc4
    489c:	30ff      	adds	r0, #255	; 0xff
    489e:	220c      	movs	r2, #12
    48a0:	4938      	ldr	r1, [pc, #224]	; (4984 <LORAReg_InitAS+0x270>)
    48a2:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle923,sizeof(SubBandDutyCycle923));
    48a4:	0020      	movs	r0, r4
    48a6:	30ae      	adds	r0, #174	; 0xae
    48a8:	30ff      	adds	r0, #255	; 0xff
    48aa:	2202      	movs	r2, #2
    48ac:	4936      	ldr	r1, [pc, #216]	; (4988 <LORAReg_InitAS+0x274>)
    48ae:	47a8      	blx	r5
    48b0:	2302      	movs	r3, #2
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    48b2:	4828      	ldr	r0, [pc, #160]	; (4954 <LORAReg_InitAS+0x240>)
    48b4:	25ff      	movs	r5, #255	; 0xff
	for (i = 2; i < RegParams.maxChannels; i++)
    48b6:	242a      	movs	r4, #42	; 0x2a
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    48b8:	7902      	ldrb	r2, [r0, #4]
    48ba:	7941      	ldrb	r1, [r0, #5]
    48bc:	0209      	lsls	r1, r1, #8
    48be:	4311      	orrs	r1, r2
    48c0:	7982      	ldrb	r2, [r0, #6]
    48c2:	0412      	lsls	r2, r2, #16
    48c4:	4311      	orrs	r1, r2
    48c6:	79c2      	ldrb	r2, [r0, #7]
    48c8:	0612      	lsls	r2, r2, #24
    48ca:	430a      	orrs	r2, r1
    48cc:	0059      	lsls	r1, r3, #1
    48ce:	188a      	adds	r2, r1, r2
    48d0:	7055      	strb	r5, [r2, #1]
	for (i = 2; i < RegParams.maxChannels; i++)
    48d2:	3301      	adds	r3, #1
    48d4:	b2db      	uxtb	r3, r3
    48d6:	5702      	ldrsb	r2, [r0, r4]
    48d8:	4293      	cmp	r3, r2
    48da:	dbed      	blt.n	48b8 <LORAReg_InitAS+0x1a4>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_AS;
    48dc:	4c1d      	ldr	r4, [pc, #116]	; (4954 <LORAReg_InitAS+0x240>)
    48de:	2210      	movs	r2, #16
    48e0:	23c2      	movs	r3, #194	; 0xc2
    48e2:	33ff      	adds	r3, #255	; 0xff
    48e4:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsAS, sizeof(DefaultDrParamsAS) );
    48e6:	7820      	ldrb	r0, [r4, #0]
    48e8:	7863      	ldrb	r3, [r4, #1]
    48ea:	021b      	lsls	r3, r3, #8
    48ec:	4303      	orrs	r3, r0
    48ee:	78a0      	ldrb	r0, [r4, #2]
    48f0:	0400      	lsls	r0, r0, #16
    48f2:	4303      	orrs	r3, r0
    48f4:	78e0      	ldrb	r0, [r4, #3]
    48f6:	0600      	lsls	r0, r0, #24
    48f8:	4318      	orrs	r0, r3
    48fa:	3230      	adds	r2, #48	; 0x30
    48fc:	4923      	ldr	r1, [pc, #140]	; (498c <LORAReg_InitAS+0x278>)
    48fe:	4b1f      	ldr	r3, [pc, #124]	; (497c <LORAReg_InitAS+0x268>)
    4900:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_AS_05_IDX;
    4902:	2304      	movs	r3, #4
    4904:	2104      	movs	r1, #4
    4906:	4a22      	ldr	r2, [pc, #136]	; (4990 <LORAReg_InitAS+0x27c>)
    4908:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AS_CH_PARAM_1;
    490a:	2100      	movs	r1, #0
    490c:	4a21      	ldr	r2, [pc, #132]	; (4994 <LORAReg_InitAS+0x280>)
    490e:	54a1      	strb	r1, [r4, r2]
    4910:	18a2      	adds	r2, r4, r2
    4912:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_AS_CH_PARAM_2;
    4914:	3101      	adds	r1, #1
    4916:	2284      	movs	r2, #132	; 0x84
    4918:	0092      	lsls	r2, r2, #2
    491a:	54a1      	strb	r1, [r4, r2]
    491c:	18a2      	adds	r2, r4, r2
    491e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = PDS_REG_AS_BAND;
    4920:	3101      	adds	r1, #1
    4922:	4a12      	ldr	r2, [pc, #72]	; (496c <LORAReg_InitAS+0x258>)
    4924:	54a1      	strb	r1, [r4, r2]
    4926:	18a2      	adds	r2, r4, r2
    4928:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    492a:	2200      	movs	r2, #0
    492c:	2383      	movs	r3, #131	; 0x83
    492e:	009b      	lsls	r3, r3, #2
    4930:	54e2      	strb	r2, [r4, r3]
    4932:	469c      	mov	ip, r3
    4934:	4464      	add	r4, ip
    4936:	2300      	movs	r3, #0
    4938:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegAsPdsOps;
    493a:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_AS_MAX_VALUE & 0x00FF);
    493c:	3203      	adds	r2, #3
    493e:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_AS_Pds_Cb;
    4940:	4a15      	ldr	r2, [pc, #84]	; (4998 <LORAReg_InitAS+0x284>)
		PDS_RegFile(PDS_FILE_REG_AS_05_IDX,filemarks);
    4942:	9200      	str	r2, [sp, #0]
    4944:	4915      	ldr	r1, [pc, #84]	; (499c <LORAReg_InitAS+0x288>)
    4946:	9a03      	ldr	r2, [sp, #12]
    4948:	4b15      	ldr	r3, [pc, #84]	; (49a0 <LORAReg_InitAS+0x28c>)
    494a:	2004      	movs	r0, #4
    494c:	4c15      	ldr	r4, [pc, #84]	; (49a4 <LORAReg_InitAS+0x290>)
    494e:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4950:	2408      	movs	r4, #8
    4952:	e77a      	b.n	484a <LORAReg_InitAS+0x136>
    4954:	20001350 	.word	0x20001350
    4958:	2000134c 	.word	0x2000134c
    495c:	20000b9c 	.word	0x20000b9c
    4960:	00008ea9 	.word	0x00008ea9
    4964:	000095d9 	.word	0x000095d9
    4968:	000098ad 	.word	0x000098ad
    496c:	00000212 	.word	0x00000212
    4970:	00000213 	.word	0x00000213
    4974:	0000a0e1 	.word	0x0000a0e1
    4978:	0001c6d8 	.word	0x0001c6d8
    497c:	00015bd5 	.word	0x00015bd5
    4980:	0001c6c0 	.word	0x0001c6c0
    4984:	0001c720 	.word	0x0001c720
    4988:	0001c71c 	.word	0x0001c71c
    498c:	0001c6dc 	.word	0x0001c6dc
    4990:	0000020b 	.word	0x0000020b
    4994:	0000020e 	.word	0x0000020e
    4998:	00004711 	.word	0x00004711
    499c:	2000112c 	.word	0x2000112c
    49a0:	0001c72c 	.word	0x0001c72c
    49a4:	0000a145 	.word	0x0000a145

000049a8 <LorawanReg_AU_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AU_Pds_Cb(void)
{
	
}
    49a8:	4770      	bx	lr
	...

000049ac <LORAReg_InitAU>:
{
    49ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    49ae:	46de      	mov	lr, fp
    49b0:	4657      	mov	r7, sl
    49b2:	464e      	mov	r6, r9
    49b4:	4645      	mov	r5, r8
    49b6:	b5e0      	push	{r5, r6, r7, lr}
    49b8:	b087      	sub	sp, #28
    49ba:	4683      	mov	fp, r0
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AU;
    49bc:	4c83      	ldr	r4, [pc, #524]	; (4bcc <LORAReg_InitAU+0x220>)
    49be:	2103      	movs	r1, #3
    49c0:	2326      	movs	r3, #38	; 0x26
    49c2:	54e1      	strb	r1, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_AU_NA;
    49c4:	3145      	adds	r1, #69	; 0x45
    49c6:	3304      	adds	r3, #4
    49c8:	54e1      	strb	r1, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    49ca:	3941      	subs	r1, #65	; 0x41
    49cc:	3b03      	subs	r3, #3
    49ce:	54e1      	strb	r1, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    49d0:	0020      	movs	r0, r4
    49d2:	30b3      	adds	r0, #179	; 0xb3
    49d4:	2600      	movs	r6, #0
    49d6:	7120      	strb	r0, [r4, #4]
    49d8:	0a03      	lsrs	r3, r0, #8
    49da:	7163      	strb	r3, [r4, #5]
    49dc:	0c03      	lsrs	r3, r0, #16
    49de:	71a3      	strb	r3, [r4, #6]
    49e0:	0e03      	lsrs	r3, r0, #24
    49e2:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    49e4:	2343      	movs	r3, #67	; 0x43
    49e6:	4698      	mov	r8, r3
    49e8:	44a0      	add	r8, r4
    49ea:	4643      	mov	r3, r8
    49ec:	7023      	strb	r3, [r4, #0]
    49ee:	4643      	mov	r3, r8
    49f0:	0a1b      	lsrs	r3, r3, #8
    49f2:	7063      	strb	r3, [r4, #1]
    49f4:	4643      	mov	r3, r8
    49f6:	0c1b      	lsrs	r3, r3, #16
    49f8:	70a3      	strb	r3, [r4, #2]
    49fa:	4643      	mov	r3, r8
    49fc:	0e1b      	lsrs	r3, r3, #24
    49fe:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    4a00:	2321      	movs	r3, #33	; 0x21
    4a02:	31f8      	adds	r1, #248	; 0xf8
    4a04:	54e1      	strb	r1, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AU;
    4a06:	2508      	movs	r5, #8
    4a08:	2708      	movs	r7, #8
    4a0a:	3301      	adds	r3, #1
    4a0c:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AU;
    4a0e:	3301      	adds	r3, #1
    4a10:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AU;
    4a12:	3b83      	subs	r3, #131	; 0x83
    4a14:	469c      	mov	ip, r3
    4a16:	7723      	strb	r3, [r4, #28]
    4a18:	2370      	movs	r3, #112	; 0x70
    4a1a:	7763      	strb	r3, [r4, #29]
    4a1c:	77a7      	strb	r7, [r4, #30]
    4a1e:	3b39      	subs	r3, #57	; 0x39
    4a20:	77e3      	strb	r3, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AU;
    4a22:	39c7      	subs	r1, #199	; 0xc7
    4a24:	3b17      	subs	r3, #23
    4a26:	54e1      	strb	r1, [r4, r3]
	RegParams.minDataRate = MAC_DATARATE_MIN_AU;
    4a28:	2224      	movs	r2, #36	; 0x24
    4a2a:	3b1a      	subs	r3, #26
    4a2c:	54a3      	strb	r3, [r4, r2]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AU;
    4a2e:	3201      	adds	r2, #1
    4a30:	54a6      	strb	r6, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    4a32:	321b      	adds	r2, #27
    4a34:	4692      	mov	sl, r2
    4a36:	2254      	movs	r2, #84	; 0x54
    4a38:	32ff      	adds	r2, #255	; 0xff
    4a3a:	4653      	mov	r3, sl
    4a3c:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    4a3e:	23aa      	movs	r3, #170	; 0xaa
    4a40:	005b      	lsls	r3, r3, #1
    4a42:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    4a44:	2350      	movs	r3, #80	; 0x50
    4a46:	33ff      	adds	r3, #255	; 0xff
    4a48:	54e6      	strb	r6, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR6;
    4a4a:	3301      	adds	r3, #1
    4a4c:	3a4e      	subs	r2, #78	; 0x4e
    4a4e:	3aff      	subs	r2, #255	; 0xff
    4a50:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    4a52:	2352      	movs	r3, #82	; 0x52
    4a54:	33ff      	adds	r3, #255	; 0xff
    4a56:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    4a58:	3b45      	subs	r3, #69	; 0x45
    4a5a:	3bff      	subs	r3, #255	; 0xff
    4a5c:	4699      	mov	r9, r3
    4a5e:	3346      	adds	r3, #70	; 0x46
    4a60:	33ff      	adds	r3, #255	; 0xff
    4a62:	464a      	mov	r2, r9
    4a64:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 8;
    4a66:	2356      	movs	r3, #86	; 0x56
    4a68:	33ff      	adds	r3, #255	; 0xff
    4a6a:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_AU;
    4a6c:	2300      	movs	r3, #0
    4a6e:	4699      	mov	r9, r3
    4a70:	2344      	movs	r3, #68	; 0x44
    4a72:	33ff      	adds	r3, #255	; 0xff
    4a74:	464a      	mov	r2, r9
    4a76:	54e2      	strb	r2, [r4, r3]
    4a78:	0023      	movs	r3, r4
    4a7a:	3344      	adds	r3, #68	; 0x44
    4a7c:	33ff      	adds	r3, #255	; 0xff
    4a7e:	2228      	movs	r2, #40	; 0x28
    4a80:	4252      	negs	r2, r2
    4a82:	705a      	strb	r2, [r3, #1]
    4a84:	2274      	movs	r2, #116	; 0x74
    4a86:	4252      	negs	r2, r2
    4a88:	709a      	strb	r2, [r3, #2]
    4a8a:	2236      	movs	r2, #54	; 0x36
    4a8c:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_AU;
    4a8e:	2360      	movs	r3, #96	; 0x60
    4a90:	4699      	mov	r9, r3
    4a92:	2348      	movs	r3, #72	; 0x48
    4a94:	33ff      	adds	r3, #255	; 0xff
    4a96:	464a      	mov	r2, r9
    4a98:	54e2      	strb	r2, [r4, r3]
    4a9a:	0023      	movs	r3, r4
    4a9c:	3348      	adds	r3, #72	; 0x48
    4a9e:	33ff      	adds	r3, #255	; 0xff
    4aa0:	227a      	movs	r2, #122	; 0x7a
    4aa2:	4252      	negs	r2, r2
    4aa4:	705a      	strb	r2, [r3, #1]
    4aa6:	2269      	movs	r2, #105	; 0x69
    4aa8:	4252      	negs	r2, r2
    4aaa:	709a      	strb	r2, [r3, #2]
    4aac:	2236      	movs	r2, #54	; 0x36
    4aae:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_AU;
    4ab0:	234c      	movs	r3, #76	; 0x4c
    4ab2:	33ff      	adds	r3, #255	; 0xff
    4ab4:	4662      	mov	r2, ip
    4ab6:	54e2      	strb	r2, [r4, r3]
    4ab8:	0023      	movs	r3, r4
    4aba:	334c      	adds	r3, #76	; 0x4c
    4abc:	33ff      	adds	r3, #255	; 0xff
    4abe:	2270      	movs	r2, #112	; 0x70
    4ac0:	705a      	strb	r2, [r3, #1]
    4ac2:	709f      	strb	r7, [r3, #2]
    4ac4:	2237      	movs	r2, #55	; 0x37
    4ac6:	70da      	strb	r2, [r3, #3]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    4ac8:	0023      	movs	r3, r4
    4aca:	3334      	adds	r3, #52	; 0x34
    4acc:	7523      	strb	r3, [r4, #20]
    4ace:	0a1a      	lsrs	r2, r3, #8
    4ad0:	7562      	strb	r2, [r4, #21]
    4ad2:	0c1a      	lsrs	r2, r3, #16
    4ad4:	75a2      	strb	r2, [r4, #22]
    4ad6:	0e1b      	lsrs	r3, r3, #24
    4ad8:	75e3      	strb	r3, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    4ada:	0023      	movs	r3, r4
    4adc:	333d      	adds	r3, #61	; 0x3d
    4ade:	7623      	strb	r3, [r4, #24]
    4ae0:	0a1a      	lsrs	r2, r3, #8
    4ae2:	7662      	strb	r2, [r4, #25]
    4ae4:	0c1a      	lsrs	r2, r3, #16
    4ae6:	76a2      	strb	r2, [r4, #26]
    4ae8:	0e1b      	lsrs	r3, r3, #24
    4aea:	76e3      	strb	r3, [r4, #27]
    RegParams.Rx1DrOffset = 5;
    4aec:	2305      	movs	r3, #5
    4aee:	469c      	mov	ip, r3
    4af0:	3327      	adds	r3, #39	; 0x27
    4af2:	4662      	mov	r2, ip
    4af4:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwrIndx = 10;
    4af6:	3b22      	subs	r3, #34	; 0x22
    4af8:	469c      	mov	ip, r3
    4afa:	3323      	adds	r3, #35	; 0x23
    4afc:	4662      	mov	r2, ip
    4afe:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = DEFAULT_EIRP_AU;
    4b00:	3b0f      	subs	r3, #15
    4b02:	469c      	mov	ip, r3
    4b04:	330a      	adds	r3, #10
    4b06:	4662      	mov	r2, ip
    4b08:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    4b0a:	2358      	movs	r3, #88	; 0x58
    4b0c:	33ff      	adds	r3, #255	; 0xff
    4b0e:	54e6      	strb	r6, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];	
    4b10:	4b2f      	ldr	r3, [pc, #188]	; (4bd0 <LORAReg_InitAU+0x224>)
    4b12:	469a      	mov	sl, r3
    4b14:	781a      	ldrb	r2, [r3, #0]
    4b16:	4691      	mov	r9, r2
    4b18:	223d      	movs	r2, #61	; 0x3d
    4b1a:	464b      	mov	r3, r9
    4b1c:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    4b1e:	4653      	mov	r3, sl
    4b20:	785b      	ldrb	r3, [r3, #1]
    4b22:	469c      	mov	ip, r3
    4b24:	233c      	movs	r3, #60	; 0x3c
    4b26:	4662      	mov	r2, ip
    4b28:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    4b2a:	2300      	movs	r3, #0
    4b2c:	5463      	strb	r3, [r4, r1]
    4b2e:	2100      	movs	r1, #0
    4b30:	3339      	adds	r3, #57	; 0x39
    4b32:	54e1      	strb	r1, [r4, r3]
    4b34:	3301      	adds	r3, #1
    4b36:	54e1      	strb	r1, [r4, r3]
    4b38:	3301      	adds	r3, #1
    4b3a:	54e1      	strb	r1, [r4, r3]
	RegParams.joinbccount =0;
    4b3c:	3307      	adds	r3, #7
    4b3e:	54e6      	strb	r6, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    4b40:	0023      	movs	r3, r4
    4b42:	333e      	adds	r3, #62	; 0x3e
    4b44:	7019      	strb	r1, [r3, #0]
    4b46:	7059      	strb	r1, [r3, #1]
    4b48:	7099      	strb	r1, [r3, #2]
    4b4a:	70d9      	strb	r1, [r3, #3]
	RegParams.band = ismBand;
    4b4c:	232e      	movs	r3, #46	; 0x2e
    4b4e:	465a      	mov	r2, fp
    4b50:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915AU, sizeof(DefaultChannels915AU) );
    4b52:	2290      	movs	r2, #144	; 0x90
    4b54:	491f      	ldr	r1, [pc, #124]	; (4bd4 <LORAReg_InitAU+0x228>)
    4b56:	4b20      	ldr	r3, [pc, #128]	; (4bd8 <LORAReg_InitAU+0x22c>)
    4b58:	4699      	mov	r9, r3
    4b5a:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsAU, sizeof(DefaultDrParamsAU) );
    4b5c:	2270      	movs	r2, #112	; 0x70
    4b5e:	491f      	ldr	r1, [pc, #124]	; (4bdc <LORAReg_InitAU+0x230>)
    4b60:	4640      	mov	r0, r8
    4b62:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    4b64:	23ab      	movs	r3, #171	; 0xab
    4b66:	005b      	lsls	r3, r3, #1
    4b68:	54e6      	strb	r6, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_AU_09_IDX;
    4b6a:	4b1d      	ldr	r3, [pc, #116]	; (4be0 <LORAReg_InitAU+0x234>)
    4b6c:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AU_CH_PARAM;
    4b6e:	2200      	movs	r2, #0
    4b70:	4b1c      	ldr	r3, [pc, #112]	; (4be4 <LORAReg_InitAU+0x238>)
    4b72:	54e2      	strb	r2, [r4, r3]
    4b74:	18e3      	adds	r3, r4, r3
    4b76:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    4b78:	2384      	movs	r3, #132	; 0x84
    4b7a:	009b      	lsls	r3, r3, #2
    4b7c:	54e2      	strb	r2, [r4, r3]
    4b7e:	18e3      	adds	r3, r4, r3
    4b80:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    4b82:	4b19      	ldr	r3, [pc, #100]	; (4be8 <LORAReg_InitAU+0x23c>)
    4b84:	54e2      	strb	r2, [r4, r3]
    4b86:	18e3      	adds	r3, r4, r3
    4b88:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_AU_LAST_USED_SB;
    4b8a:	3201      	adds	r2, #1
    4b8c:	2383      	movs	r3, #131	; 0x83
    4b8e:	009b      	lsls	r3, r3, #2
    4b90:	54e2      	strb	r2, [r4, r3]
    4b92:	469c      	mov	ip, r3
    4b94:	4464      	add	r4, ip
    4b96:	7067      	strb	r7, [r4, #1]
	filemarks.fileMarkListAddr = aRegAuPdsOps;
    4b98:	ab02      	add	r3, sp, #8
	filemarks.numItems =  (uint8_t)(PDS_REG_AU_MAX_VALUE & 0x00FF);
    4b9a:	3201      	adds	r2, #1
    4b9c:	711a      	strb	r2, [r3, #4]
	filemarks.fIDcb = LorawanReg_AU_Pds_Cb;
    4b9e:	4a13      	ldr	r2, [pc, #76]	; (4bec <LORAReg_InitAU+0x240>)
	PDS_RegFile(PDS_FILE_REG_AU_09_IDX,filemarks);
    4ba0:	9200      	str	r2, [sp, #0]
    4ba2:	4913      	ldr	r1, [pc, #76]	; (4bf0 <LORAReg_InitAU+0x244>)
    4ba4:	9a03      	ldr	r2, [sp, #12]
    4ba6:	4b13      	ldr	r3, [pc, #76]	; (4bf4 <LORAReg_InitAU+0x248>)
    4ba8:	2008      	movs	r0, #8
    4baa:	4c13      	ldr	r4, [pc, #76]	; (4bf8 <LORAReg_InitAU+0x24c>)
    4bac:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsAU();
    4bae:	4b13      	ldr	r3, [pc, #76]	; (4bfc <LORAReg_InitAU+0x250>)
    4bb0:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAU();
    4bb2:	4b13      	ldr	r3, [pc, #76]	; (4c00 <LORAReg_InitAU+0x254>)
    4bb4:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAU();
    4bb6:	4b13      	ldr	r3, [pc, #76]	; (4c04 <LORAReg_InitAU+0x258>)
    4bb8:	4798      	blx	r3
}
    4bba:	2008      	movs	r0, #8
    4bbc:	b007      	add	sp, #28
    4bbe:	bc3c      	pop	{r2, r3, r4, r5}
    4bc0:	4690      	mov	r8, r2
    4bc2:	4699      	mov	r9, r3
    4bc4:	46a2      	mov	sl, r4
    4bc6:	46ab      	mov	fp, r5
    4bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bca:	46c0      	nop			; (mov r8, r8)
    4bcc:	20001350 	.word	0x20001350
    4bd0:	2000134c 	.word	0x2000134c
    4bd4:	0001c744 	.word	0x0001c744
    4bd8:	00015bd5 	.word	0x00015bd5
    4bdc:	0001c7d4 	.word	0x0001c7d4
    4be0:	0000020b 	.word	0x0000020b
    4be4:	0000020e 	.word	0x0000020e
    4be8:	00000212 	.word	0x00000212
    4bec:	000049a9 	.word	0x000049a9
    4bf0:	20001130 	.word	0x20001130
    4bf4:	0001c844 	.word	0x0001c844
    4bf8:	0000a145 	.word	0x0000a145
    4bfc:	00008ff1 	.word	0x00008ff1
    4c00:	00009645 	.word	0x00009645
    4c04:	00009921 	.word	0x00009921

00004c08 <LorawanReg_EU868_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_EU868_Pds_Cb(void)
{
	
}
    4c08:	4770      	bx	lr
	...

00004c0c <LORAReg_InitEU>:
{
    4c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c0e:	b08b      	sub	sp, #44	; 0x2c
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_EU;
    4c10:	4ba2      	ldr	r3, [pc, #648]	; (4e9c <LORAReg_InitEU+0x290>)
    4c12:	2103      	movs	r1, #3
    4c14:	2226      	movs	r2, #38	; 0x26
    4c16:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_T2;
    4c18:	2510      	movs	r5, #16
    4c1a:	3204      	adds	r2, #4
    4c1c:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_EU;
    4c1e:	2406      	movs	r4, #6
    4c20:	3a01      	subs	r2, #1
    4c22:	549c      	strb	r4, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    4c24:	3c05      	subs	r4, #5
    4c26:	3a02      	subs	r2, #2
    4c28:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4c2a:	001a      	movs	r2, r3
    4c2c:	3283      	adds	r2, #131	; 0x83
    4c2e:	2400      	movs	r4, #0
    4c30:	711a      	strb	r2, [r3, #4]
    4c32:	0a16      	lsrs	r6, r2, #8
    4c34:	715e      	strb	r6, [r3, #5]
    4c36:	0c16      	lsrs	r6, r2, #16
    4c38:	719e      	strb	r6, [r3, #6]
    4c3a:	0e12      	lsrs	r2, r2, #24
    4c3c:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4c3e:	001a      	movs	r2, r3
    4c40:	3243      	adds	r2, #67	; 0x43
    4c42:	701a      	strb	r2, [r3, #0]
    4c44:	0a16      	lsrs	r6, r2, #8
    4c46:	705e      	strb	r6, [r3, #1]
    4c48:	0c16      	lsrs	r6, r2, #16
    4c4a:	709e      	strb	r6, [r3, #2]
    4c4c:	0e12      	lsrs	r2, r2, #24
    4c4e:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    4c50:	001a      	movs	r2, r3
    4c52:	32c4      	adds	r2, #196	; 0xc4
    4c54:	32ff      	adds	r2, #255	; 0xff
    4c56:	731a      	strb	r2, [r3, #12]
    4c58:	0a16      	lsrs	r6, r2, #8
    4c5a:	735e      	strb	r6, [r3, #13]
    4c5c:	0c16      	lsrs	r6, r2, #16
    4c5e:	739e      	strb	r6, [r3, #14]
    4c60:	0e12      	lsrs	r2, r2, #24
    4c62:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    4c64:	001a      	movs	r2, r3
    4c66:	32a3      	adds	r2, #163	; 0xa3
    4c68:	721a      	strb	r2, [r3, #8]
    4c6a:	0a16      	lsrs	r6, r2, #8
    4c6c:	725e      	strb	r6, [r3, #9]
    4c6e:	0c16      	lsrs	r6, r2, #16
    4c70:	729e      	strb	r6, [r3, #10]
    4c72:	0e12      	lsrs	r2, r2, #24
    4c74:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    4c76:	001a      	movs	r2, r3
    4c78:	3264      	adds	r2, #100	; 0x64
    4c7a:	32ff      	adds	r2, #255	; 0xff
    4c7c:	741a      	strb	r2, [r3, #16]
    4c7e:	0a16      	lsrs	r6, r2, #8
    4c80:	745e      	strb	r6, [r3, #17]
    4c82:	0c16      	lsrs	r6, r2, #16
    4c84:	749e      	strb	r6, [r3, #18]
    4c86:	0e12      	lsrs	r2, r2, #24
    4c88:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    4c8a:	001a      	movs	r2, r3
    4c8c:	3234      	adds	r2, #52	; 0x34
    4c8e:	751a      	strb	r2, [r3, #20]
    4c90:	0a16      	lsrs	r6, r2, #8
    4c92:	755e      	strb	r6, [r3, #21]
    4c94:	0c16      	lsrs	r6, r2, #16
    4c96:	759e      	strb	r6, [r3, #22]
    4c98:	0e12      	lsrs	r2, r2, #24
    4c9a:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    4c9c:	001a      	movs	r2, r3
    4c9e:	323d      	adds	r2, #61	; 0x3d
    4ca0:	761a      	strb	r2, [r3, #24]
    4ca2:	0a16      	lsrs	r6, r2, #8
    4ca4:	765e      	strb	r6, [r3, #25]
    4ca6:	0c16      	lsrs	r6, r2, #16
    4ca8:	769e      	strb	r6, [r3, #26]
    4caa:	0e12      	lsrs	r2, r2, #24
    4cac:	76da      	strb	r2, [r3, #27]
	RegParams.MinNewChIndex = 3;
    4cae:	2221      	movs	r2, #33	; 0x21
    4cb0:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_EU;
    4cb2:	2622      	movs	r6, #34	; 0x22
    4cb4:	3a01      	subs	r2, #1
    4cb6:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_EU;
    4cb8:	3a19      	subs	r2, #25
    4cba:	3602      	adds	r6, #2
    4cbc:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_EU;
    4cbe:	3601      	adds	r6, #1
    4cc0:	559c      	strb	r4, [r3, r6]
	RegParams.Rx1DrOffset = 5;
    4cc2:	2705      	movs	r7, #5
    4cc4:	3607      	adds	r6, #7
    4cc6:	559f      	strb	r7, [r3, r6]
	RegParams.maxTxPwrIndx = 7;
    4cc8:	3601      	adds	r6, #1
    4cca:	559a      	strb	r2, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    4ccc:	32ba      	adds	r2, #186	; 0xba
    4cce:	32ff      	adds	r2, #255	; 0xff
    4cd0:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_EU;
    4cd2:	3a99      	subs	r2, #153	; 0x99
    4cd4:	3aff      	subs	r2, #255	; 0xff
    4cd6:	549d      	strb	r5, [r3, r2]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    4cd8:	4a71      	ldr	r2, [pc, #452]	; (4ea0 <LORAReg_InitEU+0x294>)
    4cda:	7815      	ldrb	r5, [r2, #0]
    4cdc:	2168      	movs	r1, #104	; 0x68
    4cde:	31ff      	adds	r1, #255	; 0xff
    4ce0:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    4ce2:	7855      	ldrb	r5, [r2, #1]
    4ce4:	392b      	subs	r1, #43	; 0x2b
    4ce6:	39ff      	subs	r1, #255	; 0xff
    4ce8:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    4cea:	7891      	ldrb	r1, [r2, #2]
    4cec:	223c      	movs	r2, #60	; 0x3c
    4cee:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    4cf0:	2100      	movs	r1, #0
    4cf2:	3a04      	subs	r2, #4
    4cf4:	5499      	strb	r1, [r3, r2]
    4cf6:	3201      	adds	r2, #1
    4cf8:	5499      	strb	r1, [r3, r2]
    4cfa:	3201      	adds	r2, #1
    4cfc:	5499      	strb	r1, [r3, r2]
    4cfe:	3201      	adds	r2, #1
    4d00:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    4d02:	3207      	adds	r2, #7
    4d04:	549c      	strb	r4, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    4d06:	001a      	movs	r2, r3
    4d08:	323e      	adds	r2, #62	; 0x3e
    4d0a:	7011      	strb	r1, [r2, #0]
    4d0c:	7051      	strb	r1, [r2, #1]
    4d0e:	7091      	strb	r1, [r2, #2]
    4d10:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    4d12:	222e      	movs	r2, #46	; 0x2e
    4d14:	5498      	strb	r0, [r3, r2]
	if(ismBand == ISM_EU868)
    4d16:	2800      	cmp	r0, #0
    4d18:	d006      	beq.n	4d28 <LORAReg_InitEU+0x11c>
		return UNSUPPORTED_BAND;
    4d1a:	23c6      	movs	r3, #198	; 0xc6
	else if(ismBand == ISM_EU433)
    4d1c:	2801      	cmp	r0, #1
    4d1e:	d100      	bne.n	4d22 <LORAReg_InitEU+0x116>
    4d20:	e084      	b.n	4e2c <LORAReg_InitEU+0x220>
}
    4d22:	0018      	movs	r0, r3
    4d24:	b00b      	add	sp, #44	; 0x2c
    4d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    4d28:	001c      	movs	r4, r3
    4d2a:	0018      	movs	r0, r3
    4d2c:	3083      	adds	r0, #131	; 0x83
    4d2e:	3a28      	subs	r2, #40	; 0x28
    4d30:	495c      	ldr	r1, [pc, #368]	; (4ea4 <LORAReg_InitEU+0x298>)
    4d32:	4d5d      	ldr	r5, [pc, #372]	; (4ea8 <LORAReg_InitEU+0x29c>)
    4d34:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    4d36:	0020      	movs	r0, r4
    4d38:	30a3      	adds	r0, #163	; 0xa3
    4d3a:	2224      	movs	r2, #36	; 0x24
    4d3c:	495b      	ldr	r1, [pc, #364]	; (4eac <LORAReg_InitEU+0x2a0>)
    4d3e:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    4d40:	0020      	movs	r0, r4
    4d42:	30c4      	adds	r0, #196	; 0xc4
    4d44:	30ff      	adds	r0, #255	; 0xff
    4d46:	2248      	movs	r2, #72	; 0x48
    4d48:	4959      	ldr	r1, [pc, #356]	; (4eb0 <LORAReg_InitEU+0x2a4>)
    4d4a:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    4d4c:	0020      	movs	r0, r4
    4d4e:	30ae      	adds	r0, #174	; 0xae
    4d50:	30ff      	adds	r0, #255	; 0xff
    4d52:	220c      	movs	r2, #12
    4d54:	4957      	ldr	r1, [pc, #348]	; (4eb4 <LORAReg_InitEU+0x2a8>)
    4d56:	47a8      	blx	r5
    4d58:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    4d5a:	4850      	ldr	r0, [pc, #320]	; (4e9c <LORAReg_InitEU+0x290>)
    4d5c:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    4d5e:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    4d60:	7902      	ldrb	r2, [r0, #4]
    4d62:	7941      	ldrb	r1, [r0, #5]
    4d64:	0209      	lsls	r1, r1, #8
    4d66:	4311      	orrs	r1, r2
    4d68:	7982      	ldrb	r2, [r0, #6]
    4d6a:	0412      	lsls	r2, r2, #16
    4d6c:	4311      	orrs	r1, r2
    4d6e:	79c2      	ldrb	r2, [r0, #7]
    4d70:	0612      	lsls	r2, r2, #24
    4d72:	430a      	orrs	r2, r1
    4d74:	0059      	lsls	r1, r3, #1
    4d76:	188a      	adds	r2, r1, r2
    4d78:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    4d7a:	3301      	adds	r3, #1
    4d7c:	b2db      	uxtb	r3, r3
    4d7e:	5702      	ldrsb	r2, [r0, r4]
    4d80:	4293      	cmp	r3, r2
    4d82:	dbed      	blt.n	4d60 <LORAReg_InitEU+0x154>
		RegParams.DefRx1DataRate = MAC_868_RX1_WINDOW_DATARATE;
    4d84:	4b45      	ldr	r3, [pc, #276]	; (4e9c <LORAReg_InitEU+0x290>)
    4d86:	2200      	movs	r2, #0
    4d88:	2122      	movs	r1, #34	; 0x22
    4d8a:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2DataRate = MAC_868_RX2_WINDOW_DATARATE;
    4d8c:	3101      	adds	r1, #1
    4d8e:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2Freq = MAC_868_RX2_WINDOW_FREQ;
    4d90:	3208      	adds	r2, #8
    4d92:	771a      	strb	r2, [r3, #28]
    4d94:	3a22      	subs	r2, #34	; 0x22
    4d96:	775a      	strb	r2, [r3, #29]
    4d98:	3a13      	subs	r2, #19
    4d9a:	779a      	strb	r2, [r3, #30]
    4d9c:	3260      	adds	r2, #96	; 0x60
    4d9e:	77da      	strb	r2, [r3, #31]
		RegParams.regParamItems.fileid = PDS_FILE_REG_EU868_04_IDX;
    4da0:	3920      	subs	r1, #32
    4da2:	4a45      	ldr	r2, [pc, #276]	; (4eb8 <LORAReg_InitEU+0x2ac>)
    4da4:	5499      	strb	r1, [r3, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_EU868_CH_PARAM_1;
    4da6:	2100      	movs	r1, #0
    4da8:	4a44      	ldr	r2, [pc, #272]	; (4ebc <LORAReg_InitEU+0x2b0>)
    4daa:	5499      	strb	r1, [r3, r2]
    4dac:	189a      	adds	r2, r3, r2
    4dae:	2103      	movs	r1, #3
    4db0:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_EU868_CH_PARAM_2;
    4db2:	2100      	movs	r1, #0
    4db4:	2284      	movs	r2, #132	; 0x84
    4db6:	0092      	lsls	r2, r2, #2
    4db8:	5499      	strb	r1, [r3, r2]
    4dba:	189a      	adds	r2, r3, r2
    4dbc:	310b      	adds	r1, #11
    4dbe:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    4dc0:	2100      	movs	r1, #0
    4dc2:	4a3f      	ldr	r2, [pc, #252]	; (4ec0 <LORAReg_InitEU+0x2b4>)
    4dc4:	5499      	strb	r1, [r3, r2]
    4dc6:	189a      	adds	r2, r3, r2
    4dc8:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    4dca:	2283      	movs	r2, #131	; 0x83
    4dcc:	0092      	lsls	r2, r2, #2
    4dce:	5499      	strb	r1, [r3, r2]
    4dd0:	4694      	mov	ip, r2
    4dd2:	4463      	add	r3, ip
    4dd4:	2200      	movs	r2, #0
    4dd6:	705a      	strb	r2, [r3, #1]
		filemarks_fid1.fileMarkListAddr = aRegEu868Fid1PdsOps;
    4dd8:	ab02      	add	r3, sp, #8
		filemarks_fid1.numItems =  (uint8_t)(PDS_REG_EU868_FID1_MAX_VALUE & 0x00FF);
    4dda:	2601      	movs	r6, #1
    4ddc:	711e      	strb	r6, [r3, #4]
		filemarks_fid1.fIDcb = LorawanReg_EU868_Pds_Cb;
    4dde:	4d39      	ldr	r5, [pc, #228]	; (4ec4 <LORAReg_InitEU+0x2b8>)
		PDS_RegFile(PDS_FILE_REG_EU868_04_IDX,filemarks_fid1);
    4de0:	9500      	str	r5, [sp, #0]
    4de2:	4939      	ldr	r1, [pc, #228]	; (4ec8 <LORAReg_InitEU+0x2bc>)
    4de4:	9a03      	ldr	r2, [sp, #12]
    4de6:	4b39      	ldr	r3, [pc, #228]	; (4ecc <LORAReg_InitEU+0x2c0>)
    4de8:	2003      	movs	r0, #3
    4dea:	4c39      	ldr	r4, [pc, #228]	; (4ed0 <LORAReg_InitEU+0x2c4>)
    4dec:	47a0      	blx	r4
		filemarks_fid2.fileMarkListAddr = aRegEu868Fid2PdsOps;
    4dee:	ab06      	add	r3, sp, #24
		filemarks_fid2.numItems =  (uint8_t)(PDS_REG_EU868_FID2_MAX_VALUE & 0x00FF);
    4df0:	711e      	strb	r6, [r3, #4]
		PDS_RegFile(PDS_FILE_REG_EU868_12_IDX,filemarks_fid2);
    4df2:	9500      	str	r5, [sp, #0]
    4df4:	4937      	ldr	r1, [pc, #220]	; (4ed4 <LORAReg_InitEU+0x2c8>)
    4df6:	9a07      	ldr	r2, [sp, #28]
    4df8:	4b37      	ldr	r3, [pc, #220]	; (4ed8 <LORAReg_InitEU+0x2cc>)
    4dfa:	200b      	movs	r0, #11
    4dfc:	47a0      	blx	r4
	memcpy (RegParams.pDrParams, DefaultDrparamsEU, sizeof(DefaultDrparamsEU) );
    4dfe:	4a27      	ldr	r2, [pc, #156]	; (4e9c <LORAReg_InitEU+0x290>)
    4e00:	7810      	ldrb	r0, [r2, #0]
    4e02:	7853      	ldrb	r3, [r2, #1]
    4e04:	021b      	lsls	r3, r3, #8
    4e06:	4303      	orrs	r3, r0
    4e08:	7890      	ldrb	r0, [r2, #2]
    4e0a:	0400      	lsls	r0, r0, #16
    4e0c:	4303      	orrs	r3, r0
    4e0e:	78d0      	ldrb	r0, [r2, #3]
    4e10:	0600      	lsls	r0, r0, #24
    4e12:	4318      	orrs	r0, r3
    4e14:	2240      	movs	r2, #64	; 0x40
    4e16:	4931      	ldr	r1, [pc, #196]	; (4edc <LORAReg_InitEU+0x2d0>)
    4e18:	4b23      	ldr	r3, [pc, #140]	; (4ea8 <LORAReg_InitEU+0x29c>)
    4e1a:	4798      	blx	r3
    LORAREG_InitGetAttrFnPtrsEU();
    4e1c:	4b30      	ldr	r3, [pc, #192]	; (4ee0 <LORAReg_InitEU+0x2d4>)
    4e1e:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsEU();
    4e20:	4b30      	ldr	r3, [pc, #192]	; (4ee4 <LORAReg_InitEU+0x2d8>)
    4e22:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsEU();
    4e24:	4b30      	ldr	r3, [pc, #192]	; (4ee8 <LORAReg_InitEU+0x2dc>)
    4e26:	4798      	blx	r3
	return status;
    4e28:	2308      	movs	r3, #8
    4e2a:	e77a      	b.n	4d22 <LORAReg_InitEU+0x116>
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    4e2c:	4c1b      	ldr	r4, [pc, #108]	; (4e9c <LORAReg_InitEU+0x290>)
    4e2e:	0020      	movs	r0, r4
    4e30:	3083      	adds	r0, #131	; 0x83
    4e32:	2206      	movs	r2, #6
    4e34:	492d      	ldr	r1, [pc, #180]	; (4eec <LORAReg_InitEU+0x2e0>)
    4e36:	4d1c      	ldr	r5, [pc, #112]	; (4ea8 <LORAReg_InitEU+0x29c>)
    4e38:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    4e3a:	0020      	movs	r0, r4
    4e3c:	30a3      	adds	r0, #163	; 0xa3
    4e3e:	2224      	movs	r2, #36	; 0x24
    4e40:	492b      	ldr	r1, [pc, #172]	; (4ef0 <LORAReg_InitEU+0x2e4>)
    4e42:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    4e44:	0020      	movs	r0, r4
    4e46:	30c4      	adds	r0, #196	; 0xc4
    4e48:	30ff      	adds	r0, #255	; 0xff
    4e4a:	220c      	movs	r2, #12
    4e4c:	4929      	ldr	r1, [pc, #164]	; (4ef4 <LORAReg_InitEU+0x2e8>)
    4e4e:	47a8      	blx	r5
    4e50:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4e52:	4812      	ldr	r0, [pc, #72]	; (4e9c <LORAReg_InitEU+0x290>)
    4e54:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    4e56:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4e58:	7902      	ldrb	r2, [r0, #4]
    4e5a:	7941      	ldrb	r1, [r0, #5]
    4e5c:	0209      	lsls	r1, r1, #8
    4e5e:	4311      	orrs	r1, r2
    4e60:	7982      	ldrb	r2, [r0, #6]
    4e62:	0412      	lsls	r2, r2, #16
    4e64:	4311      	orrs	r1, r2
    4e66:	79c2      	ldrb	r2, [r0, #7]
    4e68:	0612      	lsls	r2, r2, #24
    4e6a:	430a      	orrs	r2, r1
    4e6c:	0059      	lsls	r1, r3, #1
    4e6e:	188a      	adds	r2, r1, r2
    4e70:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    4e72:	3301      	adds	r3, #1
    4e74:	b2db      	uxtb	r3, r3
    4e76:	5702      	ldrsb	r2, [r0, r4]
    4e78:	4293      	cmp	r3, r2
    4e7a:	dbed      	blt.n	4e58 <LORAReg_InitEU+0x24c>
		RegParams.DefRx1DataRate = MAC_433_RX1_WINDOW_DATARATE;
    4e7c:	4b07      	ldr	r3, [pc, #28]	; (4e9c <LORAReg_InitEU+0x290>)
    4e7e:	2105      	movs	r1, #5
    4e80:	2222      	movs	r2, #34	; 0x22
    4e82:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2DataRate = MAC_433_RX2_WINDOW_DATARATE;
    4e84:	2100      	movs	r1, #0
    4e86:	3201      	adds	r2, #1
    4e88:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2Freq = MAC_433_RX2_WINDOW_FREQ;
    4e8a:	3a93      	subs	r2, #147	; 0x93
    4e8c:	771a      	strb	r2, [r3, #28]
    4e8e:	3241      	adds	r2, #65	; 0x41
    4e90:	775a      	strb	r2, [r3, #29]
    4e92:	3a02      	subs	r2, #2
    4e94:	779a      	strb	r2, [r3, #30]
    4e96:	324a      	adds	r2, #74	; 0x4a
    4e98:	77da      	strb	r2, [r3, #31]
    4e9a:	e7b0      	b.n	4dfe <LORAReg_InitEU+0x1f2>
    4e9c:	20001350 	.word	0x20001350
    4ea0:	2000134c 	.word	0x2000134c
    4ea4:	0001c8a4 	.word	0x0001c8a4
    4ea8:	00015bd5 	.word	0x00015bd5
    4eac:	0001c878 	.word	0x0001c878
    4eb0:	0001c904 	.word	0x0001c904
    4eb4:	0001c8ec 	.word	0x0001c8ec
    4eb8:	0000020b 	.word	0x0000020b
    4ebc:	0000020e 	.word	0x0000020e
    4ec0:	00000212 	.word	0x00000212
    4ec4:	00004c09 	.word	0x00004c09
    4ec8:	20001134 	.word	0x20001134
    4ecc:	0001c94c 	.word	0x0001c94c
    4ed0:	0000a145 	.word	0x0000a145
    4ed4:	20001138 	.word	0x20001138
    4ed8:	0001c954 	.word	0x0001c954
    4edc:	0001c8ac 	.word	0x0001c8ac
    4ee0:	00008d61 	.word	0x00008d61
    4ee4:	00009571 	.word	0x00009571
    4ee8:	00009841 	.word	0x00009841
    4eec:	0001c89c 	.word	0x0001c89c
    4ef0:	0001c854 	.word	0x0001c854
    4ef4:	0001c8f8 	.word	0x0001c8f8

00004ef8 <LorawanReg_IND_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_IND_Pds_Cb(void)
{
	
}
    4ef8:	4770      	bx	lr
	...

00004efc <LORAReg_InitIN>:
{
    4efc:	b530      	push	{r4, r5, lr}
    4efe:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_IN;
    4f00:	4b72      	ldr	r3, [pc, #456]	; (50cc <LORAReg_InitIN+0x1d0>)
    4f02:	2403      	movs	r4, #3
    4f04:	2226      	movs	r2, #38	; 0x26
    4f06:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_IN;
    4f08:	2110      	movs	r1, #16
    4f0a:	3204      	adds	r2, #4
    4f0c:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_IN;
    4f0e:	3a29      	subs	r2, #41	; 0x29
    4f10:	3119      	adds	r1, #25
    4f12:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_IN;
    4f14:	3902      	subs	r1, #2
    4f16:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4f18:	001a      	movs	r2, r3
    4f1a:	3283      	adds	r2, #131	; 0x83
    4f1c:	2100      	movs	r1, #0
    4f1e:	711a      	strb	r2, [r3, #4]
    4f20:	0a15      	lsrs	r5, r2, #8
    4f22:	715d      	strb	r5, [r3, #5]
    4f24:	0c15      	lsrs	r5, r2, #16
    4f26:	719d      	strb	r5, [r3, #6]
    4f28:	0e12      	lsrs	r2, r2, #24
    4f2a:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4f2c:	001a      	movs	r2, r3
    4f2e:	3243      	adds	r2, #67	; 0x43
    4f30:	701a      	strb	r2, [r3, #0]
    4f32:	0a15      	lsrs	r5, r2, #8
    4f34:	705d      	strb	r5, [r3, #1]
    4f36:	0c15      	lsrs	r5, r2, #16
    4f38:	709d      	strb	r5, [r3, #2]
    4f3a:	0e12      	lsrs	r2, r2, #24
    4f3c:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    4f3e:	001a      	movs	r2, r3
    4f40:	32a3      	adds	r2, #163	; 0xa3
    4f42:	721a      	strb	r2, [r3, #8]
    4f44:	0a15      	lsrs	r5, r2, #8
    4f46:	725d      	strb	r5, [r3, #9]
    4f48:	0c15      	lsrs	r5, r2, #16
    4f4a:	729d      	strb	r5, [r3, #10]
    4f4c:	0e12      	lsrs	r2, r2, #24
    4f4e:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    4f50:	001a      	movs	r2, r3
    4f52:	3264      	adds	r2, #100	; 0x64
    4f54:	32ff      	adds	r2, #255	; 0xff
    4f56:	741a      	strb	r2, [r3, #16]
    4f58:	0a15      	lsrs	r5, r2, #8
    4f5a:	745d      	strb	r5, [r3, #17]
    4f5c:	0c15      	lsrs	r5, r2, #16
    4f5e:	749d      	strb	r5, [r3, #18]
    4f60:	0e12      	lsrs	r2, r2, #24
    4f62:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    4f64:	001a      	movs	r2, r3
    4f66:	3234      	adds	r2, #52	; 0x34
    4f68:	751a      	strb	r2, [r3, #20]
    4f6a:	0a15      	lsrs	r5, r2, #8
    4f6c:	755d      	strb	r5, [r3, #21]
    4f6e:	0c15      	lsrs	r5, r2, #16
    4f70:	759d      	strb	r5, [r3, #22]
    4f72:	0e12      	lsrs	r2, r2, #24
    4f74:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    4f76:	001a      	movs	r2, r3
    4f78:	323d      	adds	r2, #61	; 0x3d
    4f7a:	761a      	strb	r2, [r3, #24]
    4f7c:	0a15      	lsrs	r5, r2, #8
    4f7e:	765d      	strb	r5, [r3, #25]
    4f80:	0c15      	lsrs	r5, r2, #16
    4f82:	769d      	strb	r5, [r3, #26]
    4f84:	0e12      	lsrs	r2, r2, #24
    4f86:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_IN;
    4f88:	2222      	movs	r2, #34	; 0x22
    4f8a:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_IN;
    4f8c:	2502      	movs	r5, #2
    4f8e:	3201      	adds	r2, #1
    4f90:	549d      	strb	r5, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_IN;	
    4f92:	3a33      	subs	r2, #51	; 0x33
    4f94:	771a      	strb	r2, [r3, #28]
    4f96:	3a70      	subs	r2, #112	; 0x70
    4f98:	775a      	strb	r2, [r3, #29]
    4f9a:	3226      	adds	r2, #38	; 0x26
    4f9c:	779a      	strb	r2, [r3, #30]
    4f9e:	328d      	adds	r2, #141	; 0x8d
    4fa0:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_IN;
    4fa2:	3a12      	subs	r2, #18
    4fa4:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_IN;
    4fa6:	352e      	adds	r5, #46	; 0x2e
    4fa8:	3a01      	subs	r2, #1
    4faa:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_IN;
    4fac:	3a19      	subs	r2, #25
    4fae:	3d0c      	subs	r5, #12
    4fb0:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_IN;
    4fb2:	3501      	adds	r5, #1
    4fb4:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    4fb6:	359c      	adds	r5, #156	; 0x9c
    4fb8:	35ff      	adds	r5, #255	; 0xff
    4fba:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 7;
    4fbc:	3429      	adds	r4, #41	; 0x29
    4fbe:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 10;
    4fc0:	3c22      	subs	r4, #34	; 0x22
    4fc2:	3226      	adds	r2, #38	; 0x26
    4fc4:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_IN;
    4fc6:	3414      	adds	r4, #20
    4fc8:	3a05      	subs	r2, #5
    4fca:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[0];
    4fcc:	4a40      	ldr	r2, [pc, #256]	; (50d0 <LORAReg_InitIN+0x1d4>)
    4fce:	7815      	ldrb	r5, [r2, #0]
    4fd0:	341e      	adds	r4, #30
    4fd2:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    4fd4:	2500      	movs	r5, #0
    4fd6:	3c04      	subs	r4, #4
    4fd8:	551d      	strb	r5, [r3, r4]
    4fda:	3401      	adds	r4, #1
    4fdc:	551d      	strb	r5, [r3, r4]
    4fde:	3401      	adds	r4, #1
    4fe0:	551d      	strb	r5, [r3, r4]
    4fe2:	3401      	adds	r4, #1
    4fe4:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    4fe6:	7854      	ldrb	r4, [r2, #1]
    4fe8:	223d      	movs	r2, #61	; 0x3d
    4fea:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    4fec:	3205      	adds	r2, #5
    4fee:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    4ff0:	001a      	movs	r2, r3
    4ff2:	323e      	adds	r2, #62	; 0x3e
    4ff4:	7011      	strb	r1, [r2, #0]
    4ff6:	7051      	strb	r1, [r2, #1]
    4ff8:	7091      	strb	r1, [r2, #2]
    4ffa:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    4ffc:	222e      	movs	r2, #46	; 0x2e
    4ffe:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    5000:	240a      	movs	r4, #10
	if(ismBand == ISM_IND865)
    5002:	280f      	cmp	r0, #15
    5004:	d008      	beq.n	5018 <LORAReg_InitIN+0x11c>
    LORAREG_InitGetAttrFnPtrsIN();
    5006:	4b33      	ldr	r3, [pc, #204]	; (50d4 <LORAReg_InitIN+0x1d8>)
    5008:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsIN();
    500a:	4b33      	ldr	r3, [pc, #204]	; (50d8 <LORAReg_InitIN+0x1dc>)
    500c:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsIN();
    500e:	4b33      	ldr	r3, [pc, #204]	; (50dc <LORAReg_InitIN+0x1e0>)
    5010:	4798      	blx	r3
}
    5012:	0020      	movs	r0, r4
    5014:	b007      	add	sp, #28
    5016:	bd30      	pop	{r4, r5, pc}
    memcpy (RegParams.pChParams, DefaultChannels865, sizeof(DefaultChannels865) );
    5018:	001c      	movs	r4, r3
    501a:	0018      	movs	r0, r3
    501c:	3083      	adds	r0, #131	; 0x83
    501e:	3a28      	subs	r2, #40	; 0x28
    5020:	492f      	ldr	r1, [pc, #188]	; (50e0 <LORAReg_InitIN+0x1e4>)
    5022:	4d30      	ldr	r5, [pc, #192]	; (50e4 <LORAReg_InitIN+0x1e8>)
    5024:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels865, sizeof(AdvChannels865) );
    5026:	0020      	movs	r0, r4
    5028:	30a3      	adds	r0, #163	; 0xa3
    502a:	2224      	movs	r2, #36	; 0x24
    502c:	492e      	ldr	r1, [pc, #184]	; (50e8 <LORAReg_InitIN+0x1ec>)
    502e:	47a8      	blx	r5
    5030:	2006      	movs	r0, #6
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5032:	4926      	ldr	r1, [pc, #152]	; (50cc <LORAReg_InitIN+0x1d0>)
    5034:	24ff      	movs	r4, #255	; 0xff
    5036:	790b      	ldrb	r3, [r1, #4]
    5038:	794a      	ldrb	r2, [r1, #5]
    503a:	0212      	lsls	r2, r2, #8
    503c:	431a      	orrs	r2, r3
    503e:	798b      	ldrb	r3, [r1, #6]
    5040:	041b      	lsls	r3, r3, #16
    5042:	431a      	orrs	r2, r3
    5044:	79cb      	ldrb	r3, [r1, #7]
    5046:	061b      	lsls	r3, r3, #24
    5048:	4313      	orrs	r3, r2
    504a:	181b      	adds	r3, r3, r0
    504c:	705c      	strb	r4, [r3, #1]
    504e:	3002      	adds	r0, #2
    for (i = MIN_CHANNEL_INDEX_IN; i < MAX_CHANNELS_IN; i++)
    5050:	2820      	cmp	r0, #32
    5052:	d1f0      	bne.n	5036 <LORAReg_InitIN+0x13a>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_IN;
    5054:	4c1d      	ldr	r4, [pc, #116]	; (50cc <LORAReg_InitIN+0x1d0>)
    5056:	221e      	movs	r2, #30
    5058:	23c2      	movs	r3, #194	; 0xc2
    505a:	33ff      	adds	r3, #255	; 0xff
    505c:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsIN, sizeof(DefaultDrParamsIN) );
    505e:	7820      	ldrb	r0, [r4, #0]
    5060:	7863      	ldrb	r3, [r4, #1]
    5062:	021b      	lsls	r3, r3, #8
    5064:	4303      	orrs	r3, r0
    5066:	78a0      	ldrb	r0, [r4, #2]
    5068:	0400      	lsls	r0, r0, #16
    506a:	4303      	orrs	r3, r0
    506c:	78e0      	ldrb	r0, [r4, #3]
    506e:	0600      	lsls	r0, r0, #24
    5070:	4318      	orrs	r0, r3
    5072:	3222      	adds	r2, #34	; 0x22
    5074:	491d      	ldr	r1, [pc, #116]	; (50ec <LORAReg_InitIN+0x1f0>)
    5076:	4b1b      	ldr	r3, [pc, #108]	; (50e4 <LORAReg_InitIN+0x1e8>)
    5078:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_IND_07_IDX;
    507a:	2306      	movs	r3, #6
    507c:	2106      	movs	r1, #6
    507e:	4a1c      	ldr	r2, [pc, #112]	; (50f0 <LORAReg_InitIN+0x1f4>)
    5080:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_IND_CH_PARAM_1;
    5082:	2100      	movs	r1, #0
    5084:	4a1b      	ldr	r2, [pc, #108]	; (50f4 <LORAReg_InitIN+0x1f8>)
    5086:	54a1      	strb	r1, [r4, r2]
    5088:	18a2      	adds	r2, r4, r2
    508a:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_IND_CH_PARAM_2;
    508c:	3101      	adds	r1, #1
    508e:	2284      	movs	r2, #132	; 0x84
    5090:	0092      	lsls	r2, r2, #2
    5092:	54a1      	strb	r1, [r4, r2]
    5094:	18a2      	adds	r2, r4, r2
    5096:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    5098:	2200      	movs	r2, #0
    509a:	4b17      	ldr	r3, [pc, #92]	; (50f8 <LORAReg_InitIN+0x1fc>)
    509c:	54e2      	strb	r2, [r4, r3]
    509e:	18e3      	adds	r3, r4, r3
    50a0:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    50a2:	2383      	movs	r3, #131	; 0x83
    50a4:	009b      	lsls	r3, r3, #2
    50a6:	54e2      	strb	r2, [r4, r3]
    50a8:	469c      	mov	ip, r3
    50aa:	4464      	add	r4, ip
    50ac:	2300      	movs	r3, #0
    50ae:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegIndPdsOps;
    50b0:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_IND_MAX_VALUE & 0x00FF);
    50b2:	3202      	adds	r2, #2
    50b4:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_IND_Pds_Cb;
    50b6:	4a11      	ldr	r2, [pc, #68]	; (50fc <LORAReg_InitIN+0x200>)
		PDS_RegFile(PDS_FILE_REG_IND_07_IDX,filemarks);
    50b8:	9200      	str	r2, [sp, #0]
    50ba:	4911      	ldr	r1, [pc, #68]	; (5100 <LORAReg_InitIN+0x204>)
    50bc:	9a03      	ldr	r2, [sp, #12]
    50be:	4b11      	ldr	r3, [pc, #68]	; (5104 <LORAReg_InitIN+0x208>)
    50c0:	2006      	movs	r0, #6
    50c2:	4c11      	ldr	r4, [pc, #68]	; (5108 <LORAReg_InitIN+0x20c>)
    50c4:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    50c6:	2408      	movs	r4, #8
    50c8:	e79d      	b.n	5006 <LORAReg_InitIN+0x10a>
    50ca:	46c0      	nop			; (mov r8, r8)
    50cc:	20001350 	.word	0x20001350
    50d0:	2000134c 	.word	0x2000134c
    50d4:	0000912d 	.word	0x0000912d
    50d8:	000096b1 	.word	0x000096b1
    50dc:	00009975 	.word	0x00009975
    50e0:	0001c980 	.word	0x0001c980
    50e4:	00015bd5 	.word	0x00015bd5
    50e8:	0001c95c 	.word	0x0001c95c
    50ec:	0001c988 	.word	0x0001c988
    50f0:	0000020b 	.word	0x0000020b
    50f4:	0000020e 	.word	0x0000020e
    50f8:	00000212 	.word	0x00000212
    50fc:	00004ef9 	.word	0x00004ef9
    5100:	2000113c 	.word	0x2000113c
    5104:	0001c9c8 	.word	0x0001c9c8
    5108:	0000a145 	.word	0x0000a145

0000510c <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    510c:	4770      	bx	lr
	...

00005110 <LORAReg_InitJP>:
{
    5110:	b5f0      	push	{r4, r5, r6, r7, lr}
    5112:	46c6      	mov	lr, r8
    5114:	b500      	push	{lr}
    5116:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    5118:	4b97      	ldr	r3, [pc, #604]	; (5378 <LORAReg_InitJP+0x268>)
    511a:	2103      	movs	r1, #3
    511c:	2226      	movs	r2, #38	; 0x26
    511e:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    5120:	2510      	movs	r5, #16
    5122:	3204      	adds	r2, #4
    5124:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    5126:	3901      	subs	r1, #1
    5128:	3a01      	subs	r2, #1
    512a:	5499      	strb	r1, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    512c:	2401      	movs	r4, #1
    512e:	3a02      	subs	r2, #2
    5130:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5132:	001a      	movs	r2, r3
    5134:	3283      	adds	r2, #131	; 0x83
    5136:	2400      	movs	r4, #0
    5138:	46a0      	mov	r8, r4
    513a:	711a      	strb	r2, [r3, #4]
    513c:	0a16      	lsrs	r6, r2, #8
    513e:	715e      	strb	r6, [r3, #5]
    5140:	0c16      	lsrs	r6, r2, #16
    5142:	719e      	strb	r6, [r3, #6]
    5144:	0e12      	lsrs	r2, r2, #24
    5146:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    5148:	001a      	movs	r2, r3
    514a:	3243      	adds	r2, #67	; 0x43
    514c:	701a      	strb	r2, [r3, #0]
    514e:	0a16      	lsrs	r6, r2, #8
    5150:	705e      	strb	r6, [r3, #1]
    5152:	0c16      	lsrs	r6, r2, #16
    5154:	709e      	strb	r6, [r3, #2]
    5156:	0e12      	lsrs	r2, r2, #24
    5158:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    515a:	001a      	movs	r2, r3
    515c:	32c4      	adds	r2, #196	; 0xc4
    515e:	32ff      	adds	r2, #255	; 0xff
    5160:	731a      	strb	r2, [r3, #12]
    5162:	0a16      	lsrs	r6, r2, #8
    5164:	735e      	strb	r6, [r3, #13]
    5166:	0c16      	lsrs	r6, r2, #16
    5168:	739e      	strb	r6, [r3, #14]
    516a:	0e12      	lsrs	r2, r2, #24
    516c:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    516e:	001a      	movs	r2, r3
    5170:	32a3      	adds	r2, #163	; 0xa3
    5172:	721a      	strb	r2, [r3, #8]
    5174:	0a16      	lsrs	r6, r2, #8
    5176:	725e      	strb	r6, [r3, #9]
    5178:	0c16      	lsrs	r6, r2, #16
    517a:	729e      	strb	r6, [r3, #10]
    517c:	0e12      	lsrs	r2, r2, #24
    517e:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5180:	001a      	movs	r2, r3
    5182:	3264      	adds	r2, #100	; 0x64
    5184:	32ff      	adds	r2, #255	; 0xff
    5186:	741a      	strb	r2, [r3, #16]
    5188:	0a16      	lsrs	r6, r2, #8
    518a:	745e      	strb	r6, [r3, #17]
    518c:	0c16      	lsrs	r6, r2, #16
    518e:	749e      	strb	r6, [r3, #18]
    5190:	0e12      	lsrs	r2, r2, #24
    5192:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5194:	001a      	movs	r2, r3
    5196:	3234      	adds	r2, #52	; 0x34
    5198:	751a      	strb	r2, [r3, #20]
    519a:	0a16      	lsrs	r6, r2, #8
    519c:	755e      	strb	r6, [r3, #21]
    519e:	0c16      	lsrs	r6, r2, #16
    51a0:	759e      	strb	r6, [r3, #22]
    51a2:	0e12      	lsrs	r2, r2, #24
    51a4:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    51a6:	001a      	movs	r2, r3
    51a8:	323d      	adds	r2, #61	; 0x3d
    51aa:	761a      	strb	r2, [r3, #24]
    51ac:	0a16      	lsrs	r6, r2, #8
    51ae:	765e      	strb	r6, [r3, #25]
    51b0:	0c16      	lsrs	r6, r2, #16
    51b2:	769e      	strb	r6, [r3, #26]
    51b4:	0e12      	lsrs	r2, r2, #24
    51b6:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    51b8:	2222      	movs	r2, #34	; 0x22
    51ba:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    51bc:	3201      	adds	r2, #1
    51be:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    51c0:	2200      	movs	r2, #0
    51c2:	771a      	strb	r2, [r3, #28]
    51c4:	3a16      	subs	r2, #22
    51c6:	775a      	strb	r2, [r3, #29]
    51c8:	321c      	adds	r2, #28
    51ca:	779a      	strb	r2, [r3, #30]
    51cc:	3231      	adds	r2, #49	; 0x31
    51ce:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    51d0:	3a16      	subs	r2, #22
    51d2:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    51d4:	2634      	movs	r6, #52	; 0x34
    51d6:	3a01      	subs	r2, #1
    51d8:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    51da:	3a19      	subs	r2, #25
    51dc:	3e10      	subs	r6, #16
    51de:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    51e0:	3601      	adds	r6, #1
    51e2:	559c      	strb	r4, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    51e4:	3e20      	subs	r6, #32
    51e6:	27be      	movs	r7, #190	; 0xbe
    51e8:	37ff      	adds	r7, #255	; 0xff
    51ea:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    51ec:	3f0e      	subs	r7, #14
    51ee:	3fff      	subs	r7, #255	; 0xff
    51f0:	46bc      	mov	ip, r7
    51f2:	370f      	adds	r7, #15
    51f4:	37ff      	adds	r7, #255	; 0xff
    51f6:	4664      	mov	r4, ip
    51f8:	55dc      	strb	r4, [r3, r7]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    51fa:	27c0      	movs	r7, #192	; 0xc0
    51fc:	37ff      	adds	r7, #255	; 0xff
    51fe:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    5200:	36bc      	adds	r6, #188	; 0xbc
    5202:	36ff      	adds	r6, #255	; 0xff
    5204:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    5206:	312a      	adds	r1, #42	; 0x2a
    5208:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    520a:	3101      	adds	r1, #1
    520c:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwr = DEFAULT_EIRP_JP;
    520e:	3221      	adds	r2, #33	; 0x21
    5210:	549d      	strb	r5, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    5212:	4a5a      	ldr	r2, [pc, #360]	; (537c <LORAReg_InitJP+0x26c>)
    5214:	7815      	ldrb	r5, [r2, #0]
    5216:	3180      	adds	r1, #128	; 0x80
    5218:	31ff      	adds	r1, #255	; 0xff
    521a:	545d      	strb	r5, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    521c:	7855      	ldrb	r5, [r2, #1]
    521e:	2168      	movs	r1, #104	; 0x68
    5220:	31ff      	adds	r1, #255	; 0xff
    5222:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[2];
    5224:	7895      	ldrb	r5, [r2, #2]
    5226:	392b      	subs	r1, #43	; 0x2b
    5228:	39ff      	subs	r1, #255	; 0xff
    522a:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[3];
    522c:	78d1      	ldrb	r1, [r2, #3]
    522e:	223c      	movs	r2, #60	; 0x3c
    5230:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5232:	2100      	movs	r1, #0
    5234:	3a04      	subs	r2, #4
    5236:	5499      	strb	r1, [r3, r2]
    5238:	3201      	adds	r2, #1
    523a:	5499      	strb	r1, [r3, r2]
    523c:	3201      	adds	r2, #1
    523e:	5499      	strb	r1, [r3, r2]
    5240:	3201      	adds	r2, #1
    5242:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    5244:	3207      	adds	r2, #7
    5246:	4641      	mov	r1, r8
    5248:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    524a:	001a      	movs	r2, r3
    524c:	323e      	adds	r2, #62	; 0x3e
    524e:	2100      	movs	r1, #0
    5250:	7011      	strb	r1, [r2, #0]
    5252:	7051      	strb	r1, [r2, #1]
    5254:	7091      	strb	r1, [r2, #2]
    5256:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    5258:	31c3      	adds	r1, #195	; 0xc3
    525a:	31ff      	adds	r1, #255	; 0xff
    525c:	5c5a      	ldrb	r2, [r3, r1]
    525e:	2401      	movs	r4, #1
    5260:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    5262:	2402      	movs	r4, #2
    5264:	4322      	orrs	r2, r4
    5266:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    5268:	222e      	movs	r2, #46	; 0x2e
    526a:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    526c:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    526e:	2805      	cmp	r0, #5
    5270:	d00a      	beq.n	5288 <LORAReg_InitJP+0x178>
    LORAREG_InitGetAttrFnPtrsJP();
    5272:	4b43      	ldr	r3, [pc, #268]	; (5380 <LORAReg_InitJP+0x270>)
    5274:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    5276:	4b43      	ldr	r3, [pc, #268]	; (5384 <LORAReg_InitJP+0x274>)
    5278:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    527a:	4b43      	ldr	r3, [pc, #268]	; (5388 <LORAReg_InitJP+0x278>)
    527c:	4798      	blx	r3
}
    527e:	0020      	movs	r0, r4
    5280:	b006      	add	sp, #24
    5282:	bc04      	pop	{r2}
    5284:	4690      	mov	r8, r2
    5286:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    5288:	001c      	movs	r4, r3
    528a:	0018      	movs	r0, r3
    528c:	3083      	adds	r0, #131	; 0x83
    528e:	3a2a      	subs	r2, #42	; 0x2a
    5290:	493e      	ldr	r1, [pc, #248]	; (538c <LORAReg_InitJP+0x27c>)
    5292:	4d3f      	ldr	r5, [pc, #252]	; (5390 <LORAReg_InitJP+0x280>)
    5294:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    5296:	0020      	movs	r0, r4
    5298:	30a3      	adds	r0, #163	; 0xa3
    529a:	2218      	movs	r2, #24
    529c:	493d      	ldr	r1, [pc, #244]	; (5394 <LORAReg_InitJP+0x284>)
    529e:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    52a0:	0020      	movs	r0, r4
    52a2:	30c4      	adds	r0, #196	; 0xc4
    52a4:	30ff      	adds	r0, #255	; 0xff
    52a6:	2218      	movs	r2, #24
    52a8:	493b      	ldr	r1, [pc, #236]	; (5398 <LORAReg_InitJP+0x288>)
    52aa:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    52ac:	0020      	movs	r0, r4
    52ae:	30ae      	adds	r0, #174	; 0xae
    52b0:	30ff      	adds	r0, #255	; 0xff
    52b2:	2204      	movs	r2, #4
    52b4:	4939      	ldr	r1, [pc, #228]	; (539c <LORAReg_InitJP+0x28c>)
    52b6:	47a8      	blx	r5
    52b8:	2302      	movs	r3, #2
    52ba:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    52bc:	492e      	ldr	r1, [pc, #184]	; (5378 <LORAReg_InitJP+0x268>)
    52be:	3fc0      	subs	r7, #192	; 0xc0
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    52c0:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    52c2:	3e97      	subs	r6, #151	; 0x97
    52c4:	3eff      	subs	r6, #255	; 0xff
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    52c6:	7908      	ldrb	r0, [r1, #4]
    52c8:	794c      	ldrb	r4, [r1, #5]
    52ca:	0224      	lsls	r4, r4, #8
    52cc:	4304      	orrs	r4, r0
    52ce:	7988      	ldrb	r0, [r1, #6]
    52d0:	0400      	lsls	r0, r0, #16
    52d2:	4304      	orrs	r4, r0
    52d4:	79c8      	ldrb	r0, [r1, #7]
    52d6:	0600      	lsls	r0, r0, #24
    52d8:	4320      	orrs	r0, r4
    52da:	0054      	lsls	r4, r2, #1
    52dc:	1820      	adds	r0, r4, r0
    52de:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    52e0:	3358      	adds	r3, #88	; 0x58
    52e2:	009b      	lsls	r3, r3, #2
    52e4:	18cb      	adds	r3, r1, r3
    52e6:	721d      	strb	r5, [r3, #8]
    52e8:	725d      	strb	r5, [r3, #9]
    52ea:	729d      	strb	r5, [r3, #10]
    52ec:	72dd      	strb	r5, [r3, #11]
    for (i = 2; i < RegParams.maxChannels; i++)
    52ee:	3201      	adds	r2, #1
    52f0:	b2d2      	uxtb	r2, r2
    52f2:	0013      	movs	r3, r2
    52f4:	5788      	ldrsb	r0, [r1, r6]
    52f6:	4282      	cmp	r2, r0
    52f8:	dbe5      	blt.n	52c6 <LORAReg_InitJP+0x1b6>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    52fa:	4c1f      	ldr	r4, [pc, #124]	; (5378 <LORAReg_InitJP+0x268>)
    52fc:	22ff      	movs	r2, #255	; 0xff
    52fe:	232f      	movs	r3, #47	; 0x2f
    5300:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    5302:	3aef      	subs	r2, #239	; 0xef
    5304:	23c2      	movs	r3, #194	; 0xc2
    5306:	33ff      	adds	r3, #255	; 0xff
    5308:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    530a:	7820      	ldrb	r0, [r4, #0]
    530c:	7863      	ldrb	r3, [r4, #1]
    530e:	021b      	lsls	r3, r3, #8
    5310:	4303      	orrs	r3, r0
    5312:	78a0      	ldrb	r0, [r4, #2]
    5314:	0400      	lsls	r0, r0, #16
    5316:	4303      	orrs	r3, r0
    5318:	78e0      	ldrb	r0, [r4, #3]
    531a:	0600      	lsls	r0, r0, #24
    531c:	4318      	orrs	r0, r3
    531e:	3230      	adds	r2, #48	; 0x30
    5320:	491f      	ldr	r1, [pc, #124]	; (53a0 <LORAReg_InitJP+0x290>)
    5322:	4b1b      	ldr	r3, [pc, #108]	; (5390 <LORAReg_InitJP+0x280>)
    5324:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    5326:	2307      	movs	r3, #7
    5328:	2107      	movs	r1, #7
    532a:	4a1e      	ldr	r2, [pc, #120]	; (53a4 <LORAReg_InitJP+0x294>)
    532c:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    532e:	2100      	movs	r1, #0
    5330:	4a1d      	ldr	r2, [pc, #116]	; (53a8 <LORAReg_InitJP+0x298>)
    5332:	54a1      	strb	r1, [r4, r2]
    5334:	18a2      	adds	r2, r4, r2
    5336:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    5338:	3101      	adds	r1, #1
    533a:	2284      	movs	r2, #132	; 0x84
    533c:	0092      	lsls	r2, r2, #2
    533e:	54a1      	strb	r1, [r4, r2]
    5340:	18a2      	adds	r2, r4, r2
    5342:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    5344:	2200      	movs	r2, #0
    5346:	4b19      	ldr	r3, [pc, #100]	; (53ac <LORAReg_InitJP+0x29c>)
    5348:	54e2      	strb	r2, [r4, r3]
    534a:	18e3      	adds	r3, r4, r3
    534c:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    534e:	2383      	movs	r3, #131	; 0x83
    5350:	009b      	lsls	r3, r3, #2
    5352:	54e2      	strb	r2, [r4, r3]
    5354:	469c      	mov	ip, r3
    5356:	4464      	add	r4, ip
    5358:	2300      	movs	r3, #0
    535a:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    535c:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    535e:	3202      	adds	r2, #2
    5360:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    5362:	4a13      	ldr	r2, [pc, #76]	; (53b0 <LORAReg_InitJP+0x2a0>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    5364:	9200      	str	r2, [sp, #0]
    5366:	4913      	ldr	r1, [pc, #76]	; (53b4 <LORAReg_InitJP+0x2a4>)
    5368:	9a03      	ldr	r2, [sp, #12]
    536a:	4b13      	ldr	r3, [pc, #76]	; (53b8 <LORAReg_InitJP+0x2a8>)
    536c:	2007      	movs	r0, #7
    536e:	4c13      	ldr	r4, [pc, #76]	; (53bc <LORAReg_InitJP+0x2ac>)
    5370:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5372:	2408      	movs	r4, #8
    5374:	e77d      	b.n	5272 <LORAReg_InitJP+0x162>
    5376:	46c0      	nop			; (mov r8, r8)
    5378:	20001350 	.word	0x20001350
    537c:	2000134c 	.word	0x2000134c
    5380:	00009261 	.word	0x00009261
    5384:	00009719 	.word	0x00009719
    5388:	000099d9 	.word	0x000099d9
    538c:	0001c9f0 	.word	0x0001c9f0
    5390:	00015bd5 	.word	0x00015bd5
    5394:	0001c9d8 	.word	0x0001c9d8
    5398:	0001ca38 	.word	0x0001ca38
    539c:	0001ca34 	.word	0x0001ca34
    53a0:	0001c9f4 	.word	0x0001c9f4
    53a4:	0000020b 	.word	0x0000020b
    53a8:	0000020e 	.word	0x0000020e
    53ac:	00000212 	.word	0x00000212
    53b0:	0000510d 	.word	0x0000510d
    53b4:	20001140 	.word	0x20001140
    53b8:	0001ca50 	.word	0x0001ca50
    53bc:	0000a145 	.word	0x0000a145

000053c0 <LorawanReg_KR_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback */
void LorawanReg_KR_Pds_Cb(void)
{

}
    53c0:	4770      	bx	lr
	...

000053c4 <LORAReg_InitKR>:
{
    53c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    53c6:	46de      	mov	lr, fp
    53c8:	4657      	mov	r7, sl
    53ca:	464e      	mov	r6, r9
    53cc:	4645      	mov	r5, r8
    53ce:	b5e0      	push	{r5, r6, r7, lr}
    53d0:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_KR;
    53d2:	4ba9      	ldr	r3, [pc, #676]	; (5678 <LORAReg_InitKR+0x2b4>)
    53d4:	2403      	movs	r4, #3
    53d6:	2226      	movs	r2, #38	; 0x26
    53d8:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_KR;
    53da:	2110      	movs	r1, #16
    53dc:	3204      	adds	r2, #4
    53de:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_KR;
    53e0:	3a29      	subs	r2, #41	; 0x29
    53e2:	3119      	adds	r1, #25
    53e4:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    53e6:	3902      	subs	r1, #2
    53e8:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    53ea:	001a      	movs	r2, r3
    53ec:	3283      	adds	r2, #131	; 0x83
    53ee:	2100      	movs	r1, #0
    53f0:	711a      	strb	r2, [r3, #4]
    53f2:	0a15      	lsrs	r5, r2, #8
    53f4:	715d      	strb	r5, [r3, #5]
    53f6:	0c15      	lsrs	r5, r2, #16
    53f8:	719d      	strb	r5, [r3, #6]
    53fa:	0e12      	lsrs	r2, r2, #24
    53fc:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    53fe:	001a      	movs	r2, r3
    5400:	3243      	adds	r2, #67	; 0x43
    5402:	701a      	strb	r2, [r3, #0]
    5404:	0a15      	lsrs	r5, r2, #8
    5406:	705d      	strb	r5, [r3, #1]
    5408:	0c15      	lsrs	r5, r2, #16
    540a:	709d      	strb	r5, [r3, #2]
    540c:	0e12      	lsrs	r2, r2, #24
    540e:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    5410:	001a      	movs	r2, r3
    5412:	32a3      	adds	r2, #163	; 0xa3
    5414:	721a      	strb	r2, [r3, #8]
    5416:	0a15      	lsrs	r5, r2, #8
    5418:	725d      	strb	r5, [r3, #9]
    541a:	0c15      	lsrs	r5, r2, #16
    541c:	729d      	strb	r5, [r3, #10]
    541e:	0e12      	lsrs	r2, r2, #24
    5420:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5422:	001a      	movs	r2, r3
    5424:	3264      	adds	r2, #100	; 0x64
    5426:	32ff      	adds	r2, #255	; 0xff
    5428:	741a      	strb	r2, [r3, #16]
    542a:	0a15      	lsrs	r5, r2, #8
    542c:	745d      	strb	r5, [r3, #17]
    542e:	0c15      	lsrs	r5, r2, #16
    5430:	749d      	strb	r5, [r3, #18]
    5432:	0e12      	lsrs	r2, r2, #24
    5434:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5436:	001a      	movs	r2, r3
    5438:	3234      	adds	r2, #52	; 0x34
    543a:	751a      	strb	r2, [r3, #20]
    543c:	0a15      	lsrs	r5, r2, #8
    543e:	755d      	strb	r5, [r3, #21]
    5440:	0c15      	lsrs	r5, r2, #16
    5442:	759d      	strb	r5, [r3, #22]
    5444:	0e12      	lsrs	r2, r2, #24
    5446:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5448:	001a      	movs	r2, r3
    544a:	323d      	adds	r2, #61	; 0x3d
    544c:	761a      	strb	r2, [r3, #24]
    544e:	0a15      	lsrs	r5, r2, #8
    5450:	765d      	strb	r5, [r3, #25]
    5452:	0c15      	lsrs	r5, r2, #16
    5454:	769d      	strb	r5, [r3, #26]
    5456:	0e12      	lsrs	r2, r2, #24
    5458:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_KR;
    545a:	2222      	movs	r2, #34	; 0x22
    545c:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_KR;
    545e:	3201      	adds	r2, #1
    5460:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_KR;	
    5462:	3a43      	subs	r2, #67	; 0x43
    5464:	771a      	strb	r2, [r3, #28]
    5466:	3233      	adds	r2, #51	; 0x33
    5468:	775a      	strb	r2, [r3, #29]
    546a:	3a20      	subs	r2, #32
    546c:	779a      	strb	r2, [r3, #30]
    546e:	3243      	adds	r2, #67	; 0x43
    5470:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_KR;
    5472:	3a15      	subs	r2, #21
    5474:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_KR;
    5476:	2534      	movs	r5, #52	; 0x34
    5478:	3a01      	subs	r2, #1
    547a:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_KR;
    547c:	3a1b      	subs	r2, #27
    547e:	3d10      	subs	r5, #16
    5480:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_KR;
    5482:	3501      	adds	r5, #1
    5484:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_KR;
    5486:	3d1b      	subs	r5, #27
    5488:	26be      	movs	r6, #190	; 0xbe
    548a:	36ff      	adds	r6, #255	; 0xff
    548c:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_KR;
    548e:	27bf      	movs	r7, #191	; 0xbf
    5490:	3601      	adds	r6, #1
    5492:	559f      	strb	r7, [r3, r6]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_KR;
    5494:	26c0      	movs	r6, #192	; 0xc0
    5496:	36ff      	adds	r6, #255	; 0xff
    5498:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    549a:	35b7      	adds	r5, #183	; 0xb7
    549c:	35ff      	adds	r5, #255	; 0xff
    549e:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 5;
    54a0:	3429      	adds	r4, #41	; 0x29
    54a2:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 7;
    54a4:	3c25      	subs	r4, #37	; 0x25
    54a6:	3228      	adds	r2, #40	; 0x28
    54a8:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_KR_HF;
    54aa:	3407      	adds	r4, #7
    54ac:	3a05      	subs	r2, #5
    54ae:	549c      	strb	r4, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    54b0:	4a72      	ldr	r2, [pc, #456]	; (567c <LORAReg_InitKR+0x2b8>)
    54b2:	7815      	ldrb	r5, [r2, #0]
    54b4:	349f      	adds	r4, #159	; 0x9f
    54b6:	34ff      	adds	r4, #255	; 0xff
    54b8:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    54ba:	7855      	ldrb	r5, [r2, #1]
    54bc:	3c70      	subs	r4, #112	; 0x70
    54be:	3cff      	subs	r4, #255	; 0xff
    54c0:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    54c2:	7894      	ldrb	r4, [r2, #2]
    54c4:	223c      	movs	r2, #60	; 0x3c
    54c6:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    54c8:	2400      	movs	r4, #0
    54ca:	3a04      	subs	r2, #4
    54cc:	549c      	strb	r4, [r3, r2]
    54ce:	3201      	adds	r2, #1
    54d0:	549c      	strb	r4, [r3, r2]
    54d2:	3201      	adds	r2, #1
    54d4:	549c      	strb	r4, [r3, r2]
    54d6:	3201      	adds	r2, #1
    54d8:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    54da:	3207      	adds	r2, #7
    54dc:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    54de:	001a      	movs	r2, r3
    54e0:	323e      	adds	r2, #62	; 0x3e
    54e2:	7011      	strb	r1, [r2, #0]
    54e4:	7051      	strb	r1, [r2, #1]
    54e6:	7091      	strb	r1, [r2, #2]
    54e8:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    54ea:	222e      	movs	r2, #46	; 0x2e
    54ec:	5498      	strb	r0, [r3, r2]
		result = UNSUPPORTED_BAND;
    54ee:	34c6      	adds	r4, #198	; 0xc6
	if(ismBand == ISM_KR920)
    54f0:	2804      	cmp	r0, #4
    54f2:	d00d      	beq.n	5510 <LORAReg_InitKR+0x14c>
    LORAREG_InitGetAttrFnPtrsKR();
    54f4:	4b62      	ldr	r3, [pc, #392]	; (5680 <LORAReg_InitKR+0x2bc>)
    54f6:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsKR();
    54f8:	4b62      	ldr	r3, [pc, #392]	; (5684 <LORAReg_InitKR+0x2c0>)
    54fa:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsKR();
    54fc:	4b62      	ldr	r3, [pc, #392]	; (5688 <LORAReg_InitKR+0x2c4>)
    54fe:	4798      	blx	r3
}
    5500:	0020      	movs	r0, r4
    5502:	b007      	add	sp, #28
    5504:	bc3c      	pop	{r2, r3, r4, r5}
    5506:	4690      	mov	r8, r2
    5508:	4699      	mov	r9, r3
    550a:	46a2      	mov	sl, r4
    550c:	46ab      	mov	fp, r5
    550e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    5510:	001c      	movs	r4, r3
    5512:	0018      	movs	r0, r3
    5514:	3083      	adds	r0, #131	; 0x83
    5516:	3a28      	subs	r2, #40	; 0x28
    5518:	495c      	ldr	r1, [pc, #368]	; (568c <LORAReg_InitKR+0x2c8>)
    551a:	4d5d      	ldr	r5, [pc, #372]	; (5690 <LORAReg_InitKR+0x2cc>)
    551c:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    551e:	0020      	movs	r0, r4
    5520:	30a3      	adds	r0, #163	; 0xa3
    5522:	2224      	movs	r2, #36	; 0x24
    5524:	495b      	ldr	r1, [pc, #364]	; (5694 <LORAReg_InitKR+0x2d0>)
    5526:	47a8      	blx	r5
    5528:	2103      	movs	r1, #3
    552a:	2003      	movs	r0, #3
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    552c:	4b52      	ldr	r3, [pc, #328]	; (5678 <LORAReg_InitKR+0x2b4>)
    552e:	22ff      	movs	r2, #255	; 0xff
    5530:	4692      	mov	sl, r2
		RegParams.pChParams[i].status = DISABLED;
    5532:	2400      	movs	r4, #0
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    5534:	22c2      	movs	r2, #194	; 0xc2
    5536:	32ff      	adds	r2, #255	; 0xff
    5538:	4694      	mov	ip, r2
    553a:	4657      	mov	r7, sl
    for (i = 3; i < RegParams.maxChannels; i++)
    553c:	3a98      	subs	r2, #152	; 0x98
    553e:	3aff      	subs	r2, #255	; 0xff
    5540:	4693      	mov	fp, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5542:	0042      	lsls	r2, r0, #1
    5544:	791e      	ldrb	r6, [r3, #4]
    5546:	46b0      	mov	r8, r6
    5548:	795e      	ldrb	r6, [r3, #5]
    554a:	0236      	lsls	r6, r6, #8
    554c:	46b1      	mov	r9, r6
    554e:	4646      	mov	r6, r8
    5550:	464d      	mov	r5, r9
    5552:	432e      	orrs	r6, r5
    5554:	799d      	ldrb	r5, [r3, #6]
    5556:	042d      	lsls	r5, r5, #16
    5558:	432e      	orrs	r6, r5
    555a:	79dd      	ldrb	r5, [r3, #7]
    555c:	062d      	lsls	r5, r5, #24
    555e:	432e      	orrs	r6, r5
    5560:	46b0      	mov	r8, r6
    5562:	4490      	add	r8, r2
    5564:	4645      	mov	r5, r8
    5566:	4656      	mov	r6, sl
    5568:	706e      	strb	r6, [r5, #1]
		RegParams.pChParams[i].status = DISABLED;
    556a:	791d      	ldrb	r5, [r3, #4]
    556c:	46a8      	mov	r8, r5
    556e:	795d      	ldrb	r5, [r3, #5]
    5570:	022d      	lsls	r5, r5, #8
    5572:	4646      	mov	r6, r8
    5574:	432e      	orrs	r6, r5
    5576:	799d      	ldrb	r5, [r3, #6]
    5578:	042d      	lsls	r5, r5, #16
    557a:	432e      	orrs	r6, r5
    557c:	79dd      	ldrb	r5, [r3, #7]
    557e:	062d      	lsls	r5, r5, #24
    5580:	432e      	orrs	r6, r5
    5582:	54b4      	strb	r4, [r6, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    5584:	7a1d      	ldrb	r5, [r3, #8]
    5586:	46a8      	mov	r8, r5
    5588:	7a5d      	ldrb	r5, [r3, #9]
    558a:	022d      	lsls	r5, r5, #8
    558c:	4646      	mov	r6, r8
    558e:	432e      	orrs	r6, r5
    5590:	7a9d      	ldrb	r5, [r3, #10]
    5592:	042d      	lsls	r5, r5, #16
    5594:	432e      	orrs	r6, r5
    5596:	7add      	ldrb	r5, [r3, #11]
    5598:	062d      	lsls	r5, r5, #24
    559a:	432e      	orrs	r6, r5
    559c:	46b0      	mov	r8, r6
    559e:	1812      	adds	r2, r2, r0
    55a0:	0092      	lsls	r2, r2, #2
    55a2:	4442      	add	r2, r8
    55a4:	7254      	strb	r4, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    55a6:	4662      	mov	r2, ip
    55a8:	549f      	strb	r7, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    55aa:	000a      	movs	r2, r1
    55ac:	3258      	adds	r2, #88	; 0x58
    55ae:	0092      	lsls	r2, r2, #2
    55b0:	189a      	adds	r2, r3, r2
    55b2:	7214      	strb	r4, [r2, #8]
    55b4:	7254      	strb	r4, [r2, #9]
    55b6:	7294      	strb	r4, [r2, #10]
    55b8:	72d4      	strb	r4, [r2, #11]
    for (i = 3; i < RegParams.maxChannels; i++)
    55ba:	3001      	adds	r0, #1
    55bc:	b2c0      	uxtb	r0, r0
    55be:	0001      	movs	r1, r0
    55c0:	465a      	mov	r2, fp
    55c2:	569a      	ldrsb	r2, [r3, r2]
    55c4:	4290      	cmp	r0, r2
    55c6:	dbbc      	blt.n	5542 <LORAReg_InitKR+0x17e>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    55c8:	4c2b      	ldr	r4, [pc, #172]	; (5678 <LORAReg_InitKR+0x2b4>)
    55ca:	22ff      	movs	r2, #255	; 0xff
    55cc:	232f      	movs	r3, #47	; 0x2f
    55ce:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsKR, sizeof(DefaultDrParamsKR) );
    55d0:	7820      	ldrb	r0, [r4, #0]
    55d2:	7863      	ldrb	r3, [r4, #1]
    55d4:	021b      	lsls	r3, r3, #8
    55d6:	4303      	orrs	r3, r0
    55d8:	78a0      	ldrb	r0, [r4, #2]
    55da:	0400      	lsls	r0, r0, #16
    55dc:	4303      	orrs	r3, r0
    55de:	78e0      	ldrb	r0, [r4, #3]
    55e0:	0600      	lsls	r0, r0, #24
    55e2:	4318      	orrs	r0, r3
    55e4:	3acf      	subs	r2, #207	; 0xcf
    55e6:	492c      	ldr	r1, [pc, #176]	; (5698 <LORAReg_InitKR+0x2d4>)
    55e8:	4b29      	ldr	r3, [pc, #164]	; (5690 <LORAReg_InitKR+0x2cc>)
    55ea:	4798      	blx	r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    55ec:	2325      	movs	r3, #37	; 0x25
    55ee:	5ce3      	ldrb	r3, [r4, r3]
    55f0:	2b00      	cmp	r3, #0
    55f2:	dd18      	ble.n	5626 <LORAReg_InitKR+0x262>
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    55f4:	4a20      	ldr	r2, [pc, #128]	; (5678 <LORAReg_InitKR+0x2b4>)
    55f6:	7811      	ldrb	r1, [r2, #0]
    55f8:	7853      	ldrb	r3, [r2, #1]
    55fa:	021b      	lsls	r3, r3, #8
    55fc:	430b      	orrs	r3, r1
    55fe:	7891      	ldrb	r1, [r2, #2]
    5600:	0409      	lsls	r1, r1, #16
    5602:	430b      	orrs	r3, r1
    5604:	78d1      	ldrb	r1, [r2, #3]
    5606:	0609      	lsls	r1, r1, #24
    5608:	4319      	orrs	r1, r3
    560a:	2300      	movs	r3, #0
    560c:	2601      	movs	r6, #1
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    560e:	2507      	movs	r5, #7
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    5610:	0014      	movs	r4, r2
    5612:	2025      	movs	r0, #37	; 0x25
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    5614:	00da      	lsls	r2, r3, #3
    5616:	188a      	adds	r2, r1, r2
    5618:	71d6      	strb	r6, [r2, #7]
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    561a:	7195      	strb	r5, [r2, #6]
    561c:	3301      	adds	r3, #1
    561e:	b25b      	sxtb	r3, r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    5620:	5c22      	ldrb	r2, [r4, r0]
    5622:	4293      	cmp	r3, r2
    5624:	dbf6      	blt.n	5614 <LORAReg_InitKR+0x250>
		RegParams.regParamItems.fileid = PDS_FILE_REG_KR_06_IDX;
    5626:	4b14      	ldr	r3, [pc, #80]	; (5678 <LORAReg_InitKR+0x2b4>)
    5628:	2205      	movs	r2, #5
    562a:	2005      	movs	r0, #5
    562c:	491b      	ldr	r1, [pc, #108]	; (569c <LORAReg_InitKR+0x2d8>)
    562e:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_KR_CH_PARAM_1;
    5630:	2000      	movs	r0, #0
    5632:	491b      	ldr	r1, [pc, #108]	; (56a0 <LORAReg_InitKR+0x2dc>)
    5634:	5458      	strb	r0, [r3, r1]
    5636:	1859      	adds	r1, r3, r1
    5638:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_KR_CH_PARAM_2;
    563a:	3001      	adds	r0, #1
    563c:	2184      	movs	r1, #132	; 0x84
    563e:	0089      	lsls	r1, r1, #2
    5640:	5458      	strb	r0, [r3, r1]
    5642:	1859      	adds	r1, r3, r1
    5644:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.band_item_id = 0;
    5646:	2100      	movs	r1, #0
    5648:	4a16      	ldr	r2, [pc, #88]	; (56a4 <LORAReg_InitKR+0x2e0>)
    564a:	5499      	strb	r1, [r3, r2]
    564c:	189a      	adds	r2, r3, r2
    564e:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    5650:	2283      	movs	r2, #131	; 0x83
    5652:	0092      	lsls	r2, r2, #2
    5654:	5499      	strb	r1, [r3, r2]
    5656:	4694      	mov	ip, r2
    5658:	4463      	add	r3, ip
    565a:	2200      	movs	r2, #0
    565c:	705a      	strb	r2, [r3, #1]
		filemarks.fileMarkListAddr = aRegKrFid1PdsOps;
    565e:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_KR_FID1_MAX_VALUE & 0x00FF);
    5660:	3202      	adds	r2, #2
    5662:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_KR_Pds_Cb;
    5664:	4a10      	ldr	r2, [pc, #64]	; (56a8 <LORAReg_InitKR+0x2e4>)
		PDS_RegFile(PDS_FILE_REG_KR_06_IDX,filemarks);
    5666:	9200      	str	r2, [sp, #0]
    5668:	4910      	ldr	r1, [pc, #64]	; (56ac <LORAReg_InitKR+0x2e8>)
    566a:	9a03      	ldr	r2, [sp, #12]
    566c:	4b10      	ldr	r3, [pc, #64]	; (56b0 <LORAReg_InitKR+0x2ec>)
    566e:	3004      	adds	r0, #4
    5670:	4c10      	ldr	r4, [pc, #64]	; (56b4 <LORAReg_InitKR+0x2f0>)
    5672:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5674:	2408      	movs	r4, #8
    5676:	e73d      	b.n	54f4 <LORAReg_InitKR+0x130>
    5678:	20001350 	.word	0x20001350
    567c:	2000134c 	.word	0x2000134c
    5680:	000093bd 	.word	0x000093bd
    5684:	00009785 	.word	0x00009785
    5688:	00009a59 	.word	0x00009a59
    568c:	0001ca84 	.word	0x0001ca84
    5690:	00015bd5 	.word	0x00015bd5
    5694:	0001ca60 	.word	0x0001ca60
    5698:	0001ca8c 	.word	0x0001ca8c
    569c:	0000020b 	.word	0x0000020b
    56a0:	0000020e 	.word	0x0000020e
    56a4:	00000212 	.word	0x00000212
    56a8:	000053c1 	.word	0x000053c1
    56ac:	20001144 	.word	0x20001144
    56b0:	0001cabc 	.word	0x0001cabc
    56b4:	0000a145 	.word	0x0000a145

000056b8 <LorawanReg_NA_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_NA_Pds_Cb(void)
{
	
}
    56b8:	4770      	bx	lr
	...

000056bc <LORAReg_InitNA>:
{
    56bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    56be:	46de      	mov	lr, fp
    56c0:	4657      	mov	r7, sl
    56c2:	464e      	mov	r6, r9
    56c4:	4645      	mov	r5, r8
    56c6:	b5e0      	push	{r5, r6, r7, lr}
    56c8:	b089      	sub	sp, #36	; 0x24
    56ca:	9003      	str	r0, [sp, #12]
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_NA;
    56cc:	4c7d      	ldr	r4, [pc, #500]	; (58c4 <LORAReg_InitNA+0x208>)
    56ce:	2702      	movs	r7, #2
    56d0:	2302      	movs	r3, #2
    56d2:	469b      	mov	fp, r3
    56d4:	2326      	movs	r3, #38	; 0x26
    56d6:	54e7      	strb	r7, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_T1;
    56d8:	2248      	movs	r2, #72	; 0x48
    56da:	3304      	adds	r3, #4
    56dc:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    56de:	3a41      	subs	r2, #65	; 0x41
    56e0:	3b03      	subs	r3, #3
    56e2:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = DEFAULT_EIRP_NA;
    56e4:	3217      	adds	r2, #23
    56e6:	3301      	adds	r3, #1
    56e8:	54e2      	strb	r2, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    56ea:	0023      	movs	r3, r4
    56ec:	33b3      	adds	r3, #179	; 0xb3
    56ee:	0018      	movs	r0, r3
    56f0:	2500      	movs	r5, #0
    56f2:	7123      	strb	r3, [r4, #4]
    56f4:	0a1b      	lsrs	r3, r3, #8
    56f6:	7163      	strb	r3, [r4, #5]
    56f8:	0c03      	lsrs	r3, r0, #16
    56fa:	71a3      	strb	r3, [r4, #6]
    56fc:	0e03      	lsrs	r3, r0, #24
    56fe:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    5700:	0026      	movs	r6, r4
    5702:	3643      	adds	r6, #67	; 0x43
    5704:	7026      	strb	r6, [r4, #0]
    5706:	0a33      	lsrs	r3, r6, #8
    5708:	7063      	strb	r3, [r4, #1]
    570a:	0c33      	lsrs	r3, r6, #16
    570c:	70a3      	strb	r3, [r4, #2]
    570e:	0e33      	lsrs	r3, r6, #24
    5710:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    5712:	2321      	movs	r3, #33	; 0x21
    5714:	32e1      	adds	r2, #225	; 0xe1
    5716:	54e2      	strb	r2, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_NA;
    5718:	3add      	subs	r2, #221	; 0xdd
    571a:	3b17      	subs	r3, #23
    571c:	54a3      	strb	r3, [r4, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_NA;
    571e:	3a1a      	subs	r2, #26
    5720:	2108      	movs	r1, #8
    5722:	468c      	mov	ip, r1
    5724:	2123      	movs	r1, #35	; 0x23
    5726:	5462      	strb	r2, [r4, r1]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_NA;
    5728:	3983      	subs	r1, #131	; 0x83
    572a:	4688      	mov	r8, r1
    572c:	7721      	strb	r1, [r4, #28]
    572e:	2170      	movs	r1, #112	; 0x70
    5730:	7761      	strb	r1, [r4, #29]
    5732:	4661      	mov	r1, ip
    5734:	77a1      	strb	r1, [r4, #30]
    5736:	2137      	movs	r1, #55	; 0x37
    5738:	77e1      	strb	r1, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_NA;
    573a:	3917      	subs	r1, #23
    573c:	2338      	movs	r3, #56	; 0x38
    573e:	5463      	strb	r3, [r4, r1]
	RegParams.minDataRate = MAC_DATARATE_MIN_NA;
    5740:	391c      	subs	r1, #28
    5742:	4689      	mov	r9, r1
    5744:	3120      	adds	r1, #32
    5746:	464b      	mov	r3, r9
    5748:	5463      	strb	r3, [r4, r1]
	RegParams.maxDataRate = MAC_DATARATE_MAX_NA;
    574a:	2325      	movs	r3, #37	; 0x25
    574c:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    574e:	2354      	movs	r3, #84	; 0x54
    5750:	33ff      	adds	r3, #255	; 0xff
    5752:	311c      	adds	r1, #28
    5754:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    5756:	3301      	adds	r3, #1
    5758:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    575a:	2350      	movs	r3, #80	; 0x50
    575c:	33ff      	adds	r3, #255	; 0xff
    575e:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR4;
    5760:	3301      	adds	r3, #1
    5762:	4649      	mov	r1, r9
    5764:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    5766:	2352      	movs	r3, #82	; 0x52
    5768:	33ff      	adds	r3, #255	; 0xff
    576a:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    576c:	3b45      	subs	r3, #69	; 0x45
    576e:	3bff      	subs	r3, #255	; 0xff
    5770:	324b      	adds	r2, #75	; 0x4b
    5772:	32ff      	adds	r2, #255	; 0xff
    5774:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 10;
    5776:	2256      	movs	r2, #86	; 0x56
    5778:	32ff      	adds	r2, #255	; 0xff
    577a:	230a      	movs	r3, #10
    577c:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    577e:	0022      	movs	r2, r4
    5780:	3234      	adds	r2, #52	; 0x34
    5782:	7522      	strb	r2, [r4, #20]
    5784:	0a13      	lsrs	r3, r2, #8
    5786:	7563      	strb	r3, [r4, #21]
    5788:	0c13      	lsrs	r3, r2, #16
    578a:	75a3      	strb	r3, [r4, #22]
    578c:	0e12      	lsrs	r2, r2, #24
    578e:	75e2      	strb	r2, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5790:	0022      	movs	r2, r4
    5792:	323d      	adds	r2, #61	; 0x3d
    5794:	7622      	strb	r2, [r4, #24]
    5796:	0a13      	lsrs	r3, r2, #8
    5798:	7663      	strb	r3, [r4, #25]
    579a:	0c13      	lsrs	r3, r2, #16
    579c:	76a3      	strb	r3, [r4, #26]
    579e:	0e12      	lsrs	r2, r2, #24
    57a0:	76e2      	strb	r2, [r4, #27]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_NA;
    57a2:	2360      	movs	r3, #96	; 0x60
    57a4:	2244      	movs	r2, #68	; 0x44
    57a6:	32ff      	adds	r2, #255	; 0xff
    57a8:	54a3      	strb	r3, [r4, r2]
    57aa:	0022      	movs	r2, r4
    57ac:	3244      	adds	r2, #68	; 0x44
    57ae:	32ff      	adds	r2, #255	; 0xff
    57b0:	2301      	movs	r3, #1
    57b2:	7053      	strb	r3, [r2, #1]
    57b4:	2338      	movs	r3, #56	; 0x38
    57b6:	425b      	negs	r3, r3
    57b8:	7093      	strb	r3, [r2, #2]
    57ba:	2335      	movs	r3, #53	; 0x35
    57bc:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_NA;
    57be:	2340      	movs	r3, #64	; 0x40
    57c0:	425b      	negs	r3, r3
    57c2:	2248      	movs	r2, #72	; 0x48
    57c4:	32ff      	adds	r2, #255	; 0xff
    57c6:	54a3      	strb	r3, [r4, r2]
    57c8:	0022      	movs	r2, r4
    57ca:	3248      	adds	r2, #72	; 0x48
    57cc:	32ff      	adds	r2, #255	; 0xff
    57ce:	2351      	movs	r3, #81	; 0x51
    57d0:	425b      	negs	r3, r3
    57d2:	7053      	strb	r3, [r2, #1]
    57d4:	232e      	movs	r3, #46	; 0x2e
    57d6:	425b      	negs	r3, r3
    57d8:	7093      	strb	r3, [r2, #2]
    57da:	2335      	movs	r3, #53	; 0x35
    57dc:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_NA;
    57de:	224c      	movs	r2, #76	; 0x4c
    57e0:	32ff      	adds	r2, #255	; 0xff
    57e2:	4643      	mov	r3, r8
    57e4:	54a3      	strb	r3, [r4, r2]
    57e6:	0022      	movs	r2, r4
    57e8:	324c      	adds	r2, #76	; 0x4c
    57ea:	32ff      	adds	r2, #255	; 0xff
    57ec:	2370      	movs	r3, #112	; 0x70
    57ee:	7053      	strb	r3, [r2, #1]
    57f0:	4663      	mov	r3, ip
    57f2:	7093      	strb	r3, [r2, #2]
    57f4:	2337      	movs	r3, #55	; 0x37
    57f6:	70d3      	strb	r3, [r2, #3]
	RegParams.Rx1DrOffset = 3;
    57f8:	2303      	movs	r3, #3
    57fa:	222c      	movs	r2, #44	; 0x2c
    57fc:	54a3      	strb	r3, [r4, r2]
	RegParams.maxTxPwrIndx = 10;
    57fe:	3201      	adds	r2, #1
    5800:	230a      	movs	r3, #10
    5802:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    5804:	2358      	movs	r3, #88	; 0x58
    5806:	33ff      	adds	r3, #255	; 0xff
    5808:	54e5      	strb	r5, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];
    580a:	4b2f      	ldr	r3, [pc, #188]	; (58c8 <LORAReg_InitNA+0x20c>)
    580c:	781a      	ldrb	r2, [r3, #0]
    580e:	4694      	mov	ip, r2
    5810:	223d      	movs	r2, #61	; 0x3d
    5812:	4661      	mov	r1, ip
    5814:	54a1      	strb	r1, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    5816:	785a      	ldrb	r2, [r3, #1]
    5818:	233c      	movs	r3, #60	; 0x3c
    581a:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    581c:	2300      	movs	r3, #0
    581e:	2238      	movs	r2, #56	; 0x38
    5820:	54a3      	strb	r3, [r4, r2]
    5822:	2200      	movs	r2, #0
    5824:	3339      	adds	r3, #57	; 0x39
    5826:	54e2      	strb	r2, [r4, r3]
    5828:	3301      	adds	r3, #1
    582a:	54e2      	strb	r2, [r4, r3]
    582c:	3301      	adds	r3, #1
    582e:	54e2      	strb	r2, [r4, r3]
	RegParams.joinbccount =0;
    5830:	3307      	adds	r3, #7
    5832:	54e5      	strb	r5, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    5834:	0023      	movs	r3, r4
    5836:	333e      	adds	r3, #62	; 0x3e
    5838:	701a      	strb	r2, [r3, #0]
    583a:	705a      	strb	r2, [r3, #1]
    583c:	709a      	strb	r2, [r3, #2]
    583e:	70da      	strb	r2, [r3, #3]
	RegParams.band = ismBand;
    5840:	232e      	movs	r3, #46	; 0x2e
    5842:	466a      	mov	r2, sp
    5844:	7b12      	ldrb	r2, [r2, #12]
    5846:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915, sizeof(DefaultChannels915) );
    5848:	2290      	movs	r2, #144	; 0x90
    584a:	4920      	ldr	r1, [pc, #128]	; (58cc <LORAReg_InitNA+0x210>)
    584c:	4b20      	ldr	r3, [pc, #128]	; (58d0 <LORAReg_InitNA+0x214>)
    584e:	4698      	mov	r8, r3
    5850:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsNA, sizeof(DefaultDrParamsNA) );
    5852:	2270      	movs	r2, #112	; 0x70
    5854:	491f      	ldr	r1, [pc, #124]	; (58d4 <LORAReg_InitNA+0x218>)
    5856:	0030      	movs	r0, r6
    5858:	47c0      	blx	r8
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    585a:	23ab      	movs	r3, #171	; 0xab
    585c:	005b      	lsls	r3, r3, #1
    585e:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_NA_03_IDX;
    5860:	4b1d      	ldr	r3, [pc, #116]	; (58d8 <LORAReg_InitNA+0x21c>)
    5862:	54e7      	strb	r7, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_NA_CH_PARAM;
    5864:	2200      	movs	r2, #0
    5866:	4b1d      	ldr	r3, [pc, #116]	; (58dc <LORAReg_InitNA+0x220>)
    5868:	54e2      	strb	r2, [r4, r3]
    586a:	18e3      	adds	r3, r4, r3
    586c:	465a      	mov	r2, fp
    586e:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    5870:	2200      	movs	r2, #0
    5872:	2384      	movs	r3, #132	; 0x84
    5874:	009b      	lsls	r3, r3, #2
    5876:	54e2      	strb	r2, [r4, r3]
    5878:	18e3      	adds	r3, r4, r3
    587a:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    587c:	4b18      	ldr	r3, [pc, #96]	; (58e0 <LORAReg_InitNA+0x224>)
    587e:	54e2      	strb	r2, [r4, r3]
    5880:	18e3      	adds	r3, r4, r3
    5882:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_NA_LAST_USED_SB;
    5884:	2383      	movs	r3, #131	; 0x83
    5886:	009b      	lsls	r3, r3, #2
    5888:	2201      	movs	r2, #1
    588a:	54e2      	strb	r2, [r4, r3]
    588c:	469c      	mov	ip, r3
    588e:	4464      	add	r4, ip
    5890:	465b      	mov	r3, fp
    5892:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegNaPdsOps;
    5894:	ab04      	add	r3, sp, #16
	filemarks.numItems =  (uint8_t)(PDS_REG_NA_MAX_VALUE & 0x00FF);
    5896:	711f      	strb	r7, [r3, #4]
	filemarks.fIDcb = LorawanReg_NA_Pds_Cb;
    5898:	4a12      	ldr	r2, [pc, #72]	; (58e4 <LORAReg_InitNA+0x228>)
	PDS_RegFile(PDS_FILE_REG_NA_03_IDX,filemarks);
    589a:	9200      	str	r2, [sp, #0]
    589c:	4912      	ldr	r1, [pc, #72]	; (58e8 <LORAReg_InitNA+0x22c>)
    589e:	9a05      	ldr	r2, [sp, #20]
    58a0:	4b12      	ldr	r3, [pc, #72]	; (58ec <LORAReg_InitNA+0x230>)
    58a2:	2002      	movs	r0, #2
    58a4:	4c12      	ldr	r4, [pc, #72]	; (58f0 <LORAReg_InitNA+0x234>)
    58a6:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsNA();
    58a8:	4b12      	ldr	r3, [pc, #72]	; (58f4 <LORAReg_InitNA+0x238>)
    58aa:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsNA();
    58ac:	4b12      	ldr	r3, [pc, #72]	; (58f8 <LORAReg_InitNA+0x23c>)
    58ae:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsNA();
    58b0:	4b12      	ldr	r3, [pc, #72]	; (58fc <LORAReg_InitNA+0x240>)
    58b2:	4798      	blx	r3
}
    58b4:	2008      	movs	r0, #8
    58b6:	b009      	add	sp, #36	; 0x24
    58b8:	bc3c      	pop	{r2, r3, r4, r5}
    58ba:	4690      	mov	r8, r2
    58bc:	4699      	mov	r9, r3
    58be:	46a2      	mov	sl, r4
    58c0:	46ab      	mov	fp, r5
    58c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58c4:	20001350 	.word	0x20001350
    58c8:	2000134c 	.word	0x2000134c
    58cc:	0001cacc 	.word	0x0001cacc
    58d0:	00015bd5 	.word	0x00015bd5
    58d4:	0001cb5c 	.word	0x0001cb5c
    58d8:	0000020b 	.word	0x0000020b
    58dc:	0000020e 	.word	0x0000020e
    58e0:	00000212 	.word	0x00000212
    58e4:	000056b9 	.word	0x000056b9
    58e8:	20001148 	.word	0x20001148
    58ec:	0001cbcc 	.word	0x0001cbcc
    58f0:	0000a145 	.word	0x0000a145
    58f4:	00008c25 	.word	0x00008c25
    58f8:	00009505 	.word	0x00009505
    58fc:	000097ed 	.word	0x000097ed

00005900 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    5900:	2015      	movs	r0, #21
    5902:	4770      	bx	lr

00005904 <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    5904:	2015      	movs	r0, #21
    5906:	4770      	bx	lr

00005908 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    5908:	232a      	movs	r3, #42	; 0x2a
    590a:	4902      	ldr	r1, [pc, #8]	; (5914 <LORAREG_GetAttr_MaxChannel+0xc>)
    590c:	5ccb      	ldrb	r3, [r1, r3]
    590e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5910:	2008      	movs	r0, #8
    5912:	4770      	bx	lr
    5914:	20001350 	.word	0x20001350

00005918 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    5918:	4905      	ldr	r1, [pc, #20]	; (5930 <LORAREG_GetAttr_MinNewChIndex+0x18>)
    591a:	2321      	movs	r3, #33	; 0x21
    591c:	5cc8      	ldrb	r0, [r1, r3]
    591e:	7010      	strb	r0, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    5920:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5922:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    5924:	2bff      	cmp	r3, #255	; 0xff
    5926:	d000      	beq.n	592a <LORAREG_GetAttr_MinNewChIndex+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    5928:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    592a:	3002      	adds	r0, #2
    592c:	e7fc      	b.n	5928 <LORAREG_GetAttr_MinNewChIndex+0x10>
    592e:	46c0      	nop			; (mov r8, r8)
    5930:	20001350 	.word	0x20001350

00005934 <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    5934:	2322      	movs	r3, #34	; 0x22
    5936:	4902      	ldr	r1, [pc, #8]	; (5940 <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    5938:	5ccb      	ldrb	r3, [r1, r3]
    593a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    593c:	2008      	movs	r0, #8
    593e:	4770      	bx	lr
    5940:	20001350 	.word	0x20001350

00005944 <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    5944:	2323      	movs	r3, #35	; 0x23
    5946:	4902      	ldr	r1, [pc, #8]	; (5950 <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    5948:	5ccb      	ldrb	r3, [r1, r3]
    594a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    594c:	2008      	movs	r0, #8
    594e:	4770      	bx	lr
    5950:	20001350 	.word	0x20001350

00005954 <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    5954:	2320      	movs	r3, #32
    5956:	4902      	ldr	r1, [pc, #8]	; (5960 <LORAREG_GetAttr_RegFeatures+0xc>)
    5958:	5ccb      	ldrb	r3, [r1, r3]
    595a:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    595c:	2008      	movs	r0, #8
    595e:	4770      	bx	lr
    5960:	20001350 	.word	0x20001350

00005964 <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    5964:	b530      	push	{r4, r5, lr}
    5966:	b083      	sub	sp, #12
    5968:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    596a:	780c      	ldrb	r4, [r1, #0]
    596c:	a901      	add	r1, sp, #4
    596e:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    5970:	2301      	movs	r3, #1
    5972:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    5974:	4b0d      	ldr	r3, [pc, #52]	; (59ac <LORAREG_GetAttr_DataRange+0x48>)
    5976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    5978:	2015      	movs	r0, #21
    597a:	4798      	blx	r3
    597c:	2808      	cmp	r0, #8
    597e:	d004      	beq.n	598a <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    5980:	23ff      	movs	r3, #255	; 0xff
    5982:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    5984:	200a      	movs	r0, #10
	}
	return result;
}
    5986:	b003      	add	sp, #12
    5988:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    598a:	4909      	ldr	r1, [pc, #36]	; (59b0 <LORAREG_GetAttr_DataRange+0x4c>)
    598c:	790b      	ldrb	r3, [r1, #4]
    598e:	794a      	ldrb	r2, [r1, #5]
    5990:	0212      	lsls	r2, r2, #8
    5992:	4313      	orrs	r3, r2
    5994:	798a      	ldrb	r2, [r1, #6]
    5996:	0412      	lsls	r2, r2, #16
    5998:	431a      	orrs	r2, r3
    599a:	79cb      	ldrb	r3, [r1, #7]
    599c:	061b      	lsls	r3, r3, #24
    599e:	431a      	orrs	r2, r3
    59a0:	0063      	lsls	r3, r4, #1
    59a2:	189b      	adds	r3, r3, r2
    59a4:	785b      	ldrb	r3, [r3, #1]
    59a6:	702b      	strb	r3, [r5, #0]
    59a8:	e7ed      	b.n	5986 <LORAREG_GetAttr_DataRange+0x22>
    59aa:	46c0      	nop			; (mov r8, r8)
    59ac:	20000d88 	.word	0x20000d88
    59b0:	20001350 	.word	0x20001350

000059b4 <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    59b4:	b530      	push	{r4, r5, lr}
    59b6:	b083      	sub	sp, #12
    59b8:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    59ba:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    59bc:	a901      	add	r1, sp, #4
    59be:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    59c0:	2301      	movs	r3, #1
    59c2:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    59c4:	4b0c      	ldr	r3, [pc, #48]	; (59f8 <LORAREG_GetAttr_ChIdStatus+0x44>)
    59c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    59c8:	2015      	movs	r0, #21
    59ca:	4798      	blx	r3
    59cc:	2808      	cmp	r0, #8
    59ce:	d004      	beq.n	59da <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    59d0:	2300      	movs	r3, #0
    59d2:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    59d4:	200a      	movs	r0, #10
	}
	return result;
}
    59d6:	b003      	add	sp, #12
    59d8:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    59da:	4908      	ldr	r1, [pc, #32]	; (59fc <LORAREG_GetAttr_ChIdStatus+0x48>)
    59dc:	790a      	ldrb	r2, [r1, #4]
    59de:	794b      	ldrb	r3, [r1, #5]
    59e0:	021b      	lsls	r3, r3, #8
    59e2:	4313      	orrs	r3, r2
    59e4:	798a      	ldrb	r2, [r1, #6]
    59e6:	0412      	lsls	r2, r2, #16
    59e8:	4313      	orrs	r3, r2
    59ea:	79ca      	ldrb	r2, [r1, #7]
    59ec:	0612      	lsls	r2, r2, #24
    59ee:	431a      	orrs	r2, r3
    59f0:	0064      	lsls	r4, r4, #1
    59f2:	5ca3      	ldrb	r3, [r4, r2]
    59f4:	702b      	strb	r3, [r5, #0]
    59f6:	e7ee      	b.n	59d6 <LORAREG_GetAttr_ChIdStatus+0x22>
    59f8:	20000d88 	.word	0x20000d88
    59fc:	20001350 	.word	0x20001350

00005a00 <LORAREG_GetAttr_DutyCycleT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_DutyCycleT1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = UINT16_MAX;
    5a00:	2301      	movs	r3, #1
    5a02:	425b      	negs	r3, r3
    5a04:	8013      	strh	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    5a06:	200a      	movs	r0, #10
    5a08:	4770      	bx	lr

00005a0a <LORAREG_GetAttr_MinDutyCycleTimer>:
#endif

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_MinDutyCycleTimer(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = UINT32_MAX;
    5a0a:	2301      	movs	r3, #1
    5a0c:	425b      	negs	r3, r3
    5a0e:	6013      	str	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    5a10:	200a      	movs	r0, #10
    5a12:	4770      	bx	lr

00005a14 <LORAREG_GetAttr_MacRecvDelay1>:
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    5a14:	23fa      	movs	r3, #250	; 0xfa
    5a16:	009b      	lsls	r3, r3, #2
    5a18:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a1a:	2008      	movs	r0, #8
    5a1c:	4770      	bx	lr

00005a1e <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    5a1e:	23fa      	movs	r3, #250	; 0xfa
    5a20:	00db      	lsls	r3, r3, #3
    5a22:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a24:	2008      	movs	r0, #8
    5a26:	4770      	bx	lr

00005a28 <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    5a28:	4b01      	ldr	r3, [pc, #4]	; (5a30 <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    5a2a:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a2c:	2008      	movs	r0, #8
    5a2e:	4770      	bx	lr
    5a30:	00001388 	.word	0x00001388

00005a34 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    5a34:	4b01      	ldr	r3, [pc, #4]	; (5a3c <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    5a36:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a38:	2008      	movs	r0, #8
    5a3a:	4770      	bx	lr
    5a3c:	00001770 	.word	0x00001770

00005a40 <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    5a40:	23fa      	movs	r3, #250	; 0xfa
    5a42:	00db      	lsls	r3, r3, #3
    5a44:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a46:	2008      	movs	r0, #8
    5a48:	4770      	bx	lr

00005a4a <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    5a4a:	2320      	movs	r3, #32
    5a4c:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a4e:	2008      	movs	r0, #8
    5a50:	4770      	bx	lr

00005a52 <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    5a52:	2340      	movs	r3, #64	; 0x40
    5a54:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a56:	2008      	movs	r0, #8
    5a58:	4770      	bx	lr

00005a5a <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    5a5a:	2380      	movs	r3, #128	; 0x80
    5a5c:	01db      	lsls	r3, r3, #7
    5a5e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a60:	2008      	movs	r0, #8
    5a62:	4770      	bx	lr

00005a64 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    5a64:	2327      	movs	r3, #39	; 0x27
    5a66:	4902      	ldr	r1, [pc, #8]	; (5a70 <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    5a68:	5ccb      	ldrb	r3, [r1, r3]
    5a6a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a6c:	2008      	movs	r0, #8
    5a6e:	4770      	bx	lr
    5a70:	20001350 	.word	0x20001350

00005a74 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    5a74:	2326      	movs	r3, #38	; 0x26
    5a76:	4902      	ldr	r1, [pc, #8]	; (5a80 <LORAREG_GetAttr_RegDefTxDR+0xc>)
    5a78:	5ccb      	ldrb	r3, [r1, r3]
    5a7a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a7c:	2008      	movs	r0, #8
    5a7e:	4770      	bx	lr
    5a80:	20001350 	.word	0x20001350

00005a84 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    5a84:	232f      	movs	r3, #47	; 0x2f
    5a86:	4902      	ldr	r1, [pc, #8]	; (5a90 <LORAREG_GetAttr_CurChIndx+0xc>)
    5a88:	5ccb      	ldrb	r3, [r1, r3]
    5a8a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    5a8c:	2008      	movs	r0, #8
    5a8e:	4770      	bx	lr
    5a90:	20001350 	.word	0x20001350

00005a94 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    5a94:	4b09      	ldr	r3, [pc, #36]	; (5abc <LORAREG_GetAttr_DefLBTParams+0x28>)
    5a96:	21c0      	movs	r1, #192	; 0xc0
    5a98:	31ff      	adds	r1, #255	; 0xff
    5a9a:	5c59      	ldrb	r1, [r3, r1]
    5a9c:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    5a9e:	21be      	movs	r1, #190	; 0xbe
    5aa0:	31ff      	adds	r1, #255	; 0xff
    5aa2:	5c59      	ldrb	r1, [r3, r1]
    5aa4:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    5aa6:	21df      	movs	r1, #223	; 0xdf
    5aa8:	0049      	lsls	r1, r1, #1
    5aaa:	565b      	ldrsb	r3, [r3, r1]
    5aac:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    5aae:	2301      	movs	r3, #1
    5ab0:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    5ab2:	3304      	adds	r3, #4
    5ab4:	8093      	strh	r3, [r2, #4]
	return 0;
}
    5ab6:	2000      	movs	r0, #0
    5ab8:	4770      	bx	lr
    5aba:	46c0      	nop			; (mov r8, r8)
    5abc:	20001350 	.word	0x20001350

00005ac0 <LORAREG_GetAttr_FreqT1>:
{
    5ac0:	b530      	push	{r4, r5, lr}
	channelId = *(uint8_t *)attrInput;
    5ac2:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    5ac4:	212a      	movs	r1, #42	; 0x2a
    5ac6:	4820      	ldr	r0, [pc, #128]	; (5b48 <LORAREG_GetAttr_FreqT1+0x88>)
    5ac8:	5641      	ldrsb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    5aca:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    5acc:	428b      	cmp	r3, r1
    5ace:	dc39      	bgt.n	5b44 <LORAREG_GetAttr_FreqT1+0x84>
	if (channelId < RegParams.cmnParams.paramsType1.Max_125khzChan)
    5ad0:	2054      	movs	r0, #84	; 0x54
    5ad2:	30ff      	adds	r0, #255	; 0xff
    5ad4:	4c1c      	ldr	r4, [pc, #112]	; (5b48 <LORAREG_GetAttr_FreqT1+0x88>)
    5ad6:	5c24      	ldrb	r4, [r4, r0]
    5ad8:	42a3      	cmp	r3, r4
    5ada:	d31c      	bcc.n	5b16 <LORAREG_GetAttr_FreqT1+0x56>
		result = LORAWAN_INVALID_PARAMETER;
    5adc:	200a      	movs	r0, #10
	else if ( (channelId < RegParams.maxChannels) && (channelId >= RegParams.cmnParams.paramsType1.Max_125khzChan) )
    5ade:	428b      	cmp	r3, r1
    5ae0:	da30      	bge.n	5b44 <LORAREG_GetAttr_FreqT1+0x84>
static uint32_t GenerateFrequency2 (uint8_t channelIndex)
{
    uint32_t channelFrequency;

    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    5ae2:	1b1b      	subs	r3, r3, r4
    5ae4:	4919      	ldr	r1, [pc, #100]	; (5b4c <LORAREG_GetAttr_FreqT1+0x8c>)
    5ae6:	434b      	muls	r3, r1
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    5ae8:	4c17      	ldr	r4, [pc, #92]	; (5b48 <LORAREG_GetAttr_FreqT1+0x88>)
    5aea:	2148      	movs	r1, #72	; 0x48
    5aec:	31ff      	adds	r1, #255	; 0xff
    5aee:	5c61      	ldrb	r1, [r4, r1]
    5af0:	303f      	adds	r0, #63	; 0x3f
    5af2:	30ff      	adds	r0, #255	; 0xff
    5af4:	5c20      	ldrb	r0, [r4, r0]
    5af6:	0200      	lsls	r0, r0, #8
    5af8:	4301      	orrs	r1, r0
    5afa:	204a      	movs	r0, #74	; 0x4a
    5afc:	30ff      	adds	r0, #255	; 0xff
    5afe:	5c20      	ldrb	r0, [r4, r0]
    5b00:	0400      	lsls	r0, r0, #16
    5b02:	4308      	orrs	r0, r1
    5b04:	21a5      	movs	r1, #165	; 0xa5
    5b06:	0049      	lsls	r1, r1, #1
    5b08:	5c61      	ldrb	r1, [r4, r1]
    5b0a:	0609      	lsls	r1, r1, #24
    5b0c:	4301      	orrs	r1, r0
    5b0e:	1859      	adds	r1, r3, r1
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    5b10:	6011      	str	r1, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5b12:	2008      	movs	r0, #8
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    5b14:	e016      	b.n	5b44 <LORAREG_GetAttr_FreqT1+0x84>
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    5b16:	4c0c      	ldr	r4, [pc, #48]	; (5b48 <LORAREG_GetAttr_FreqT1+0x88>)
    5b18:	2144      	movs	r1, #68	; 0x44
    5b1a:	31ff      	adds	r1, #255	; 0xff
    5b1c:	5c61      	ldrb	r1, [r4, r1]
    5b1e:	380f      	subs	r0, #15
    5b20:	5c20      	ldrb	r0, [r4, r0]
    5b22:	0200      	lsls	r0, r0, #8
    5b24:	4308      	orrs	r0, r1
    5b26:	2146      	movs	r1, #70	; 0x46
    5b28:	31ff      	adds	r1, #255	; 0xff
    5b2a:	5c61      	ldrb	r1, [r4, r1]
    5b2c:	0409      	lsls	r1, r1, #16
    5b2e:	4308      	orrs	r0, r1
    5b30:	21a3      	movs	r1, #163	; 0xa3
    5b32:	0049      	lsls	r1, r1, #1
    5b34:	5c61      	ldrb	r1, [r4, r1]
    5b36:	0609      	lsls	r1, r1, #24
    5b38:	4301      	orrs	r1, r0
    5b3a:	4805      	ldr	r0, [pc, #20]	; (5b50 <LORAREG_GetAttr_FreqT1+0x90>)
    5b3c:	4343      	muls	r3, r0
    5b3e:	18cb      	adds	r3, r1, r3
		*(uint32_t *)attrOutput = GenerateFrequency1 (channelId);
    5b40:	6013      	str	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5b42:	2008      	movs	r0, #8
}
    5b44:	bd30      	pop	{r4, r5, pc}
    5b46:	46c0      	nop			; (mov r8, r8)
    5b48:	20001350 	.word	0x20001350
    5b4c:	00186a00 	.word	0x00186a00
    5b50:	00030d40 	.word	0x00030d40

00005b54 <ValidateDataRateTxT1>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    5b54:	780a      	ldrb	r2, [r1, #0]
    5b56:	23a8      	movs	r3, #168	; 0xa8
    5b58:	005b      	lsls	r3, r3, #1
    5b5a:	4903      	ldr	r1, [pc, #12]	; (5b68 <ValidateDataRateTxT1+0x14>)
    5b5c:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5b5e:	2008      	movs	r0, #8
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    5b60:	429a      	cmp	r2, r3
    5b62:	d900      	bls.n	5b66 <ValidateDataRateTxT1+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
    5b64:	3002      	adds	r0, #2
	}
	
	return result;
}
    5b66:	4770      	bx	lr
    5b68:	20001350 	.word	0x20001350

00005b6c <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    5b6c:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    5b6e:	2224      	movs	r2, #36	; 0x24
    5b70:	4908      	ldr	r1, [pc, #32]	; (5b94 <ValidateDataRateTxT2+0x28>)
    5b72:	5c8a      	ldrb	r2, [r1, r2]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    5b74:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    5b76:	429a      	cmp	r2, r3
    5b78:	d30a      	bcc.n	5b90 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    5b7a:	22e1      	movs	r2, #225	; 0xe1
    5b7c:	0052      	lsls	r2, r2, #1
    5b7e:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5b80:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    5b82:	07d2      	lsls	r2, r2, #31
    5b84:	d504      	bpl.n	5b90 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    5b86:	2222      	movs	r2, #34	; 0x22
    5b88:	5c8a      	ldrb	r2, [r1, r2]
    5b8a:	429a      	cmp	r2, r3
    5b8c:	d900      	bls.n	5b90 <ValidateDataRateTxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    5b8e:	3002      	adds	r0, #2
	}
	
	return result;
}
    5b90:	4770      	bx	lr
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	20001350 	.word	0x20001350

00005b98 <ValidateDataRateRxT1>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    5b98:	780b      	ldrb	r3, [r1, #0]

	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    5b9a:	22a9      	movs	r2, #169	; 0xa9
    5b9c:	0052      	lsls	r2, r2, #1
    5b9e:	4906      	ldr	r1, [pc, #24]	; (5bb8 <ValidateDataRateRxT1+0x20>)
    5ba0:	5c8a      	ldrb	r2, [r1, r2]
	{
		result = LORAWAN_INVALID_PARAMETER;
    5ba2:	200a      	movs	r0, #10
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    5ba4:	429a      	cmp	r2, r3
    5ba6:	d306      	bcc.n	5bb6 <ValidateDataRateRxT1+0x1e>
    5ba8:	2252      	movs	r2, #82	; 0x52
    5baa:	32ff      	adds	r2, #255	; 0xff
    5bac:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5bae:	3802      	subs	r0, #2
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    5bb0:	429a      	cmp	r2, r3
    5bb2:	d900      	bls.n	5bb6 <ValidateDataRateRxT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5bb4:	3002      	adds	r0, #2
	}
	return result;
}
    5bb6:	4770      	bx	lr
    5bb8:	20001350 	.word	0x20001350

00005bbc <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    5bbc:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    5bbe:	2224      	movs	r2, #36	; 0x24
    5bc0:	4908      	ldr	r1, [pc, #32]	; (5be4 <ValidateDataRateRxT2+0x28>)
    5bc2:	5c8a      	ldrb	r2, [r1, r2]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    5bc4:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    5bc6:	429a      	cmp	r2, r3
    5bc8:	d30a      	bcc.n	5be0 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    5bca:	22e1      	movs	r2, #225	; 0xe1
    5bcc:	0052      	lsls	r2, r2, #1
    5bce:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5bd0:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    5bd2:	0792      	lsls	r2, r2, #30
    5bd4:	d504      	bpl.n	5be0 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    5bd6:	2222      	movs	r2, #34	; 0x22
    5bd8:	5c8a      	ldrb	r2, [r1, r2]
    5bda:	429a      	cmp	r2, r3
    5bdc:	d900      	bls.n	5be0 <ValidateDataRateRxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    5bde:	3002      	adds	r0, #2
	}

	return result;
}
    5be0:	4770      	bx	lr
    5be2:	46c0      	nop			; (mov r8, r8)
    5be4:	20001350 	.word	0x20001350

00005be8 <ValidateChannelId>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
    uint8_t channelId = *(uint8_t *)attrInput;
	
    if (channelId >= RegParams.maxChannels)
    5be8:	780a      	ldrb	r2, [r1, #0]
    5bea:	232a      	movs	r3, #42	; 0x2a
    5bec:	4903      	ldr	r1, [pc, #12]	; (5bfc <ValidateChannelId+0x14>)
    5bee:	56cb      	ldrsb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    5bf0:	2008      	movs	r0, #8
    if (channelId >= RegParams.maxChannels)
    5bf2:	429a      	cmp	r2, r3
    5bf4:	db00      	blt.n	5bf8 <ValidateChannelId+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER ;
    5bf6:	3002      	adds	r0, #2
    }
	
    return result;
}
    5bf8:	4770      	bx	lr
    5bfa:	46c0      	nop			; (mov r8, r8)
    5bfc:	20001350 	.word	0x20001350

00005c00 <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    5c00:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    5c02:	222a      	movs	r2, #42	; 0x2a
    5c04:	4808      	ldr	r0, [pc, #32]	; (5c28 <ValidateChannelIdT2+0x28>)
    5c06:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    5c08:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    5c0a:	4293      	cmp	r3, r2
    5c0c:	da0a      	bge.n	5c24 <ValidateChannelIdT2+0x24>
    5c0e:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    5c10:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    5c12:	2a00      	cmp	r2, #0
    5c14:	d106      	bne.n	5c24 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    5c16:	32c1      	adds	r2, #193	; 0xc1
    5c18:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    5c1a:	4903      	ldr	r1, [pc, #12]	; (5c28 <ValidateChannelIdT2+0x28>)
    5c1c:	5c8a      	ldrb	r2, [r1, r2]
    5c1e:	429a      	cmp	r2, r3
    5c20:	d900      	bls.n	5c24 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    5c22:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    5c24:	4770      	bx	lr
    5c26:	46c0      	nop			; (mov r8, r8)
    5c28:	20001350 	.word	0x20001350

00005c2c <LORAREG_GetAttr_DutyCycleT2>:
{
    5c2c:	b530      	push	{r4, r5, lr}
    5c2e:	b083      	sub	sp, #12
    5c30:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    5c32:	780d      	ldrb	r5, [r1, #0]
    5c34:	a901      	add	r1, sp, #4
    5c36:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    5c38:	2301      	movs	r3, #1
    5c3a:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    5c3c:	2015      	movs	r0, #21
    5c3e:	4b0b      	ldr	r3, [pc, #44]	; (5c6c <LORAREG_GetAttr_DutyCycleT2+0x40>)
    5c40:	4798      	blx	r3
    5c42:	2808      	cmp	r0, #8
    5c44:	d002      	beq.n	5c4c <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    5c46:	200a      	movs	r0, #10
}
    5c48:	b003      	add	sp, #12
    5c4a:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    5c4c:	4a08      	ldr	r2, [pc, #32]	; (5c70 <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    5c4e:	006b      	lsls	r3, r5, #1
    5c50:	195b      	adds	r3, r3, r5
    5c52:	009b      	lsls	r3, r3, #2
    5c54:	18d3      	adds	r3, r2, r3
    5c56:	33ab      	adds	r3, #171	; 0xab
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    5c58:	781b      	ldrb	r3, [r3, #0]
    5c5a:	33d4      	adds	r3, #212	; 0xd4
    5c5c:	005b      	lsls	r3, r3, #1
    5c5e:	18d2      	adds	r2, r2, r3
    5c60:	7951      	ldrb	r1, [r2, #5]
    5c62:	7993      	ldrb	r3, [r2, #6]
    5c64:	021b      	lsls	r3, r3, #8
    5c66:	430b      	orrs	r3, r1
    5c68:	8023      	strh	r3, [r4, #0]
    5c6a:	e7ed      	b.n	5c48 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    5c6c:	00005c01 	.word	0x00005c01
    5c70:	20001350 	.word	0x20001350

00005c74 <LORAREG_GetAttr_MinMaxDr>:
{
    5c74:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c76:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    5c78:	4b21      	ldr	r3, [pc, #132]	; (5d00 <LORAREG_GetAttr_MinMaxDr+0x8c>)
    5c7a:	2124      	movs	r1, #36	; 0x24
    5c7c:	5c5c      	ldrb	r4, [r3, r1]
	uint8_t maxDataRate = RegParams.maxDataRate;
    5c7e:	3101      	adds	r1, #1
    5c80:	5c5f      	ldrb	r7, [r3, r1]

	for (i = 0; i < RegParams.maxChannels; i++)
    5c82:	3105      	adds	r1, #5
    5c84:	565e      	ldrsb	r6, [r3, r1]
    5c86:	2e00      	cmp	r6, #0
    5c88:	dd28      	ble.n	5cdc <LORAREG_GetAttr_MinMaxDr+0x68>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    5c8a:	0019      	movs	r1, r3
    5c8c:	791d      	ldrb	r5, [r3, #4]
    5c8e:	795b      	ldrb	r3, [r3, #5]
    5c90:	021b      	lsls	r3, r3, #8
    5c92:	432b      	orrs	r3, r5
    5c94:	798d      	ldrb	r5, [r1, #6]
    5c96:	042d      	lsls	r5, r5, #16
    5c98:	432b      	orrs	r3, r5
    5c9a:	79cd      	ldrb	r5, [r1, #7]
    5c9c:	062d      	lsls	r5, r5, #24
    5c9e:	431d      	orrs	r5, r3
    5ca0:	2100      	movs	r1, #0
    5ca2:	e00b      	b.n	5cbc <LORAREG_GetAttr_MinMaxDr+0x48>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    5ca4:	7843      	ldrb	r3, [r0, #1]
    5ca6:	091b      	lsrs	r3, r3, #4
    5ca8:	42bb      	cmp	r3, r7
    5caa:	dd03      	ble.n	5cb4 <LORAREG_GetAttr_MinMaxDr+0x40>
    5cac:	7800      	ldrb	r0, [r0, #0]
    5cae:	2800      	cmp	r0, #0
    5cb0:	d000      	beq.n	5cb4 <LORAREG_GetAttr_MinMaxDr+0x40>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    5cb2:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    5cb4:	3101      	adds	r1, #1
    5cb6:	b2c9      	uxtb	r1, r1
    5cb8:	42b1      	cmp	r1, r6
    5cba:	da0f      	bge.n	5cdc <LORAREG_GetAttr_MinMaxDr+0x68>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    5cbc:	0048      	lsls	r0, r1, #1
    5cbe:	1828      	adds	r0, r5, r0
    5cc0:	7843      	ldrb	r3, [r0, #1]
    5cc2:	071b      	lsls	r3, r3, #28
    5cc4:	0f1b      	lsrs	r3, r3, #28
    5cc6:	42a3      	cmp	r3, r4
    5cc8:	daec      	bge.n	5ca4 <LORAREG_GetAttr_MinMaxDr+0x30>
    5cca:	7802      	ldrb	r2, [r0, #0]
    5ccc:	2a00      	cmp	r2, #0
    5cce:	d0f1      	beq.n	5cb4 <LORAREG_GetAttr_MinMaxDr+0x40>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    5cd0:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    5cd2:	7843      	ldrb	r3, [r0, #1]
    5cd4:	091b      	lsrs	r3, r3, #4
    5cd6:	42bb      	cmp	r3, r7
    5cd8:	dceb      	bgt.n	5cb2 <LORAREG_GetAttr_MinMaxDr+0x3e>
    5cda:	e7eb      	b.n	5cb4 <LORAREG_GetAttr_MinMaxDr+0x40>
		}
	}
	
	if ((RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1) && ((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0))
    5cdc:	23e1      	movs	r3, #225	; 0xe1
    5cde:	005b      	lsls	r3, r3, #1
    5ce0:	4907      	ldr	r1, [pc, #28]	; (5d00 <LORAREG_GetAttr_MinMaxDr+0x8c>)
    5ce2:	5ccb      	ldrb	r3, [r1, r3]
    5ce4:	07db      	lsls	r3, r3, #31
    5ce6:	d506      	bpl.n	5cf6 <LORAREG_GetAttr_MinMaxDr+0x82>
    5ce8:	232e      	movs	r3, #46	; 0x2e
    5cea:	5cc9      	ldrb	r1, [r1, r3]
    5cec:	4b05      	ldr	r3, [pc, #20]	; (5d04 <LORAREG_GetAttr_MinMaxDr+0x90>)
    5cee:	410b      	asrs	r3, r1
    5cf0:	07db      	lsls	r3, r3, #31
    5cf2:	d500      	bpl.n	5cf6 <LORAREG_GetAttr_MinMaxDr+0x82>
	{
		minDataRate = DR2;
    5cf4:	2402      	movs	r4, #2
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    5cf6:	4663      	mov	r3, ip
    5cf8:	701c      	strb	r4, [r3, #0]
    5cfa:	705f      	strb	r7, [r3, #1]
}
    5cfc:	2008      	movs	r0, #8
    5cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d00:	20001350 	.word	0x20001350
    5d04:	00007fe0 	.word	0x00007fe0

00005d08 <ValidateChannelMaskCntl>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntl (LorawanRegionalAttributes_t attr, void *attrInput)
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t channelMaskCntl = *(uint8_t *)attrInput;
    5d08:	780b      	ldrb	r3, [r1, #0]

    // 5 is RFU for channel mask for US
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    5d0a:	2b05      	cmp	r3, #5
    5d0c:	d004      	beq.n	5d18 <ValidateChannelMaskCntl+0x10>
    StackRetStatus_t result = LORAWAN_SUCCESS;
    5d0e:	2008      	movs	r0, #8
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    5d10:	2b07      	cmp	r3, #7
    5d12:	d900      	bls.n	5d16 <ValidateChannelMaskCntl+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    5d14:	3002      	adds	r0, #2
    }

    return result;
}
    5d16:	4770      	bx	lr
        result = LORAWAN_INVALID_PARAMETER;
    5d18:	200a      	movs	r0, #10
    5d1a:	e7fc      	b.n	5d16 <ValidateChannelMaskCntl+0xe>

00005d1c <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    5d1c:	780a      	ldrb	r2, [r1, #0]
    5d1e:	232d      	movs	r3, #45	; 0x2d
    5d20:	4903      	ldr	r1, [pc, #12]	; (5d30 <ValidateTxPower+0x14>)
    5d22:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5d24:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    5d26:	429a      	cmp	r2, r3
    5d28:	dd00      	ble.n	5d2c <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    5d2a:	3002      	adds	r0, #2
	}

	return result;
}
    5d2c:	4770      	bx	lr
    5d2e:	46c0      	nop			; (mov r8, r8)
    5d30:	20001350 	.word	0x20001350

00005d34 <ValidateChannelMask>:
 */
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMask (LorawanRegionalAttributes_t attr, void *attrInput)
{
	return LORAWAN_SUCCESS;	
}
    5d34:	2008      	movs	r0, #8
    5d36:	4770      	bx	lr

00005d38 <ValidateChannelMaskT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    5d38:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    5d3a:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    5d3c:	2900      	cmp	r1, #0
    5d3e:	d020      	beq.n	5d82 <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    5d40:	232a      	movs	r3, #42	; 0x2a
    5d42:	4a11      	ldr	r2, [pc, #68]	; (5d88 <ValidateChannelMaskT2+0x50>)
    5d44:	56d0      	ldrsb	r0, [r2, r3]
    5d46:	2800      	cmp	r0, #0
    5d48:	dd1b      	ble.n	5d82 <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    5d4a:	7a14      	ldrb	r4, [r2, #8]
    5d4c:	7a53      	ldrb	r3, [r2, #9]
    5d4e:	021b      	lsls	r3, r3, #8
    5d50:	4323      	orrs	r3, r4
    5d52:	7a94      	ldrb	r4, [r2, #10]
    5d54:	0424      	lsls	r4, r4, #16
    5d56:	4323      	orrs	r3, r4
    5d58:	7ad4      	ldrb	r4, [r2, #11]
    5d5a:	0624      	lsls	r4, r4, #24
    5d5c:	431c      	orrs	r4, r3
    5d5e:	2300      	movs	r3, #0
    5d60:	2503      	movs	r5, #3
    5d62:	e004      	b.n	5d6e <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    5d64:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    5d66:	3301      	adds	r3, #1
    5d68:	b2db      	uxtb	r3, r3
    5d6a:	4283      	cmp	r3, r0
    5d6c:	da09      	bge.n	5d82 <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    5d6e:	2900      	cmp	r1, #0
    5d70:	d0f8      	beq.n	5d64 <ValidateChannelMaskT2+0x2c>
    5d72:	005a      	lsls	r2, r3, #1
    5d74:	18d2      	adds	r2, r2, r3
    5d76:	0092      	lsls	r2, r2, #2
    5d78:	18a2      	adds	r2, r4, r2
    5d7a:	7ad2      	ldrb	r2, [r2, #11]
    5d7c:	402a      	ands	r2, r5
    5d7e:	2a03      	cmp	r2, #3
    5d80:	d0f0      	beq.n	5d64 <ValidateChannelMaskT2+0x2c>
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
	
	return retVal;
}
    5d82:	2008      	movs	r0, #8
    5d84:	bd30      	pop	{r4, r5, pc}
    5d86:	46c0      	nop			; (mov r8, r8)
    5d88:	20001350 	.word	0x20001350

00005d8c <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    5d8c:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5d8e:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    5d90:	2b00      	cmp	r3, #0
    5d92:	d002      	beq.n	5d9a <ValidateChannelMaskCntlT2+0xe>
    5d94:	2b06      	cmp	r3, #6
    5d96:	d001      	beq.n	5d9c <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    5d98:	3002      	adds	r0, #2
    }
	return result;
}
    5d9a:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5d9c:	2008      	movs	r0, #8
    5d9e:	e7fc      	b.n	5d9a <ValidateChannelMaskCntlT2+0xe>

00005da0 <ValidateChMaskChCntlT2>:
{
    5da0:	b510      	push	{r4, lr}
    5da2:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    5da4:	ac01      	add	r4, sp, #4
    5da6:	2204      	movs	r2, #4
    5da8:	0020      	movs	r0, r4
    5daa:	4b0f      	ldr	r3, [pc, #60]	; (5de8 <ValidateChMaskChCntlT2+0x48>)
    5dac:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    5dae:	8863      	ldrh	r3, [r4, #2]
    5db0:	2b00      	cmp	r3, #0
    5db2:	d104      	bne.n	5dbe <ValidateChMaskChCntlT2+0x1e>
    5db4:	ab01      	add	r3, sp, #4
    5db6:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    5db8:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    5dba:	2a00      	cmp	r2, #0
    5dbc:	d007      	beq.n	5dce <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    5dbe:	466b      	mov	r3, sp
    5dc0:	1d99      	adds	r1, r3, #6
    5dc2:	201a      	movs	r0, #26
    5dc4:	4b09      	ldr	r3, [pc, #36]	; (5dec <ValidateChMaskChCntlT2+0x4c>)
    5dc6:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    5dc8:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    5dca:	2808      	cmp	r0, #8
    5dcc:	d002      	beq.n	5dd4 <ValidateChMaskChCntlT2+0x34>
}
    5dce:	0018      	movs	r0, r3
    5dd0:	b002      	add	sp, #8
    5dd2:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    5dd4:	a901      	add	r1, sp, #4
    5dd6:	3013      	adds	r0, #19
    5dd8:	4b05      	ldr	r3, [pc, #20]	; (5df0 <ValidateChMaskChCntlT2+0x50>)
    5dda:	4798      	blx	r3
    5ddc:	0003      	movs	r3, r0
    5dde:	2808      	cmp	r0, #8
    5de0:	d0f5      	beq.n	5dce <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    5de2:	230a      	movs	r3, #10
    5de4:	e7f3      	b.n	5dce <ValidateChMaskChCntlT2+0x2e>
    5de6:	46c0      	nop			; (mov r8, r8)
    5de8:	00015bd5 	.word	0x00015bd5
    5dec:	00005d39 	.word	0x00005d39
    5df0:	00005d8d 	.word	0x00005d8d

00005df4 <ValidateDataRate>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    5df4:	780a      	ldrb	r2, [r1, #0]
    5df6:	2324      	movs	r3, #36	; 0x24
    5df8:	4903      	ldr	r1, [pc, #12]	; (5e08 <ValidateDataRate+0x14>)
    5dfa:	5ccb      	ldrb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    5dfc:	2008      	movs	r0, #8
    if ( dataRate > RegParams.minDataRate )
    5dfe:	429a      	cmp	r2, r3
    5e00:	d900      	bls.n	5e04 <ValidateDataRate+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER;
    5e02:	3002      	adds	r0, #2
    }

    return result;
}
    5e04:	4770      	bx	lr
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	20001350 	.word	0x20001350

00005e0c <ValidateSupportedDr>:
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    5e0c:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    5e0e:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    5e10:	232a      	movs	r3, #42	; 0x2a
    5e12:	4a14      	ldr	r2, [pc, #80]	; (5e64 <ValidateSupportedDr+0x58>)
    5e14:	56d4      	ldrsb	r4, [r2, r3]
    5e16:	2c00      	cmp	r4, #0
    5e18:	dd22      	ble.n	5e60 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    5e1a:	7910      	ldrb	r0, [r2, #4]
    5e1c:	7953      	ldrb	r3, [r2, #5]
    5e1e:	021b      	lsls	r3, r3, #8
    5e20:	4303      	orrs	r3, r0
    5e22:	7990      	ldrb	r0, [r2, #6]
    5e24:	0400      	lsls	r0, r0, #16
    5e26:	4303      	orrs	r3, r0
    5e28:	79d0      	ldrb	r0, [r2, #7]
    5e2a:	0600      	lsls	r0, r0, #24
    5e2c:	4318      	orrs	r0, r3
    5e2e:	2300      	movs	r3, #0
    5e30:	002e      	movs	r6, r5
    5e32:	e003      	b.n	5e3c <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    5e34:	3301      	adds	r3, #1
    5e36:	b2db      	uxtb	r3, r3
    5e38:	42a3      	cmp	r3, r4
    5e3a:	da0f      	bge.n	5e5c <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    5e3c:	005a      	lsls	r2, r3, #1
    5e3e:	1882      	adds	r2, r0, r2
    5e40:	7811      	ldrb	r1, [r2, #0]
    5e42:	2900      	cmp	r1, #0
    5e44:	d0f6      	beq.n	5e34 <ValidateSupportedDr+0x28>
    5e46:	7851      	ldrb	r1, [r2, #1]
    5e48:	0709      	lsls	r1, r1, #28
    5e4a:	0f09      	lsrs	r1, r1, #28
    5e4c:	428d      	cmp	r5, r1
    5e4e:	dbf1      	blt.n	5e34 <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    5e50:	7852      	ldrb	r2, [r2, #1]
    5e52:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    5e54:	4296      	cmp	r6, r2
    5e56:	dced      	bgt.n	5e34 <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    5e58:	2008      	movs	r0, #8
    5e5a:	e000      	b.n	5e5e <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    5e5c:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    5e5e:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    5e60:	200a      	movs	r0, #10
    5e62:	e7fc      	b.n	5e5e <ValidateSupportedDr+0x52>
    5e64:	20001350 	.word	0x20001350

00005e68 <ValidateRxFreqT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateRxFreqT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    5e68:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t FreqNew = *(uint32_t *)attrInput;
	
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    5e6a:	6808      	ldr	r0, [r1, #0]
    5e6c:	4b07      	ldr	r3, [pc, #28]	; (5e8c <ValidateRxFreqT1+0x24>)
    5e6e:	469c      	mov	ip, r3
    5e70:	4460      	add	r0, ip
    5e72:	4a07      	ldr	r2, [pc, #28]	; (5e90 <ValidateRxFreqT1+0x28>)
	{
		result = LORAWAN_INVALID_PARAMETER;
    5e74:	230a      	movs	r3, #10
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    5e76:	4290      	cmp	r0, r2
    5e78:	d806      	bhi.n	5e88 <ValidateRxFreqT1+0x20>
    5e7a:	4906      	ldr	r1, [pc, #24]	; (5e94 <ValidateRxFreqT1+0x2c>)
    5e7c:	4b06      	ldr	r3, [pc, #24]	; (5e98 <ValidateRxFreqT1+0x30>)
    5e7e:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5e80:	2308      	movs	r3, #8
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    5e82:	2900      	cmp	r1, #0
    5e84:	d000      	beq.n	5e88 <ValidateRxFreqT1+0x20>
		result = LORAWAN_INVALID_PARAMETER;
    5e86:	3302      	adds	r3, #2
	}
	return result;
}
    5e88:	0018      	movs	r0, r3
    5e8a:	bd10      	pop	{r4, pc}
    5e8c:	c8f78f60 	.word	0xc8f78f60
    5e90:	00401640 	.word	0x00401640
    5e94:	000927c0 	.word	0x000927c0
    5e98:	00012531 	.word	0x00012531

00005e9c <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    5e9c:	780a      	ldrb	r2, [r1, #0]
    5e9e:	232c      	movs	r3, #44	; 0x2c
    5ea0:	4903      	ldr	r1, [pc, #12]	; (5eb0 <ValidateRx1DataRateOffset+0x14>)
    5ea2:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    5ea4:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    5ea6:	429a      	cmp	r2, r3
    5ea8:	dc00      	bgt.n	5eac <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    5eaa:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    5eac:	4770      	bx	lr
    5eae:	46c0      	nop			; (mov r8, r8)
    5eb0:	20001350 	.word	0x20001350

00005eb4 <getSubBandId>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static uint8_t getSubBandId(uint32_t frequency)
{
    5eb4:	b530      	push	{r4, r5, lr}
    5eb6:	0004      	movs	r4, r0
	uint8_t subBandId = 0xFF;
#if (EU_BAND == 1)	|| (JPN_BAND == 1)
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    5eb8:	2329      	movs	r3, #41	; 0x29
    5eba:	4a19      	ldr	r2, [pc, #100]	; (5f20 <getSubBandId+0x6c>)
    5ebc:	5cd5      	ldrb	r5, [r2, r3]
    5ebe:	2d00      	cmp	r5, #0
    5ec0:	d02c      	beq.n	5f1c <getSubBandId+0x68>
	{
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    5ec2:	0011      	movs	r1, r2
    5ec4:	7b13      	ldrb	r3, [r2, #12]
    5ec6:	7b52      	ldrb	r2, [r2, #13]
    5ec8:	0212      	lsls	r2, r2, #8
    5eca:	431a      	orrs	r2, r3
    5ecc:	7b8b      	ldrb	r3, [r1, #14]
    5ece:	041b      	lsls	r3, r3, #16
    5ed0:	431a      	orrs	r2, r3
    5ed2:	7bcb      	ldrb	r3, [r1, #15]
    5ed4:	061b      	lsls	r3, r3, #24
    5ed6:	4313      	orrs	r3, r2
    5ed8:	2000      	movs	r0, #0
    5eda:	e004      	b.n	5ee6 <getSubBandId+0x32>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    5edc:	3001      	adds	r0, #1
    5ede:	b2c0      	uxtb	r0, r0
    5ee0:	330c      	adds	r3, #12
    5ee2:	42a8      	cmp	r0, r5
    5ee4:	d018      	beq.n	5f18 <getSubBandId+0x64>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    5ee6:	781a      	ldrb	r2, [r3, #0]
    5ee8:	7859      	ldrb	r1, [r3, #1]
    5eea:	0209      	lsls	r1, r1, #8
    5eec:	4311      	orrs	r1, r2
    5eee:	789a      	ldrb	r2, [r3, #2]
    5ef0:	0412      	lsls	r2, r2, #16
    5ef2:	4311      	orrs	r1, r2
    5ef4:	78da      	ldrb	r2, [r3, #3]
    5ef6:	0612      	lsls	r2, r2, #24
    5ef8:	430a      	orrs	r2, r1
    5efa:	42a2      	cmp	r2, r4
    5efc:	d8ee      	bhi.n	5edc <getSubBandId+0x28>
    5efe:	791a      	ldrb	r2, [r3, #4]
    5f00:	7959      	ldrb	r1, [r3, #5]
    5f02:	0209      	lsls	r1, r1, #8
    5f04:	4311      	orrs	r1, r2
    5f06:	799a      	ldrb	r2, [r3, #6]
    5f08:	0412      	lsls	r2, r2, #16
    5f0a:	4311      	orrs	r1, r2
    5f0c:	79da      	ldrb	r2, [r3, #7]
    5f0e:	0612      	lsls	r2, r2, #24
    5f10:	430a      	orrs	r2, r1
    5f12:	4294      	cmp	r4, r2
    5f14:	d8e2      	bhi.n	5edc <getSubBandId+0x28>
    5f16:	e000      	b.n	5f1a <getSubBandId+0x66>
	uint8_t subBandId = 0xFF;
    5f18:	20ff      	movs	r0, #255	; 0xff
#elif (AS_BAND == 1)
	// whole ASIA 923 spectrum is one band
	subBandId = 0;
#endif
	return subBandId;
}
    5f1a:	bd30      	pop	{r4, r5, pc}
	uint8_t subBandId = 0xFF;
    5f1c:	20ff      	movs	r0, #255	; 0xff
    5f1e:	e7fc      	b.n	5f1a <getSubBandId+0x66>
    5f20:	20001350 	.word	0x20001350

00005f24 <ValidateFreq>:
{
    5f24:	b510      	push	{r4, lr}
    if(getSubBandId(frequencyNew) == 0xFF)
    5f26:	6808      	ldr	r0, [r1, #0]
    5f28:	4b04      	ldr	r3, [pc, #16]	; (5f3c <ValidateFreq+0x18>)
    5f2a:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    5f2c:	2308      	movs	r3, #8
    if(getSubBandId(frequencyNew) == 0xFF)
    5f2e:	28ff      	cmp	r0, #255	; 0xff
    5f30:	d001      	beq.n	5f36 <ValidateFreq+0x12>
}
    5f32:	0018      	movs	r0, r3
    5f34:	bd10      	pop	{r4, pc}
		retVal = LORAWAN_INVALID_PARAMETER;
    5f36:	3302      	adds	r3, #2
    5f38:	e7fb      	b.n	5f32 <ValidateFreq+0xe>
    5f3a:	46c0      	nop			; (mov r8, r8)
    5f3c:	00005eb5 	.word	0x00005eb5

00005f40 <ValidateFrequencyAS>:
 */
#if (AS_BAND == 1)
static StackRetStatus_t ValidateFrequencyAS (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t frequencyNew = * (uint32_t *)attrInput;
    5f40:	680b      	ldr	r3, [r1, #0]

    /*Bands Supporting Freq 923-925MHz*/
    if(RegParams.band == ISM_BRN923 || RegParams.band == ISM_CMB923 || RegParams.band == ISM_INS923 || RegParams.band == ISM_LAOS923)
    5f42:	222e      	movs	r2, #46	; 0x2e
    5f44:	4919      	ldr	r1, [pc, #100]	; (5fac <ValidateFrequencyAS+0x6c>)
    5f46:	5c8a      	ldrb	r2, [r1, r2]
    5f48:	1f91      	subs	r1, r2, #6
    5f4a:	2903      	cmp	r1, #3
    5f4c:	d808      	bhi.n	5f60 <ValidateFrequencyAS+0x20>
	{
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    5f4e:	4a18      	ldr	r2, [pc, #96]	; (5fb0 <ValidateFrequencyAS+0x70>)
    5f50:	4694      	mov	ip, r2
    5f52:	4463      	add	r3, ip
    5f54:	4a17      	ldr	r2, [pc, #92]	; (5fb4 <ValidateFrequencyAS+0x74>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5f56:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    5f58:	4293      	cmp	r3, r2
    5f5a:	d900      	bls.n	5f5e <ValidateFrequencyAS+0x1e>
		{
			result = LORAWAN_INVALID_PARAMETER;
    5f5c:	3002      	adds	r0, #2
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	return result;
}
    5f5e:	4770      	bx	lr
	else if(RegParams.band == ISM_NZ923)
    5f60:	2a0a      	cmp	r2, #10
    5f62:	d011      	beq.n	5f88 <ValidateFrequencyAS+0x48>
	else if(RegParams.band == ISM_SP923 || RegParams.band == ISM_THAI923 || RegParams.band == ISM_VTM923)
    5f64:	2a0b      	cmp	r2, #11
    5f66:	d018      	beq.n	5f9a <ValidateFrequencyAS+0x5a>
    5f68:	0011      	movs	r1, r2
    5f6a:	390d      	subs	r1, #13
    5f6c:	2901      	cmp	r1, #1
    5f6e:	d914      	bls.n	5f9a <ValidateFrequencyAS+0x5a>
		result = LORAWAN_INVALID_PARAMETER;
    5f70:	200a      	movs	r0, #10
	else if(RegParams.band == ISM_TWN923)
    5f72:	2a0c      	cmp	r2, #12
    5f74:	d1f3      	bne.n	5f5e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    5f76:	4a10      	ldr	r2, [pc, #64]	; (5fb8 <ValidateFrequencyAS+0x78>)
    5f78:	4694      	mov	ip, r2
    5f7a:	4463      	add	r3, ip
    5f7c:	4a0f      	ldr	r2, [pc, #60]	; (5fbc <ValidateFrequencyAS+0x7c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5f7e:	3802      	subs	r0, #2
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    5f80:	4293      	cmp	r3, r2
    5f82:	d9ec      	bls.n	5f5e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    5f84:	3002      	adds	r0, #2
    5f86:	e7ea      	b.n	5f5e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    5f88:	4a0d      	ldr	r2, [pc, #52]	; (5fc0 <ValidateFrequencyAS+0x80>)
    5f8a:	4694      	mov	ip, r2
    5f8c:	4463      	add	r3, ip
    5f8e:	4a0d      	ldr	r2, [pc, #52]	; (5fc4 <ValidateFrequencyAS+0x84>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5f90:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    5f92:	4293      	cmp	r3, r2
    5f94:	d9e3      	bls.n	5f5e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    5f96:	3002      	adds	r0, #2
    5f98:	e7e1      	b.n	5f5e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    5f9a:	4a0b      	ldr	r2, [pc, #44]	; (5fc8 <ValidateFrequencyAS+0x88>)
    5f9c:	4694      	mov	ip, r2
    5f9e:	4463      	add	r3, ip
    5fa0:	4a0a      	ldr	r2, [pc, #40]	; (5fcc <ValidateFrequencyAS+0x8c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5fa2:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    5fa4:	4293      	cmp	r3, r2
    5fa6:	d9da      	bls.n	5f5e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    5fa8:	3002      	adds	r0, #2
    5faa:	e7d8      	b.n	5f5e <ValidateFrequencyAS+0x1e>
    5fac:	20001350 	.word	0x20001350
    5fb0:	c8fc2340 	.word	0xc8fc2340
    5fb4:	001e8480 	.word	0x001e8480
    5fb8:	c90b6580 	.word	0xc90b6580
    5fbc:	005b8d80 	.word	0x005b8d80
    5fc0:	c9763540 	.word	0xc9763540
    5fc4:	00c65d40 	.word	0x00c65d40
    5fc8:	c929ea00 	.word	0xc929ea00
    5fcc:	004c4b40 	.word	0x004c4b40

00005fd0 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    5fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    5fd2:	780c      	ldrb	r4, [r1, #0]
    5fd4:	784a      	ldrb	r2, [r1, #1]
    5fd6:	0791      	lsls	r1, r2, #30
    5fd8:	0fc9      	lsrs	r1, r1, #31
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    5fda:	4e11      	ldr	r6, [pc, #68]	; (6020 <setTxParams+0x50>)
    5fdc:	25e1      	movs	r5, #225	; 0xe1
    5fde:	006d      	lsls	r5, r5, #1
    5fe0:	2001      	movs	r0, #1
    5fe2:	4002      	ands	r2, r0
    5fe4:	5d73      	ldrb	r3, [r6, r5]
    5fe6:	2701      	movs	r7, #1
    5fe8:	43bb      	bics	r3, r7
    5fea:	4313      	orrs	r3, r2
    5fec:	5573      	strb	r3, [r6, r5]
	if (RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    5fee:	4218      	tst	r0, r3
    5ff0:	d111      	bne.n	6016 <setTxParams+0x46>
	{
		RegParams.maxDataRate = DR2;
	}
	else
	{
		RegParams.maxDataRate = DR0;
    5ff2:	2000      	movs	r0, #0
    5ff4:	2325      	movs	r3, #37	; 0x25
    5ff6:	4a0a      	ldr	r2, [pc, #40]	; (6020 <setTxParams+0x50>)
    5ff8:	54d0      	strb	r0, [r2, r3]
	}
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    5ffa:	4a09      	ldr	r2, [pc, #36]	; (6020 <setTxParams+0x50>)
    5ffc:	20e1      	movs	r0, #225	; 0xe1
    5ffe:	0040      	lsls	r0, r0, #1
    6000:	0049      	lsls	r1, r1, #1
    6002:	5c13      	ldrb	r3, [r2, r0]
    6004:	2502      	movs	r5, #2
    6006:	43ab      	bics	r3, r5
    6008:	430b      	orrs	r3, r1
    600a:	5413      	strb	r3, [r2, r0]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    600c:	2328      	movs	r3, #40	; 0x28
    600e:	54d4      	strb	r4, [r2, r3]
	
	return LORAWAN_SUCCESS;
}
    6010:	38bb      	subs	r0, #187	; 0xbb
    6012:	38ff      	subs	r0, #255	; 0xff
    6014:	bdf0      	pop	{r4, r5, r6, r7, pc}
		RegParams.maxDataRate = DR2;
    6016:	3001      	adds	r0, #1
    6018:	2325      	movs	r3, #37	; 0x25
    601a:	54f0      	strb	r0, [r6, r3]
    601c:	e7ed      	b.n	5ffa <setTxParams+0x2a>
    601e:	46c0      	nop			; (mov r8, r8)
    6020:	20001350 	.word	0x20001350

00006024 <setChlistDefaultState>:
	return status;
}
#endif
#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setChlistDefaultState(LorawanRegionalAttributes_t attr, void *attrInput)
{
    6024:	b5f0      	push	{r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_SUCCESS;
	/* Traverse the entire channel list and disable the all the Channel status except Default channels */
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    6026:	232a      	movs	r3, #42	; 0x2a
    6028:	4a17      	ldr	r2, [pc, #92]	; (6088 <setChlistDefaultState+0x64>)
    602a:	5cd3      	ldrb	r3, [r2, r3]
    602c:	2b7f      	cmp	r3, #127	; 0x7f
    602e:	d829      	bhi.n	6084 <setChlistDefaultState+0x60>
    6030:	2200      	movs	r2, #0
	{
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    6032:	4815      	ldr	r0, [pc, #84]	; (6088 <setChlistDefaultState+0x64>)
		{
			RegParams.pChParams[i].status = DISABLED;
    6034:	0004      	movs	r4, r0
    6036:	2700      	movs	r7, #0
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    6038:	0006      	movs	r6, r0
    603a:	252a      	movs	r5, #42	; 0x2a
    603c:	e004      	b.n	6048 <setChlistDefaultState+0x24>
    603e:	3201      	adds	r2, #1
    6040:	b2d2      	uxtb	r2, r2
    6042:	5773      	ldrsb	r3, [r6, r5]
    6044:	429a      	cmp	r2, r3
    6046:	dc1d      	bgt.n	6084 <setChlistDefaultState+0x60>
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    6048:	7a03      	ldrb	r3, [r0, #8]
    604a:	7a41      	ldrb	r1, [r0, #9]
    604c:	0209      	lsls	r1, r1, #8
    604e:	430b      	orrs	r3, r1
    6050:	7a81      	ldrb	r1, [r0, #10]
    6052:	0409      	lsls	r1, r1, #16
    6054:	4319      	orrs	r1, r3
    6056:	7ac3      	ldrb	r3, [r0, #11]
    6058:	061b      	lsls	r3, r3, #24
    605a:	4319      	orrs	r1, r3
    605c:	0053      	lsls	r3, r2, #1
    605e:	189b      	adds	r3, r3, r2
    6060:	009b      	lsls	r3, r3, #2
    6062:	185b      	adds	r3, r3, r1
    6064:	7a5b      	ldrb	r3, [r3, #9]
    6066:	2b00      	cmp	r3, #0
    6068:	d1e9      	bne.n	603e <setChlistDefaultState+0x1a>
			RegParams.pChParams[i].status = DISABLED;
    606a:	7923      	ldrb	r3, [r4, #4]
    606c:	7961      	ldrb	r1, [r4, #5]
    606e:	0209      	lsls	r1, r1, #8
    6070:	4319      	orrs	r1, r3
    6072:	79a3      	ldrb	r3, [r4, #6]
    6074:	041b      	lsls	r3, r3, #16
    6076:	4319      	orrs	r1, r3
    6078:	79e3      	ldrb	r3, [r4, #7]
    607a:	061b      	lsls	r3, r3, #24
    607c:	430b      	orrs	r3, r1
    607e:	0051      	lsls	r1, r2, #1
    6080:	54cf      	strb	r7, [r1, r3]
    6082:	e7dc      	b.n	603e <setChlistDefaultState+0x1a>
		}
	}
	return status;
}
    6084:	2008      	movs	r0, #8
    6086:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6088:	20001350 	.word	0x20001350

0000608c <SearchAvailableChannel1>:
{
    608c:	b5f0      	push	{r4, r5, r6, r7, lr}
    608e:	46de      	mov	lr, fp
    6090:	4657      	mov	r7, sl
    6092:	464e      	mov	r6, r9
    6094:	4645      	mov	r5, r8
    6096:	b5e0      	push	{r5, r6, r7, lr}
    6098:	b0af      	sub	sp, #188	; 0xbc
    609a:	000d      	movs	r5, r1
    609c:	0017      	movs	r7, r2
    609e:	9309      	str	r3, [sp, #36]	; 0x24
	memset(ChList, 0, (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA) * 2);  
    60a0:	2290      	movs	r2, #144	; 0x90
    60a2:	2100      	movs	r1, #0
    60a4:	a80a      	add	r0, sp, #40	; 0x28
    60a6:	4b77      	ldr	r3, [pc, #476]	; (6284 <SearchAvailableChannel1+0x1f8>)
    60a8:	4798      	blx	r3
	if(transmissionType == false)
    60aa:	2d00      	cmp	r5, #0
    60ac:	d01a      	beq.n	60e4 <SearchAvailableChannel1+0x58>
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    60ae:	4b76      	ldr	r3, [pc, #472]	; (6288 <SearchAvailableChannel1+0x1fc>)
    60b0:	222f      	movs	r2, #47	; 0x2f
    60b2:	5c9a      	ldrb	r2, [r3, r2]
    60b4:	4693      	mov	fp, r2
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    60b6:	2258      	movs	r2, #88	; 0x58
    60b8:	32ff      	adds	r2, #255	; 0xff
    60ba:	5c9a      	ldrb	r2, [r3, r2]
    60bc:	9207      	str	r2, [sp, #28]
					(RegParams.cmnParams.paramsType1.lastUsedSB == ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA))))
    60be:	9208      	str	r2, [sp, #32]
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    60c0:	7919      	ldrb	r1, [r3, #4]
    60c2:	795a      	ldrb	r2, [r3, #5]
    60c4:	0212      	lsls	r2, r2, #8
    60c6:	4311      	orrs	r1, r2
    60c8:	799a      	ldrb	r2, [r3, #6]
    60ca:	0412      	lsls	r2, r2, #16
    60cc:	430a      	orrs	r2, r1
    60ce:	79db      	ldrb	r3, [r3, #7]
    60d0:	061b      	lsls	r3, r3, #24
    60d2:	4313      	orrs	r3, r2
    60d4:	9302      	str	r3, [sp, #8]
					(RegParams.cmnParams.paramsType1.lastUsedSB == ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA))))
    60d6:	9303      	str	r3, [sp, #12]
    60d8:	2100      	movs	r1, #0
    60da:	2600      	movs	r6, #0
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    60dc:	46b9      	mov	r9, r7
    60de:	46bc      	mov	ip, r7
    60e0:	0037      	movs	r7, r6
    60e2:	e03a      	b.n	615a <SearchAvailableChannel1+0xce>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    60e4:	2320      	movs	r3, #32
    60e6:	4a68      	ldr	r2, [pc, #416]	; (6288 <SearchAvailableChannel1+0x1fc>)
    60e8:	5cd3      	ldrb	r3, [r2, r3]
    60ea:	069b      	lsls	r3, r3, #26
    60ec:	d5df      	bpl.n	60ae <SearchAvailableChannel1+0x22>
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    60ee:	0011      	movs	r1, r2
    60f0:	7d13      	ldrb	r3, [r2, #20]
    60f2:	7d52      	ldrb	r2, [r2, #21]
    60f4:	0212      	lsls	r2, r2, #8
    60f6:	431a      	orrs	r2, r3
    60f8:	7d8b      	ldrb	r3, [r1, #22]
    60fa:	041b      	lsls	r3, r3, #16
    60fc:	431a      	orrs	r2, r3
    60fe:	7dcb      	ldrb	r3, [r1, #23]
    6100:	061b      	lsls	r3, r3, #24
    6102:	4313      	orrs	r3, r2
    6104:	7a18      	ldrb	r0, [r3, #8]
    6106:	4b61      	ldr	r3, [pc, #388]	; (628c <SearchAvailableChannel1+0x200>)
    6108:	4798      	blx	r3
    610a:	0003      	movs	r3, r0
					return LORAWAN_NO_CHANNELS_FOUND;
    610c:	2010      	movs	r0, #16
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    610e:	2b00      	cmp	r3, #0
    6110:	d0cd      	beq.n	60ae <SearchAvailableChannel1+0x22>
    6112:	e053      	b.n	61bc <SearchAvailableChannel1+0x130>
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    6114:	7806      	ldrb	r6, [r0, #0]
    6116:	2e00      	cmp	r6, #0
    6118:	d100      	bne.n	611c <SearchAvailableChannel1+0x90>
    611a:	e088      	b.n	622e <SearchAvailableChannel1+0x1a2>
    611c:	001e      	movs	r6, r3
    611e:	459b      	cmp	fp, r3
    6120:	d100      	bne.n	6124 <SearchAvailableChannel1+0x98>
    6122:	e084      	b.n	622e <SearchAvailableChannel1+0x1a2>
					&&
    6124:	2b3f      	cmp	r3, #63	; 0x3f
    6126:	dc02      	bgt.n	612e <SearchAvailableChannel1+0xa2>
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    6128:	9f07      	ldr	r7, [sp, #28]
    612a:	4547      	cmp	r7, r8
    612c:	d06c      	beq.n	6208 <SearchAvailableChannel1+0x17c>
					|| 
    612e:	2e40      	cmp	r6, #64	; 0x40
    6130:	dc00      	bgt.n	6134 <SearchAvailableChannel1+0xa8>
    6132:	e07c      	b.n	622e <SearchAvailableChannel1+0x1a2>
					(((i+j) > MAX_CHANNELS_BANDWIDTH_125_AU_NA) && 
    6134:	001e      	movs	r6, r3
    6136:	3e40      	subs	r6, #64	; 0x40
    6138:	9f08      	ldr	r7, [sp, #32]
    613a:	42b7      	cmp	r7, r6
    613c:	d000      	beq.n	6140 <SearchAvailableChannel1+0xb4>
    613e:	e076      	b.n	622e <SearchAvailableChannel1+0x1a2>
    6140:	e08d      	b.n	625e <SearchAvailableChannel1+0x1d2>
    6142:	9f01      	ldr	r7, [sp, #4]
    6144:	9b00      	ldr	r3, [sp, #0]
    6146:	469c      	mov	ip, r3
    6148:	9b02      	ldr	r3, [sp, #8]
    614a:	3310      	adds	r3, #16
    614c:	9302      	str	r3, [sp, #8]
    614e:	9b03      	ldr	r3, [sp, #12]
    6150:	3310      	adds	r3, #16
    6152:	9303      	str	r3, [sp, #12]
    6154:	9904      	ldr	r1, [sp, #16]
	for (i = 0, k = 0; i < (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA); i += 8, k++)
    6156:	2909      	cmp	r1, #9
    6158:	d00e      	beq.n	6178 <SearchAvailableChannel1+0xec>
    615a:	00cb      	lsls	r3, r1, #3
    615c:	1c4a      	adds	r2, r1, #1
    615e:	9204      	str	r2, [sp, #16]
    6160:	001c      	movs	r4, r3
    6162:	3408      	adds	r4, #8
{
    6164:	9803      	ldr	r0, [sp, #12]
    6166:	9a02      	ldr	r2, [sp, #8]
								ChList[num][1] = k + 1;    
    6168:	1c4e      	adds	r6, r1, #1
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    616a:	b2c9      	uxtb	r1, r1
    616c:	9701      	str	r7, [sp, #4]
    616e:	9605      	str	r6, [sp, #20]
    6170:	4688      	mov	r8, r1
    6172:	4661      	mov	r1, ip
    6174:	9100      	str	r1, [sp, #0]
    6176:	e060      	b.n	623a <SearchAvailableChannel1+0x1ae>
    6178:	1e3e      	subs	r6, r7, #0
    617a:	4667      	mov	r7, ip
	if(0 != num)
    617c:	d125      	bne.n	61ca <SearchAvailableChannel1+0x13e>
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    617e:	4942      	ldr	r1, [pc, #264]	; (6288 <SearchAvailableChannel1+0x1fc>)
    6180:	232f      	movs	r3, #47	; 0x2f
    6182:	5ccc      	ldrb	r4, [r1, r3]
    6184:	790b      	ldrb	r3, [r1, #4]
    6186:	794a      	ldrb	r2, [r1, #5]
    6188:	0212      	lsls	r2, r2, #8
    618a:	431a      	orrs	r2, r3
    618c:	798b      	ldrb	r3, [r1, #6]
    618e:	041b      	lsls	r3, r3, #16
    6190:	431a      	orrs	r2, r3
    6192:	79cb      	ldrb	r3, [r1, #7]
    6194:	061b      	lsls	r3, r3, #24
    6196:	4313      	orrs	r3, r2
    6198:	0062      	lsls	r2, r4, #1
    619a:	189b      	adds	r3, r3, r2
    619c:	781a      	ldrb	r2, [r3, #0]
			result = LORAWAN_NO_CHANNELS_FOUND;
    619e:	2010      	movs	r0, #16
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    61a0:	2a00      	cmp	r2, #0
    61a2:	d00b      	beq.n	61bc <SearchAvailableChannel1+0x130>
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    61a4:	785a      	ldrb	r2, [r3, #1]
    61a6:	0712      	lsls	r2, r2, #28
    61a8:	0f12      	lsrs	r2, r2, #28
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    61aa:	4297      	cmp	r7, r2
    61ac:	db06      	blt.n	61bc <SearchAvailableChannel1+0x130>
		(currDr <= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.max))
    61ae:	785b      	ldrb	r3, [r3, #1]
    61b0:	091b      	lsrs	r3, r3, #4
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    61b2:	429f      	cmp	r7, r3
    61b4:	dc02      	bgt.n	61bc <SearchAvailableChannel1+0x130>
			*channelIndex = RegParams.lastUsedChannelIndex;
    61b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    61b8:	701c      	strb	r4, [r3, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    61ba:	3808      	subs	r0, #8
}
    61bc:	b02f      	add	sp, #188	; 0xbc
    61be:	bc3c      	pop	{r2, r3, r4, r5}
    61c0:	4690      	mov	r8, r2
    61c2:	4699      	mov	r9, r3
    61c4:	46a2      	mov	sl, r4
    61c6:	46ab      	mov	fp, r5
    61c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    61ca:	4b31      	ldr	r3, [pc, #196]	; (6290 <SearchAvailableChannel1+0x204>)
    61cc:	4798      	blx	r3
    61ce:	0031      	movs	r1, r6
    61d0:	4b30      	ldr	r3, [pc, #192]	; (6294 <SearchAvailableChannel1+0x208>)
    61d2:	4798      	blx	r3
    61d4:	23ff      	movs	r3, #255	; 0xff
    61d6:	400b      	ands	r3, r1
		*channelIndex = ChList[randomNumber][0];
    61d8:	005b      	lsls	r3, r3, #1
    61da:	aa0a      	add	r2, sp, #40	; 0x28
    61dc:	5c9a      	ldrb	r2, [r3, r2]
    61de:	9909      	ldr	r1, [sp, #36]	; 0x24
    61e0:	700a      	strb	r2, [r1, #0]
		RegParams.cmnParams.paramsType1.lastUsedSB = ChList[randomNumber][1];
    61e2:	aa0a      	add	r2, sp, #40	; 0x28
    61e4:	4694      	mov	ip, r2
    61e6:	4463      	add	r3, ip
    61e8:	785b      	ldrb	r3, [r3, #1]
		if(RegParams.cmnParams.paramsType1.lastUsedSB >= MAX_SUBBANDS)
    61ea:	2b07      	cmp	r3, #7
    61ec:	d805      	bhi.n	61fa <SearchAvailableChannel1+0x16e>
		RegParams.cmnParams.paramsType1.lastUsedSB = ChList[randomNumber][1];
    61ee:	2258      	movs	r2, #88	; 0x58
    61f0:	32ff      	adds	r2, #255	; 0xff
    61f2:	4925      	ldr	r1, [pc, #148]	; (6288 <SearchAvailableChannel1+0x1fc>)
    61f4:	548b      	strb	r3, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    61f6:	2008      	movs	r0, #8
    61f8:	e7e0      	b.n	61bc <SearchAvailableChannel1+0x130>
				RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    61fa:	2100      	movs	r1, #0
    61fc:	2358      	movs	r3, #88	; 0x58
    61fe:	33ff      	adds	r3, #255	; 0xff
    6200:	4a21      	ldr	r2, [pc, #132]	; (6288 <SearchAvailableChannel1+0x1fc>)
    6202:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6204:	2008      	movs	r0, #8
    6206:	e7d9      	b.n	61bc <SearchAvailableChannel1+0x130>
						ChList[num][0] = i+j;
    6208:	9901      	ldr	r1, [sp, #4]
    620a:	9106      	str	r1, [sp, #24]
    620c:	0049      	lsls	r1, r1, #1
    620e:	468c      	mov	ip, r1
    6210:	a90a      	add	r1, sp, #40	; 0x28
    6212:	4666      	mov	r6, ip
    6214:	5473      	strb	r3, [r6, r1]
								ChList[num][1] = k + 1;    
    6216:	9906      	ldr	r1, [sp, #24]
    6218:	004e      	lsls	r6, r1, #1
    621a:	a90a      	add	r1, sp, #40	; 0x28
    621c:	468c      	mov	ip, r1
    621e:	4466      	add	r6, ip
    6220:	4669      	mov	r1, sp
    6222:	7d09      	ldrb	r1, [r1, #20]
    6224:	7071      	strb	r1, [r6, #1]
						num++;
    6226:	9f01      	ldr	r7, [sp, #4]
    6228:	3701      	adds	r7, #1
    622a:	b2f9      	uxtb	r1, r7
    622c:	9101      	str	r1, [sp, #4]
    622e:	3202      	adds	r2, #2
    6230:	3002      	adds	r0, #2
    6232:	3301      	adds	r3, #1
			for (j = 0; j < NO_OF_CH_IN_SUBBAND; j++)
    6234:	42a3      	cmp	r3, r4
    6236:	d100      	bne.n	623a <SearchAvailableChannel1+0x1ae>
    6238:	e783      	b.n	6142 <SearchAvailableChannel1+0xb6>
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    623a:	2d00      	cmp	r5, #0
    623c:	d100      	bne.n	6240 <SearchAvailableChannel1+0x1b4>
    623e:	e769      	b.n	6114 <SearchAvailableChannel1+0x88>
    6240:	7856      	ldrb	r6, [r2, #1]
    6242:	0736      	lsls	r6, r6, #28
    6244:	0f36      	lsrs	r6, r6, #28
    6246:	9f00      	ldr	r7, [sp, #0]
    6248:	42b7      	cmp	r7, r6
    624a:	dbf0      	blt.n	622e <SearchAvailableChannel1+0x1a2>
    624c:	7856      	ldrb	r6, [r2, #1]
    624e:	0936      	lsrs	r6, r6, #4
    6250:	45b1      	cmp	r9, r6
    6252:	dcec      	bgt.n	622e <SearchAvailableChannel1+0x1a2>
					&& ((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))) 
    6254:	7816      	ldrb	r6, [r2, #0]
    6256:	2e00      	cmp	r6, #0
    6258:	d0e9      	beq.n	622e <SearchAvailableChannel1+0x1a2>
    625a:	459b      	cmp	fp, r3
    625c:	d0e7      	beq.n	622e <SearchAvailableChannel1+0x1a2>
						ChList[num][0] = i+j;
    625e:	9901      	ldr	r1, [sp, #4]
    6260:	9106      	str	r1, [sp, #24]
    6262:	b2de      	uxtb	r6, r3
    6264:	46b4      	mov	ip, r6
    6266:	004e      	lsls	r6, r1, #1
    6268:	af0a      	add	r7, sp, #40	; 0x28
    626a:	4661      	mov	r1, ip
    626c:	55f1      	strb	r1, [r6, r7]
						if((i+j) >= MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    626e:	2b3f      	cmp	r3, #63	; 0x3f
    6270:	ddd1      	ble.n	6216 <SearchAvailableChannel1+0x18a>
								ChList[num][1] = ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA + 1);
    6272:	46ba      	mov	sl, r7
    6274:	4456      	add	r6, sl
    6276:	213f      	movs	r1, #63	; 0x3f
    6278:	4249      	negs	r1, r1
    627a:	468a      	mov	sl, r1
    627c:	44d4      	add	ip, sl
    627e:	4661      	mov	r1, ip
    6280:	7071      	strb	r1, [r6, #1]
    6282:	e7d0      	b.n	6226 <SearchAvailableChannel1+0x19a>
    6284:	00015cf9 	.word	0x00015cf9
    6288:	20001350 	.word	0x20001350
    628c:	0000b04d 	.word	0x0000b04d
    6290:	00015e99 	.word	0x00015e99
    6294:	00012705 	.word	0x00012705

00006298 <LORAREG_GetAttr_FreeChannel1>:
{
    6298:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    629a:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    629c:	202a      	movs	r0, #42	; 0x2a
    629e:	4d07      	ldr	r5, [pc, #28]	; (62bc <LORAREG_GetAttr_FreeChannel1+0x24>)
    62a0:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    62a2:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    62a4:	42ac      	cmp	r4, r5
    62a6:	dd00      	ble.n	62aa <LORAREG_GetAttr_FreeChannel1+0x12>
}
    62a8:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel1(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    62aa:	7888      	ldrb	r0, [r1, #2]
    62ac:	7809      	ldrb	r1, [r1, #0]
    62ae:	0013      	movs	r3, r2
    62b0:	0002      	movs	r2, r0
    62b2:	0020      	movs	r0, r4
    62b4:	4c02      	ldr	r4, [pc, #8]	; (62c0 <LORAREG_GetAttr_FreeChannel1+0x28>)
    62b6:	47a0      	blx	r4
	return result;
    62b8:	e7f6      	b.n	62a8 <LORAREG_GetAttr_FreeChannel1+0x10>
    62ba:	46c0      	nop			; (mov r8, r8)
    62bc:	20001350 	.word	0x20001350
    62c0:	0000608d 	.word	0x0000608d

000062c4 <setEnableAllChs>:
{
    62c4:	b570      	push	{r4, r5, r6, lr}
    62c6:	2000      	movs	r0, #0
		RegParams.pChParams[i].status = ENABLED;	
    62c8:	4915      	ldr	r1, [pc, #84]	; (6320 <setEnableAllChs+0x5c>)
    62ca:	2401      	movs	r4, #1
    62cc:	790b      	ldrb	r3, [r1, #4]
    62ce:	794a      	ldrb	r2, [r1, #5]
    62d0:	0212      	lsls	r2, r2, #8
    62d2:	431a      	orrs	r2, r3
    62d4:	798b      	ldrb	r3, [r1, #6]
    62d6:	041b      	lsls	r3, r3, #16
    62d8:	431a      	orrs	r2, r3
    62da:	79cb      	ldrb	r3, [r1, #7]
    62dc:	061b      	lsls	r3, r3, #24
    62de:	4313      	orrs	r3, r2
    62e0:	541c      	strb	r4, [r3, r0]
    62e2:	3002      	adds	r0, #2
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
    62e4:	2890      	cmp	r0, #144	; 0x90
    62e6:	d1f1      	bne.n	62cc <setEnableAllChs+0x8>
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    62e8:	4c0d      	ldr	r4, [pc, #52]	; (6320 <setEnableAllChs+0x5c>)
    62ea:	2200      	movs	r2, #0
    62ec:	2358      	movs	r3, #88	; 0x58
    62ee:	33ff      	adds	r3, #255	; 0xff
    62f0:	54e2      	strb	r2, [r4, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    62f2:	4b0c      	ldr	r3, [pc, #48]	; (6324 <setEnableAllChs+0x60>)
    62f4:	5ce3      	ldrb	r3, [r4, r3]
    62f6:	4a0c      	ldr	r2, [pc, #48]	; (6328 <setEnableAllChs+0x64>)
    62f8:	5ca0      	ldrb	r0, [r4, r2]
    62fa:	0200      	lsls	r0, r0, #8
    62fc:	4318      	orrs	r0, r3
    62fe:	b2c1      	uxtb	r1, r0
    6300:	0a00      	lsrs	r0, r0, #8
    6302:	4d0a      	ldr	r5, [pc, #40]	; (632c <setEnableAllChs+0x68>)
    6304:	47a8      	blx	r5
	PDS_STORE(RegParams.regParamItems.lastUsedSB);
    6306:	2383      	movs	r3, #131	; 0x83
    6308:	009b      	lsls	r3, r3, #2
    630a:	5ce3      	ldrb	r3, [r4, r3]
    630c:	4a08      	ldr	r2, [pc, #32]	; (6330 <setEnableAllChs+0x6c>)
    630e:	5ca0      	ldrb	r0, [r4, r2]
    6310:	0200      	lsls	r0, r0, #8
    6312:	4318      	orrs	r0, r3
    6314:	b2c1      	uxtb	r1, r0
    6316:	0a00      	lsrs	r0, r0, #8
    6318:	47a8      	blx	r5
}
    631a:	2008      	movs	r0, #8
    631c:	bd70      	pop	{r4, r5, r6, pc}
    631e:	46c0      	nop			; (mov r8, r8)
    6320:	20001350 	.word	0x20001350
    6324:	0000020e 	.word	0x0000020e
    6328:	0000020f 	.word	0x0000020f
    632c:	0000a0e1 	.word	0x0000a0e1
    6330:	0000020d 	.word	0x0000020d

00006334 <setJoinSuccess>:
{
    6334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(RegParams.cmnParams.paramsType1.lastUsedSB == 0)
    6336:	2358      	movs	r3, #88	; 0x58
    6338:	33ff      	adds	r3, #255	; 0xff
    633a:	4a1a      	ldr	r2, [pc, #104]	; (63a4 <setJoinSuccess+0x70>)
    633c:	5cd7      	ldrb	r7, [r2, r3]
    633e:	2f00      	cmp	r7, #0
    6340:	d100      	bne.n	6344 <setJoinSuccess+0x10>
		lastUsedSB = 8;
    6342:	3708      	adds	r7, #8
		if(((i < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && ((i < ((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND)) 
    6344:	1e7c      	subs	r4, r7, #1
    6346:	00e4      	lsls	r4, r4, #3
			|| (i >= (((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND) + 8) )))
    6348:	0026      	movs	r6, r4
    634a:	3608      	adds	r6, #8
    634c:	2300      	movs	r3, #0
			RegParams.pChParams[i].status = DISABLED;	
    634e:	4815      	ldr	r0, [pc, #84]	; (63a4 <setJoinSuccess+0x70>)
    6350:	2500      	movs	r5, #0
			|| ((i >= MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (i != lastUsedSB + MAX_CHANNELS_BANDWIDTH_125_AU_NA - 1)))
    6352:	373f      	adds	r7, #63	; 0x3f
    6354:	e010      	b.n	6378 <setJoinSuccess+0x44>
    6356:	429f      	cmp	r7, r3
    6358:	d00b      	beq.n	6372 <setJoinSuccess+0x3e>
			RegParams.pChParams[i].status = DISABLED;	
    635a:	7902      	ldrb	r2, [r0, #4]
    635c:	7941      	ldrb	r1, [r0, #5]
    635e:	0209      	lsls	r1, r1, #8
    6360:	4311      	orrs	r1, r2
    6362:	7982      	ldrb	r2, [r0, #6]
    6364:	0412      	lsls	r2, r2, #16
    6366:	4311      	orrs	r1, r2
    6368:	79c2      	ldrb	r2, [r0, #7]
    636a:	0612      	lsls	r2, r2, #24
    636c:	430a      	orrs	r2, r1
    636e:	0059      	lsls	r1, r3, #1
    6370:	548d      	strb	r5, [r1, r2]
    6372:	3301      	adds	r3, #1
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
    6374:	2b48      	cmp	r3, #72	; 0x48
    6376:	d007      	beq.n	6388 <setJoinSuccess+0x54>
		if(((i < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && ((i < ((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND)) 
    6378:	b2da      	uxtb	r2, r3
    637a:	2a3f      	cmp	r2, #63	; 0x3f
    637c:	d8eb      	bhi.n	6356 <setJoinSuccess+0x22>
    637e:	429c      	cmp	r4, r3
    6380:	dceb      	bgt.n	635a <setJoinSuccess+0x26>
			|| (i >= (((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND) + 8) )))
    6382:	429e      	cmp	r6, r3
    6384:	dde9      	ble.n	635a <setJoinSuccess+0x26>
    6386:	e7f4      	b.n	6372 <setJoinSuccess+0x3e>
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6388:	4b06      	ldr	r3, [pc, #24]	; (63a4 <setJoinSuccess+0x70>)
    638a:	4a07      	ldr	r2, [pc, #28]	; (63a8 <setJoinSuccess+0x74>)
    638c:	5c9a      	ldrb	r2, [r3, r2]
    638e:	4907      	ldr	r1, [pc, #28]	; (63ac <setJoinSuccess+0x78>)
    6390:	5c58      	ldrb	r0, [r3, r1]
    6392:	0200      	lsls	r0, r0, #8
    6394:	4310      	orrs	r0, r2
    6396:	b2c1      	uxtb	r1, r0
    6398:	0a00      	lsrs	r0, r0, #8
    639a:	4b05      	ldr	r3, [pc, #20]	; (63b0 <setJoinSuccess+0x7c>)
    639c:	4798      	blx	r3
}
    639e:	2008      	movs	r0, #8
    63a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    63a2:	46c0      	nop			; (mov r8, r8)
    63a4:	20001350 	.word	0x20001350
    63a8:	0000020e 	.word	0x0000020e
    63ac:	0000020f 	.word	0x0000020f
    63b0:	0000a0e1 	.word	0x0000a0e1

000063b4 <UpdateChannelIdStatus>:
{
    63b4:	b510      	push	{r4, lr}
	if(chid < RegParams.maxChannels || ((((1 << RegParams.band) & (ISM_NAAUBAND)) == 0) && chid >= RegParams.cmnParams.paramsType2.minNonDefChId))
    63b6:	232a      	movs	r3, #42	; 0x2a
    63b8:	4a13      	ldr	r2, [pc, #76]	; (6408 <UpdateChannelIdStatus+0x54>)
    63ba:	56d3      	ldrsb	r3, [r2, r3]
    63bc:	4298      	cmp	r0, r3
    63be:	db0b      	blt.n	63d8 <UpdateChannelIdStatus+0x24>
    63c0:	232e      	movs	r3, #46	; 0x2e
    63c2:	5cd2      	ldrb	r2, [r2, r3]
    63c4:	3b22      	subs	r3, #34	; 0x22
    63c6:	4113      	asrs	r3, r2
    63c8:	07db      	lsls	r3, r3, #31
    63ca:	d41c      	bmi.n	6406 <UpdateChannelIdStatus+0x52>
    63cc:	23e0      	movs	r3, #224	; 0xe0
    63ce:	005b      	lsls	r3, r3, #1
    63d0:	4a0d      	ldr	r2, [pc, #52]	; (6408 <UpdateChannelIdStatus+0x54>)
    63d2:	5cd3      	ldrb	r3, [r2, r3]
    63d4:	4283      	cmp	r3, r0
    63d6:	d816      	bhi.n	6406 <UpdateChannelIdStatus+0x52>
		RegParams.pChParams[chid].status = statusNew;
    63d8:	4b0b      	ldr	r3, [pc, #44]	; (6408 <UpdateChannelIdStatus+0x54>)
    63da:	791a      	ldrb	r2, [r3, #4]
    63dc:	795c      	ldrb	r4, [r3, #5]
    63de:	0224      	lsls	r4, r4, #8
    63e0:	4314      	orrs	r4, r2
    63e2:	799a      	ldrb	r2, [r3, #6]
    63e4:	0412      	lsls	r2, r2, #16
    63e6:	4314      	orrs	r4, r2
    63e8:	79da      	ldrb	r2, [r3, #7]
    63ea:	0612      	lsls	r2, r2, #24
    63ec:	4322      	orrs	r2, r4
    63ee:	0040      	lsls	r0, r0, #1
    63f0:	5481      	strb	r1, [r0, r2]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    63f2:	4a06      	ldr	r2, [pc, #24]	; (640c <UpdateChannelIdStatus+0x58>)
    63f4:	5c9a      	ldrb	r2, [r3, r2]
    63f6:	4906      	ldr	r1, [pc, #24]	; (6410 <UpdateChannelIdStatus+0x5c>)
    63f8:	5c58      	ldrb	r0, [r3, r1]
    63fa:	0200      	lsls	r0, r0, #8
    63fc:	4310      	orrs	r0, r2
    63fe:	b2c1      	uxtb	r1, r0
    6400:	0a00      	lsrs	r0, r0, #8
    6402:	4b04      	ldr	r3, [pc, #16]	; (6414 <UpdateChannelIdStatus+0x60>)
    6404:	4798      	blx	r3
}
    6406:	bd10      	pop	{r4, pc}
    6408:	20001350 	.word	0x20001350
    640c:	0000020e 	.word	0x0000020e
    6410:	0000020f 	.word	0x0000020f
    6414:	0000a0e1 	.word	0x0000a0e1

00006418 <EnableChannels2>:
{
    6418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    641a:	46ce      	mov	lr, r9
    641c:	4647      	mov	r7, r8
    641e:	b580      	push	{r7, lr}
    6420:	0004      	movs	r4, r0
    6422:	000f      	movs	r7, r1
    6424:	0015      	movs	r5, r2
	for(i = startIndx; i <= endIndx; i++)
    6426:	4288      	cmp	r0, r1
    6428:	d812      	bhi.n	6450 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    642a:	2601      	movs	r6, #1
			UpdateChannelIdStatus(i, ENABLED);
    642c:	4b0a      	ldr	r3, [pc, #40]	; (6458 <EnableChannels2+0x40>)
    642e:	4699      	mov	r9, r3
			UpdateChannelIdStatus(i, DISABLED);
    6430:	4698      	mov	r8, r3
    6432:	e007      	b.n	6444 <EnableChannels2+0x2c>
    6434:	2100      	movs	r1, #0
    6436:	0020      	movs	r0, r4
    6438:	47c0      	blx	r8
		chMask = chMask >> SHIFT1;
    643a:	086d      	lsrs	r5, r5, #1
	for(i = startIndx; i <= endIndx; i++)
    643c:	3401      	adds	r4, #1
    643e:	b2e4      	uxtb	r4, r4
    6440:	42a7      	cmp	r7, r4
    6442:	d305      	bcc.n	6450 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    6444:	422e      	tst	r6, r5
    6446:	d0f5      	beq.n	6434 <EnableChannels2+0x1c>
			UpdateChannelIdStatus(i, ENABLED);
    6448:	0031      	movs	r1, r6
    644a:	0020      	movs	r0, r4
    644c:	47c8      	blx	r9
    644e:	e7f4      	b.n	643a <EnableChannels2+0x22>
}
    6450:	bc0c      	pop	{r2, r3}
    6452:	4690      	mov	r8, r2
    6454:	4699      	mov	r9, r3
    6456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6458:	000063b5 	.word	0x000063b5

0000645c <UpdateChannelIdStatusT2>:
{
    645c:	b570      	push	{r4, r5, r6, lr}
    645e:	000c      	movs	r4, r1
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    6460:	232a      	movs	r3, #42	; 0x2a
    6462:	4a3f      	ldr	r2, [pc, #252]	; (6560 <UpdateChannelIdStatusT2+0x104>)
    6464:	56d3      	ldrsb	r3, [r2, r3]
    6466:	4298      	cmp	r0, r3
    6468:	da17      	bge.n	649a <UpdateChannelIdStatusT2+0x3e>
    646a:	23e0      	movs	r3, #224	; 0xe0
    646c:	005b      	lsls	r3, r3, #1
    646e:	5cd3      	ldrb	r3, [r2, r3]
    6470:	4283      	cmp	r3, r0
    6472:	d812      	bhi.n	649a <UpdateChannelIdStatusT2+0x3e>
	   (RegParams.pOtherChParams[chid].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) == (FREQUENCY_DEFINED | DATA_RANGE_DEFINED))
    6474:	0045      	lsls	r5, r0, #1
    6476:	182d      	adds	r5, r5, r0
    6478:	00ad      	lsls	r5, r5, #2
    647a:	0011      	movs	r1, r2
    647c:	7a13      	ldrb	r3, [r2, #8]
    647e:	7a52      	ldrb	r2, [r2, #9]
    6480:	0212      	lsls	r2, r2, #8
    6482:	431a      	orrs	r2, r3
    6484:	7a8b      	ldrb	r3, [r1, #10]
    6486:	041b      	lsls	r3, r3, #16
    6488:	431a      	orrs	r2, r3
    648a:	7acb      	ldrb	r3, [r1, #11]
    648c:	061b      	lsls	r3, r3, #24
    648e:	4313      	orrs	r3, r2
    6490:	195b      	adds	r3, r3, r5
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    6492:	7adb      	ldrb	r3, [r3, #11]
    6494:	43db      	mvns	r3, r3
    6496:	079b      	lsls	r3, r3, #30
    6498:	d000      	beq.n	649c <UpdateChannelIdStatusT2+0x40>
}
    649a:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pChParams[chid].status = statusNew;
    649c:	000e      	movs	r6, r1
    649e:	790b      	ldrb	r3, [r1, #4]
    64a0:	794a      	ldrb	r2, [r1, #5]
    64a2:	0212      	lsls	r2, r2, #8
    64a4:	431a      	orrs	r2, r3
    64a6:	798b      	ldrb	r3, [r1, #6]
    64a8:	041b      	lsls	r3, r3, #16
    64aa:	431a      	orrs	r2, r3
    64ac:	79cb      	ldrb	r3, [r1, #7]
    64ae:	061b      	lsls	r3, r3, #24
    64b0:	4313      	orrs	r3, r2
    64b2:	0040      	lsls	r0, r0, #1
    64b4:	54c4      	strb	r4, [r0, r3]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    64b6:	4b2b      	ldr	r3, [pc, #172]	; (6564 <UpdateChannelIdStatusT2+0x108>)
    64b8:	5ccb      	ldrb	r3, [r1, r3]
    64ba:	4a2b      	ldr	r2, [pc, #172]	; (6568 <UpdateChannelIdStatusT2+0x10c>)
    64bc:	5c88      	ldrb	r0, [r1, r2]
    64be:	0200      	lsls	r0, r0, #8
    64c0:	4318      	orrs	r0, r3
    64c2:	b2c1      	uxtb	r1, r0
    64c4:	0a00      	lsrs	r0, r0, #8
    64c6:	4b29      	ldr	r3, [pc, #164]	; (656c <UpdateChannelIdStatusT2+0x110>)
    64c8:	4798      	blx	r3
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0 && statusNew == DISABLED)
    64ca:	232e      	movs	r3, #46	; 0x2e
    64cc:	5cf2      	ldrb	r2, [r6, r3]
    64ce:	3b2b      	subs	r3, #43	; 0x2b
    64d0:	4113      	asrs	r3, r2
    64d2:	07db      	lsls	r3, r3, #31
    64d4:	d5e1      	bpl.n	649a <UpdateChannelIdStatusT2+0x3e>
    64d6:	2c00      	cmp	r4, #0
    64d8:	d1df      	bne.n	649a <UpdateChannelIdStatusT2+0x3e>
			subBandId = RegParams.pOtherChParams[chid].subBandId;
    64da:	4b21      	ldr	r3, [pc, #132]	; (6560 <UpdateChannelIdStatusT2+0x104>)
    64dc:	7a18      	ldrb	r0, [r3, #8]
    64de:	7a5a      	ldrb	r2, [r3, #9]
    64e0:	0212      	lsls	r2, r2, #8
    64e2:	4302      	orrs	r2, r0
    64e4:	7a98      	ldrb	r0, [r3, #10]
    64e6:	0400      	lsls	r0, r0, #16
    64e8:	4302      	orrs	r2, r0
    64ea:	7ad8      	ldrb	r0, [r3, #11]
    64ec:	0600      	lsls	r0, r0, #24
    64ee:	4310      	orrs	r0, r2
    64f0:	1945      	adds	r5, r0, r5
    64f2:	7a2d      	ldrb	r5, [r5, #8]
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    64f4:	222a      	movs	r2, #42	; 0x2a
    64f6:	569c      	ldrsb	r4, [r3, r2]
    64f8:	2c00      	cmp	r4, #0
    64fa:	dd1c      	ble.n	6536 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    64fc:	001a      	movs	r2, r3
    64fe:	7919      	ldrb	r1, [r3, #4]
    6500:	795b      	ldrb	r3, [r3, #5]
    6502:	021b      	lsls	r3, r3, #8
    6504:	430b      	orrs	r3, r1
    6506:	7991      	ldrb	r1, [r2, #6]
    6508:	0409      	lsls	r1, r1, #16
    650a:	430b      	orrs	r3, r1
    650c:	79d1      	ldrb	r1, [r2, #7]
    650e:	0609      	lsls	r1, r1, #24
    6510:	4319      	orrs	r1, r3
    6512:	2300      	movs	r3, #0
    6514:	e003      	b.n	651e <UpdateChannelIdStatusT2+0xc2>
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    6516:	3301      	adds	r3, #1
    6518:	b2db      	uxtb	r3, r3
    651a:	42a3      	cmp	r3, r4
    651c:	da0b      	bge.n	6536 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    651e:	005a      	lsls	r2, r3, #1
    6520:	5c52      	ldrb	r2, [r2, r1]
    6522:	2a00      	cmp	r2, #0
    6524:	d0f7      	beq.n	6516 <UpdateChannelIdStatusT2+0xba>
				 subBandId == RegParams.pOtherChParams[i].subBandId)
    6526:	005a      	lsls	r2, r3, #1
    6528:	18d2      	adds	r2, r2, r3
    652a:	0092      	lsls	r2, r2, #2
    652c:	1882      	adds	r2, r0, r2
				if(RegParams.pChParams[i].status == ENABLED &&
    652e:	7a12      	ldrb	r2, [r2, #8]
    6530:	42aa      	cmp	r2, r5
    6532:	d1f0      	bne.n	6516 <UpdateChannelIdStatusT2+0xba>
    6534:	e7b1      	b.n	649a <UpdateChannelIdStatusT2+0x3e>
			RegParams.pSubBandParams[subBandId].subBandTimeout = 0;
    6536:	490a      	ldr	r1, [pc, #40]	; (6560 <UpdateChannelIdStatusT2+0x104>)
    6538:	7b0a      	ldrb	r2, [r1, #12]
    653a:	7b4b      	ldrb	r3, [r1, #13]
    653c:	021b      	lsls	r3, r3, #8
    653e:	4313      	orrs	r3, r2
    6540:	7b8a      	ldrb	r2, [r1, #14]
    6542:	0412      	lsls	r2, r2, #16
    6544:	4313      	orrs	r3, r2
    6546:	7bca      	ldrb	r2, [r1, #15]
    6548:	0612      	lsls	r2, r2, #24
    654a:	431a      	orrs	r2, r3
    654c:	006b      	lsls	r3, r5, #1
    654e:	195d      	adds	r5, r3, r5
    6550:	00ad      	lsls	r5, r5, #2
    6552:	18ad      	adds	r5, r5, r2
    6554:	2300      	movs	r3, #0
    6556:	722b      	strb	r3, [r5, #8]
    6558:	726b      	strb	r3, [r5, #9]
    655a:	72ab      	strb	r3, [r5, #10]
    655c:	72eb      	strb	r3, [r5, #11]
    655e:	e79c      	b.n	649a <UpdateChannelIdStatusT2+0x3e>
    6560:	20001350 	.word	0x20001350
    6564:	0000020e 	.word	0x0000020e
    6568:	0000020f 	.word	0x0000020f
    656c:	0000a0e1 	.word	0x0000a0e1

00006570 <setChannelIdStatusT2>:
{
    6570:	b570      	push	{r4, r5, r6, lr}
    6572:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    6574:	780d      	ldrb	r5, [r1, #0]
    6576:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    6578:	a901      	add	r1, sp, #4
    657a:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = /*WITHOUT_DEFAULT_CHANNELS*/ALL_CHANNELS;
    657c:	2301      	movs	r3, #1
    657e:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    6580:	2015      	movs	r0, #21
    6582:	4b0c      	ldr	r3, [pc, #48]	; (65b4 <setChannelIdStatusT2+0x44>)
    6584:	4798      	blx	r3
    6586:	0004      	movs	r4, r0
    6588:	2808      	cmp	r0, #8
    658a:	d003      	beq.n	6594 <setChannelIdStatusT2+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    658c:	240a      	movs	r4, #10
}
    658e:	0020      	movs	r0, r4
    6590:	b002      	add	sp, #8
    6592:	bd70      	pop	{r4, r5, r6, pc}
		if(RegParams.band ==  ISM_IND865)
    6594:	232e      	movs	r3, #46	; 0x2e
    6596:	4a08      	ldr	r2, [pc, #32]	; (65b8 <setChannelIdStatusT2+0x48>)
    6598:	5cd3      	ldrb	r3, [r2, r3]
    659a:	2b0f      	cmp	r3, #15
    659c:	d004      	beq.n	65a8 <setChannelIdStatusT2+0x38>
		    UpdateChannelIdStatusT2(updateChid.channelIndex,updateChid.statusNew);
    659e:	0031      	movs	r1, r6
    65a0:	0028      	movs	r0, r5
    65a2:	4b06      	ldr	r3, [pc, #24]	; (65bc <setChannelIdStatusT2+0x4c>)
    65a4:	4798      	blx	r3
    65a6:	e7f2      	b.n	658e <setChannelIdStatusT2+0x1e>
			UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    65a8:	0031      	movs	r1, r6
    65aa:	0028      	movs	r0, r5
    65ac:	4b04      	ldr	r3, [pc, #16]	; (65c0 <setChannelIdStatusT2+0x50>)
    65ae:	4798      	blx	r3
    65b0:	e7ed      	b.n	658e <setChannelIdStatusT2+0x1e>
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	00005c01 	.word	0x00005c01
    65b8:	20001350 	.word	0x20001350
    65bc:	0000645d 	.word	0x0000645d
    65c0:	000063b5 	.word	0x000063b5

000065c4 <UpdateChannelIdStatusT4>:
{
    65c4:	b570      	push	{r4, r5, r6, lr}
    65c6:	0004      	movs	r4, r0
    65c8:	000d      	movs	r5, r1
	RegParams.pChParams[chid].status = statusNew;
    65ca:	4923      	ldr	r1, [pc, #140]	; (6658 <UpdateChannelIdStatusT4+0x94>)
    65cc:	790b      	ldrb	r3, [r1, #4]
    65ce:	794a      	ldrb	r2, [r1, #5]
    65d0:	0212      	lsls	r2, r2, #8
    65d2:	431a      	orrs	r2, r3
    65d4:	798b      	ldrb	r3, [r1, #6]
    65d6:	041b      	lsls	r3, r3, #16
    65d8:	431a      	orrs	r2, r3
    65da:	79cb      	ldrb	r3, [r1, #7]
    65dc:	061b      	lsls	r3, r3, #24
    65de:	4313      	orrs	r3, r2
    65e0:	0042      	lsls	r2, r0, #1
    65e2:	54d5      	strb	r5, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    65e4:	4b1d      	ldr	r3, [pc, #116]	; (665c <UpdateChannelIdStatusT4+0x98>)
    65e6:	5ccb      	ldrb	r3, [r1, r3]
    65e8:	4a1d      	ldr	r2, [pc, #116]	; (6660 <UpdateChannelIdStatusT4+0x9c>)
    65ea:	5c88      	ldrb	r0, [r1, r2]
    65ec:	0200      	lsls	r0, r0, #8
    65ee:	4318      	orrs	r0, r3
    65f0:	b2c1      	uxtb	r1, r0
    65f2:	0a00      	lsrs	r0, r0, #8
    65f4:	4b1b      	ldr	r3, [pc, #108]	; (6664 <UpdateChannelIdStatusT4+0xa0>)
    65f6:	4798      	blx	r3
	if(statusNew == ENABLED)
    65f8:	2d00      	cmp	r5, #0
    65fa:	d029      	beq.n	6650 <UpdateChannelIdStatusT4+0x8c>
		if(RegParams.pOtherChParams[chid].ulfrequency < FREQ_922100KHZ)
    65fc:	4a16      	ldr	r2, [pc, #88]	; (6658 <UpdateChannelIdStatusT4+0x94>)
    65fe:	7a10      	ldrb	r0, [r2, #8]
    6600:	7a53      	ldrb	r3, [r2, #9]
    6602:	021b      	lsls	r3, r3, #8
    6604:	4303      	orrs	r3, r0
    6606:	7a90      	ldrb	r0, [r2, #10]
    6608:	0400      	lsls	r0, r0, #16
    660a:	4303      	orrs	r3, r0
    660c:	7ad0      	ldrb	r0, [r2, #11]
    660e:	0600      	lsls	r0, r0, #24
    6610:	4318      	orrs	r0, r3
    6612:	0063      	lsls	r3, r4, #1
    6614:	191c      	adds	r4, r3, r4
    6616:	00a4      	lsls	r4, r4, #2
    6618:	1900      	adds	r0, r0, r4
    661a:	7803      	ldrb	r3, [r0, #0]
    661c:	7842      	ldrb	r2, [r0, #1]
    661e:	0212      	lsls	r2, r2, #8
    6620:	431a      	orrs	r2, r3
    6622:	7883      	ldrb	r3, [r0, #2]
    6624:	041b      	lsls	r3, r3, #16
    6626:	431a      	orrs	r2, r3
    6628:	78c3      	ldrb	r3, [r0, #3]
    662a:	061b      	lsls	r3, r3, #24
    662c:	4313      	orrs	r3, r2
    662e:	4a0e      	ldr	r2, [pc, #56]	; (6668 <UpdateChannelIdStatusT4+0xa4>)
    6630:	4293      	cmp	r3, r2
    6632:	d80e      	bhi.n	6652 <UpdateChannelIdStatusT4+0x8e>
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_KR_LF;
    6634:	230a      	movs	r3, #10
    6636:	7283      	strb	r3, [r0, #10]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6638:	4b07      	ldr	r3, [pc, #28]	; (6658 <UpdateChannelIdStatusT4+0x94>)
    663a:	2284      	movs	r2, #132	; 0x84
    663c:	0092      	lsls	r2, r2, #2
    663e:	5c9a      	ldrb	r2, [r3, r2]
    6640:	490a      	ldr	r1, [pc, #40]	; (666c <UpdateChannelIdStatusT4+0xa8>)
    6642:	5c58      	ldrb	r0, [r3, r1]
    6644:	0200      	lsls	r0, r0, #8
    6646:	4310      	orrs	r0, r2
    6648:	b2c1      	uxtb	r1, r0
    664a:	0a00      	lsrs	r0, r0, #8
    664c:	4b05      	ldr	r3, [pc, #20]	; (6664 <UpdateChannelIdStatusT4+0xa0>)
    664e:	4798      	blx	r3
}
    6650:	bd70      	pop	{r4, r5, r6, pc}
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_KR_HF;
    6652:	230e      	movs	r3, #14
    6654:	7283      	strb	r3, [r0, #10]
    6656:	e7ef      	b.n	6638 <UpdateChannelIdStatusT4+0x74>
    6658:	20001350 	.word	0x20001350
    665c:	0000020e 	.word	0x0000020e
    6660:	0000020f 	.word	0x0000020f
    6664:	0000a0e1 	.word	0x0000a0e1
    6668:	36f6211f 	.word	0x36f6211f
    666c:	00000211 	.word	0x00000211

00006670 <UpdateChannelIdStatusT3>:
{
    6670:	b570      	push	{r4, r5, r6, lr}
    6672:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    6674:	4c17      	ldr	r4, [pc, #92]	; (66d4 <UpdateChannelIdStatusT3+0x64>)
    6676:	7923      	ldrb	r3, [r4, #4]
    6678:	7962      	ldrb	r2, [r4, #5]
    667a:	0212      	lsls	r2, r2, #8
    667c:	431a      	orrs	r2, r3
    667e:	79a3      	ldrb	r3, [r4, #6]
    6680:	041b      	lsls	r3, r3, #16
    6682:	431a      	orrs	r2, r3
    6684:	79e3      	ldrb	r3, [r4, #7]
    6686:	061b      	lsls	r3, r3, #24
    6688:	4313      	orrs	r3, r2
    668a:	0042      	lsls	r2, r0, #1
    668c:	54d1      	strb	r1, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    668e:	4b12      	ldr	r3, [pc, #72]	; (66d8 <UpdateChannelIdStatusT3+0x68>)
    6690:	5ce3      	ldrb	r3, [r4, r3]
    6692:	4a12      	ldr	r2, [pc, #72]	; (66dc <UpdateChannelIdStatusT3+0x6c>)
    6694:	5ca0      	ldrb	r0, [r4, r2]
    6696:	0200      	lsls	r0, r0, #8
    6698:	4318      	orrs	r0, r3
    669a:	b2c1      	uxtb	r1, r0
    669c:	0a00      	lsrs	r0, r0, #8
    669e:	4e10      	ldr	r6, [pc, #64]	; (66e0 <UpdateChannelIdStatusT3+0x70>)
    66a0:	47b0      	blx	r6
	PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    66a2:	2384      	movs	r3, #132	; 0x84
    66a4:	009b      	lsls	r3, r3, #2
    66a6:	5ce3      	ldrb	r3, [r4, r3]
    66a8:	4a0e      	ldr	r2, [pc, #56]	; (66e4 <UpdateChannelIdStatusT3+0x74>)
    66aa:	5ca0      	ldrb	r0, [r4, r2]
    66ac:	0200      	lsls	r0, r0, #8
    66ae:	4318      	orrs	r0, r3
    66b0:	b2c1      	uxtb	r1, r0
    66b2:	0a00      	lsrs	r0, r0, #8
    66b4:	47b0      	blx	r6
	if( RegParams.band == ISM_JPN923)
    66b6:	232e      	movs	r3, #46	; 0x2e
    66b8:	5ce3      	ldrb	r3, [r4, r3]
    66ba:	2b05      	cmp	r3, #5
    66bc:	d000      	beq.n	66c0 <UpdateChannelIdStatusT3+0x50>
}
    66be:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    66c0:	3558      	adds	r5, #88	; 0x58
    66c2:	00ad      	lsls	r5, r5, #2
    66c4:	4b03      	ldr	r3, [pc, #12]	; (66d4 <UpdateChannelIdStatusT3+0x64>)
    66c6:	195d      	adds	r5, r3, r5
    66c8:	2300      	movs	r3, #0
    66ca:	722b      	strb	r3, [r5, #8]
    66cc:	726b      	strb	r3, [r5, #9]
    66ce:	72ab      	strb	r3, [r5, #10]
    66d0:	72eb      	strb	r3, [r5, #11]
}
    66d2:	e7f4      	b.n	66be <UpdateChannelIdStatusT3+0x4e>
    66d4:	20001350 	.word	0x20001350
    66d8:	0000020e 	.word	0x0000020e
    66dc:	0000020f 	.word	0x0000020f
    66e0:	0000a0e1 	.word	0x0000a0e1
    66e4:	00000211 	.word	0x00000211

000066e8 <setChannelIdStatusT3>:
{
    66e8:	b570      	push	{r4, r5, r6, lr}
    66ea:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    66ec:	780d      	ldrb	r5, [r1, #0]
    66ee:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    66f0:	a901      	add	r1, sp, #4
    66f2:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    66f4:	2301      	movs	r3, #1
    66f6:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    66f8:	2015      	movs	r0, #21
    66fa:	4b0c      	ldr	r3, [pc, #48]	; (672c <setChannelIdStatusT3+0x44>)
    66fc:	4798      	blx	r3
    66fe:	0004      	movs	r4, r0
    6700:	2808      	cmp	r0, #8
    6702:	d003      	beq.n	670c <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    6704:	240a      	movs	r4, #10
}
    6706:	0020      	movs	r0, r4
    6708:	b002      	add	sp, #8
    670a:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    670c:	232e      	movs	r3, #46	; 0x2e
    670e:	4a08      	ldr	r2, [pc, #32]	; (6730 <setChannelIdStatusT3+0x48>)
    6710:	5cd3      	ldrb	r3, [r2, r3]
    6712:	2b04      	cmp	r3, #4
    6714:	d004      	beq.n	6720 <setChannelIdStatusT3+0x38>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    6716:	0031      	movs	r1, r6
    6718:	0028      	movs	r0, r5
    671a:	4b06      	ldr	r3, [pc, #24]	; (6734 <setChannelIdStatusT3+0x4c>)
    671c:	4798      	blx	r3
    671e:	e7f2      	b.n	6706 <setChannelIdStatusT3+0x1e>
			UpdateChannelIdStatusT4(updateChid.channelIndex,updateChid.statusNew);
    6720:	0031      	movs	r1, r6
    6722:	0028      	movs	r0, r5
    6724:	4b04      	ldr	r3, [pc, #16]	; (6738 <setChannelIdStatusT3+0x50>)
    6726:	4798      	blx	r3
    6728:	e7ed      	b.n	6706 <setChannelIdStatusT3+0x1e>
    672a:	46c0      	nop			; (mov r8, r8)
    672c:	00005c01 	.word	0x00005c01
    6730:	20001350 	.word	0x20001350
    6734:	00006671 	.word	0x00006671
    6738:	000065c5 	.word	0x000065c5

0000673c <LORAREG_GetAttr_JoinDutyCycleRemainingTime>:
{
    673c:	b530      	push	{r4, r5, lr}
    673e:	b083      	sub	sp, #12
    6740:	0014      	movs	r4, r2
	uint32_t timeremaining =0;
    6742:	2300      	movs	r3, #0
    6744:	9301      	str	r3, [sp, #4]
	if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    6746:	4920      	ldr	r1, [pc, #128]	; (67c8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    6748:	7d0b      	ldrb	r3, [r1, #20]
    674a:	7d4a      	ldrb	r2, [r1, #21]
    674c:	0212      	lsls	r2, r2, #8
    674e:	431a      	orrs	r2, r3
    6750:	7d8b      	ldrb	r3, [r1, #22]
    6752:	041b      	lsls	r3, r3, #16
    6754:	431a      	orrs	r2, r3
    6756:	7dcb      	ldrb	r3, [r1, #23]
    6758:	061b      	lsls	r3, r3, #24
    675a:	4313      	orrs	r3, r2
    675c:	7a18      	ldrb	r0, [r3, #8]
    675e:	4b1b      	ldr	r3, [pc, #108]	; (67cc <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x90>)
    6760:	4798      	blx	r3
    6762:	2800      	cmp	r0, #0
    6764:	d107      	bne.n	6776 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x3a>
	memcpy(attrOutput,&timeremaining,sizeof(uint32_t));
    6766:	2204      	movs	r2, #4
    6768:	a901      	add	r1, sp, #4
    676a:	0020      	movs	r0, r4
    676c:	4b18      	ldr	r3, [pc, #96]	; (67d0 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x94>)
    676e:	4798      	blx	r3
}
    6770:	2008      	movs	r0, #8
    6772:	b003      	add	sp, #12
    6774:	bd30      	pop	{r4, r5, pc}
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    6776:	4d14      	ldr	r5, [pc, #80]	; (67c8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    6778:	7d2b      	ldrb	r3, [r5, #20]
    677a:	7d6a      	ldrb	r2, [r5, #21]
    677c:	0212      	lsls	r2, r2, #8
    677e:	431a      	orrs	r2, r3
    6780:	7dab      	ldrb	r3, [r5, #22]
    6782:	041b      	lsls	r3, r3, #16
    6784:	431a      	orrs	r2, r3
    6786:	7deb      	ldrb	r3, [r5, #23]
    6788:	061b      	lsls	r3, r3, #24
    678a:	4313      	orrs	r3, r2
    678c:	7a18      	ldrb	r0, [r3, #8]
    678e:	4b11      	ldr	r3, [pc, #68]	; (67d4 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x98>)
    6790:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    6792:	7d2b      	ldrb	r3, [r5, #20]
    6794:	7d6a      	ldrb	r2, [r5, #21]
    6796:	0212      	lsls	r2, r2, #8
    6798:	431a      	orrs	r2, r3
    679a:	7dab      	ldrb	r3, [r5, #22]
    679c:	041b      	lsls	r3, r3, #16
    679e:	431a      	orrs	r2, r3
    67a0:	7deb      	ldrb	r3, [r5, #23]
    67a2:	061b      	lsls	r3, r3, #24
    67a4:	4313      	orrs	r3, r2
    67a6:	791d      	ldrb	r5, [r3, #4]
    67a8:	795a      	ldrb	r2, [r3, #5]
    67aa:	0212      	lsls	r2, r2, #8
    67ac:	432a      	orrs	r2, r5
    67ae:	799d      	ldrb	r5, [r3, #6]
    67b0:	042d      	lsls	r5, r5, #16
    67b2:	432a      	orrs	r2, r5
    67b4:	79dd      	ldrb	r5, [r3, #7]
    67b6:	062d      	lsls	r5, r5, #24
    67b8:	4315      	orrs	r5, r2
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    67ba:	21fa      	movs	r1, #250	; 0xfa
    67bc:	0089      	lsls	r1, r1, #2
    67be:	4b06      	ldr	r3, [pc, #24]	; (67d8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x9c>)
    67c0:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    67c2:	182d      	adds	r5, r5, r0
    67c4:	9501      	str	r5, [sp, #4]
    67c6:	e7ce      	b.n	6766 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x2a>
    67c8:	20001350 	.word	0x20001350
    67cc:	0000b04d 	.word	0x0000b04d
    67d0:	00015bd5 	.word	0x00015bd5
    67d4:	0000b061 	.word	0x0000b061
    67d8:	00012425 	.word	0x00012425

000067dc <LORAREG_GetAttr_Rx1WindowparamsType1>:
{
    67dc:	b510      	push	{r4, lr}
    67de:	b082      	sub	sp, #8
    67e0:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    67e2:	784c      	ldrb	r4, [r1, #1]
    67e4:	788b      	ldrb	r3, [r1, #2]
	if(rx1WindowParamReq->joining)
    67e6:	780a      	ldrb	r2, [r1, #0]
    67e8:	2a00      	cmp	r2, #0
    67ea:	d007      	beq.n	67fc <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		if (RegParams.lastUsedChannelIndex <= MAX_CHANNELS_BANDWIDTH_125_AU_NA) 
    67ec:	232f      	movs	r3, #47	; 0x2f
    67ee:	4a23      	ldr	r2, [pc, #140]	; (687c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    67f0:	5cd3      	ldrb	r3, [r2, r3]
    67f2:	2b40      	cmp	r3, #64	; 0x40
    67f4:	d819      	bhi.n	682a <LORAREG_GetAttr_Rx1WindowparamsType1+0x4e>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.minTxDR;
    67f6:	2350      	movs	r3, #80	; 0x50
    67f8:	33ff      	adds	r3, #255	; 0xff
    67fa:	5cd3      	ldrb	r3, [r2, r3]
		            RegParams.cmnParams.paramsType1.RxParamWindowOffset1 - rx1WindowParamReq->drOffset;
    67fc:	491f      	ldr	r1, [pc, #124]	; (687c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    67fe:	2256      	movs	r2, #86	; 0x56
    6800:	32ff      	adds	r2, #255	; 0xff
    6802:	5c8a      	ldrb	r2, [r1, r2]
    6804:	1b12      	subs	r2, r2, r4
    6806:	189b      	adds	r3, r3, r2
    6808:	b2db      	uxtb	r3, r3
	rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr + 
    680a:	466a      	mov	r2, sp
    680c:	7113      	strb	r3, [r2, #4]
	if(rx1WindowParams->rx1Dr > RegParams.cmnParams.paramsType1.maxRxDR)
    680e:	22a9      	movs	r2, #169	; 0xa9
    6810:	0052      	lsls	r2, r2, #1
    6812:	5c8a      	ldrb	r2, [r1, r2]
    6814:	4293      	cmp	r3, r2
    6816:	d80d      	bhi.n	6834 <LORAREG_GetAttr_Rx1WindowparamsType1+0x58>
	else if(rx1WindowParams->rx1Dr < RegParams.cmnParams.paramsType1.minRxDR)
    6818:	2252      	movs	r2, #82	; 0x52
    681a:	32ff      	adds	r2, #255	; 0xff
    681c:	4917      	ldr	r1, [pc, #92]	; (687c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    681e:	5c8a      	ldrb	r2, [r1, r2]
    6820:	4293      	cmp	r3, r2
    6822:	d209      	bcs.n	6838 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.minRxDR;
    6824:	466b      	mov	r3, sp
    6826:	711a      	strb	r2, [r3, #4]
    6828:	e006      	b.n	6838 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.maxTxDR;
    682a:	23a8      	movs	r3, #168	; 0xa8
    682c:	005b      	lsls	r3, r3, #1
    682e:	4a13      	ldr	r2, [pc, #76]	; (687c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    6830:	5cd3      	ldrb	r3, [r2, r3]
    6832:	e7e3      	b.n	67fc <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.maxRxDR;
    6834:	466b      	mov	r3, sp
    6836:	711a      	strb	r2, [r3, #4]
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    6838:	4910      	ldr	r1, [pc, #64]	; (687c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    683a:	232f      	movs	r3, #47	; 0x2f
    683c:	5ccc      	ldrb	r4, [r1, r3]
	channelFrequency = RegParams.cmnParams.paramsType1.DownStreamCh0Freq + FREQ_600KHZ * channelIndex;
    683e:	3b28      	subs	r3, #40	; 0x28
    6840:	4023      	ands	r3, r4
    6842:	4c0f      	ldr	r4, [pc, #60]	; (6880 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    6844:	435c      	muls	r4, r3
    6846:	234c      	movs	r3, #76	; 0x4c
    6848:	33ff      	adds	r3, #255	; 0xff
    684a:	5ccb      	ldrb	r3, [r1, r3]
    684c:	22a6      	movs	r2, #166	; 0xa6
    684e:	0052      	lsls	r2, r2, #1
    6850:	5c8a      	ldrb	r2, [r1, r2]
    6852:	0212      	lsls	r2, r2, #8
    6854:	4313      	orrs	r3, r2
    6856:	224e      	movs	r2, #78	; 0x4e
    6858:	32ff      	adds	r2, #255	; 0xff
    685a:	5c8a      	ldrb	r2, [r1, r2]
    685c:	0412      	lsls	r2, r2, #16
    685e:	431a      	orrs	r2, r3
    6860:	23a7      	movs	r3, #167	; 0xa7
    6862:	005b      	lsls	r3, r3, #1
    6864:	5ccb      	ldrb	r3, [r1, r3]
    6866:	061b      	lsls	r3, r3, #24
    6868:	4313      	orrs	r3, r2
    686a:	18e3      	adds	r3, r4, r3
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    686c:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    686e:	2208      	movs	r2, #8
    6870:	4669      	mov	r1, sp
    6872:	4b04      	ldr	r3, [pc, #16]	; (6884 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa8>)
    6874:	4798      	blx	r3
}
    6876:	2008      	movs	r0, #8
    6878:	b002      	add	sp, #8
    687a:	bd10      	pop	{r4, pc}
    687c:	20001350 	.word	0x20001350
    6880:	000927c0 	.word	0x000927c0
    6884:	00015bd5 	.word	0x00015bd5

00006888 <LORAREG_GetAttr_DRangeChBandT1>:
{
    6888:	b5f0      	push	{r4, r5, r6, r7, lr}
    688a:	46c6      	mov	lr, r8
    688c:	b500      	push	{lr}
    688e:	b084      	sub	sp, #16
    6890:	9201      	str	r2, [sp, #4]
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    6892:	2204      	movs	r2, #4
    6894:	a803      	add	r0, sp, #12
    6896:	4b43      	ldr	r3, [pc, #268]	; (69a4 <LORAREG_GetAttr_DRangeChBandT1+0x11c>)
    6898:	4798      	blx	r3
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, (void *)&bandDrReq.chnlMaskCntl)	!= LORAWAN_SUCCESS)
    689a:	a903      	add	r1, sp, #12
    689c:	201b      	movs	r0, #27
    689e:	4b42      	ldr	r3, [pc, #264]	; (69a8 <LORAREG_GetAttr_DRangeChBandT1+0x120>)
    68a0:	4798      	blx	r3
    68a2:	2808      	cmp	r0, #8
    68a4:	d004      	beq.n	68b0 <LORAREG_GetAttr_DRangeChBandT1+0x28>
		result = LORAWAN_INVALID_PARAMETER;
    68a6:	200a      	movs	r0, #10
}
    68a8:	b004      	add	sp, #16
    68aa:	bc04      	pop	{r2}
    68ac:	4690      	mov	r8, r2
    68ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chBandDr = getChBandDrT1(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    68b0:	aa03      	add	r2, sp, #12
    68b2:	7813      	ldrb	r3, [r2, #0]
    68b4:	8857      	ldrh	r7, [r2, #2]
	if( RegParams.band == ISM_AU915)
    68b6:	222e      	movs	r2, #46	; 0x2e
    68b8:	493c      	ldr	r1, [pc, #240]	; (69ac <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    68ba:	5c89      	ldrb	r1, [r1, r2]
		auxMinDataRate = DR6;
    68bc:	3903      	subs	r1, #3
    68be:	1e4a      	subs	r2, r1, #1
    68c0:	4191      	sbcs	r1, r2
    68c2:	3106      	adds	r1, #6
	switch (chMaskCntl)
    68c4:	2b07      	cmp	r3, #7
    68c6:	d869      	bhi.n	699c <LORAREG_GetAttr_DRangeChBandT1+0x114>
    68c8:	009a      	lsls	r2, r3, #2
    68ca:	4d39      	ldr	r5, [pc, #228]	; (69b0 <LORAREG_GetAttr_DRangeChBandT1+0x128>)
    68cc:	58aa      	ldr	r2, [r5, r2]
    68ce:	4697      	mov	pc, r2
			startingIndex = chMaskCntl << SHIFT4;
    68d0:	011b      	lsls	r3, r3, #4
    68d2:	b2db      	uxtb	r3, r3
			endingIndex = startingIndex + 16;
    68d4:	001a      	movs	r2, r3
    68d6:	3210      	adds	r2, #16
    68d8:	b2d2      	uxtb	r2, r2
    68da:	4690      	mov	r8, r2
			for (i = startingIndex; i < endingIndex; i++)
    68dc:	4293      	cmp	r3, r2
    68de:	d25f      	bcs.n	69a0 <LORAREG_GetAttr_DRangeChBandT1+0x118>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    68e0:	4e32      	ldr	r6, [pc, #200]	; (69ac <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    68e2:	7935      	ldrb	r5, [r6, #4]
    68e4:	7972      	ldrb	r2, [r6, #5]
    68e6:	0212      	lsls	r2, r2, #8
    68e8:	4315      	orrs	r5, r2
    68ea:	79b2      	ldrb	r2, [r6, #6]
    68ec:	0412      	lsls	r2, r2, #16
    68ee:	432a      	orrs	r2, r5
    68f0:	79f5      	ldrb	r5, [r6, #7]
    68f2:	062d      	lsls	r5, r5, #24
    68f4:	4315      	orrs	r5, r2
    68f6:	46ac      	mov	ip, r5
    68f8:	2500      	movs	r5, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    68fa:	2401      	movs	r4, #1
    68fc:	e00c      	b.n	6918 <LORAREG_GetAttr_DRangeChBandT1+0x90>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    68fe:	0011      	movs	r1, r2
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    6900:	7872      	ldrb	r2, [r6, #1]
    6902:	0912      	lsrs	r2, r2, #4
    6904:	42aa      	cmp	r2, r5
    6906:	dd02      	ble.n	690e <LORAREG_GetAttr_DRangeChBandT1+0x86>
    6908:	423c      	tst	r4, r7
    690a:	d011      	beq.n	6930 <LORAREG_GetAttr_DRangeChBandT1+0xa8>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    690c:	0015      	movs	r5, r2
				auxChannelMask = auxChannelMask >> SHIFT1;
    690e:	087f      	lsrs	r7, r7, #1
			for (i = startingIndex; i < endingIndex; i++)
    6910:	3301      	adds	r3, #1
    6912:	b2db      	uxtb	r3, r3
    6914:	4598      	cmp	r8, r3
    6916:	d013      	beq.n	6940 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    6918:	005e      	lsls	r6, r3, #1
    691a:	4466      	add	r6, ip
    691c:	7872      	ldrb	r2, [r6, #1]
    691e:	0712      	lsls	r2, r2, #28
    6920:	0f12      	lsrs	r2, r2, #28
    6922:	428a      	cmp	r2, r1
    6924:	daec      	bge.n	6900 <LORAREG_GetAttr_DRangeChBandT1+0x78>
    6926:	423c      	tst	r4, r7
    6928:	d1e9      	bne.n	68fe <LORAREG_GetAttr_DRangeChBandT1+0x76>
    692a:	2f00      	cmp	r7, #0
    692c:	d1ef      	bne.n	690e <LORAREG_GetAttr_DRangeChBandT1+0x86>
    692e:	e7e6      	b.n	68fe <LORAREG_GetAttr_DRangeChBandT1+0x76>
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    6930:	2f00      	cmp	r7, #0
    6932:	d0eb      	beq.n	690c <LORAREG_GetAttr_DRangeChBandT1+0x84>
    6934:	e7eb      	b.n	690e <LORAREG_GetAttr_DRangeChBandT1+0x86>
			auxMinDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    6936:	23a8      	movs	r3, #168	; 0xa8
    6938:	005b      	lsls	r3, r3, #1
    693a:	4a1c      	ldr	r2, [pc, #112]	; (69ac <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    693c:	5cd1      	ldrb	r1, [r2, r3]
			auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    693e:	000d      	movs	r5, r1
    6940:	012d      	lsls	r5, r5, #4
    6942:	230f      	movs	r3, #15
    6944:	4019      	ands	r1, r3
    6946:	430d      	orrs	r5, r1
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    6948:	9b01      	ldr	r3, [sp, #4]
    694a:	701d      	strb	r5, [r3, #0]
    694c:	e7ac      	b.n	68a8 <LORAREG_GetAttr_DRangeChBandT1+0x20>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    694e:	4d17      	ldr	r5, [pc, #92]	; (69ac <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    6950:	792b      	ldrb	r3, [r5, #4]
    6952:	796a      	ldrb	r2, [r5, #5]
    6954:	0212      	lsls	r2, r2, #8
    6956:	431a      	orrs	r2, r3
    6958:	79ab      	ldrb	r3, [r5, #6]
    695a:	041b      	lsls	r3, r3, #16
    695c:	431a      	orrs	r2, r3
    695e:	79eb      	ldrb	r3, [r5, #7]
    6960:	061b      	lsls	r3, r3, #24
    6962:	4313      	orrs	r3, r2
    6964:	001a      	movs	r2, r3
    6966:	3380      	adds	r3, #128	; 0x80
    6968:	001c      	movs	r4, r3
    696a:	2500      	movs	r5, #0
    696c:	e002      	b.n	6974 <LORAREG_GetAttr_DRangeChBandT1+0xec>
    696e:	3202      	adds	r2, #2
			for (i = 0; i < 64; i++)
    6970:	42a2      	cmp	r2, r4
    6972:	d00c      	beq.n	698e <LORAREG_GetAttr_DRangeChBandT1+0x106>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    6974:	0016      	movs	r6, r2
    6976:	7853      	ldrb	r3, [r2, #1]
    6978:	071b      	lsls	r3, r3, #28
    697a:	0f1b      	lsrs	r3, r3, #28
    697c:	428b      	cmp	r3, r1
    697e:	da00      	bge.n	6982 <LORAREG_GetAttr_DRangeChBandT1+0xfa>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    6980:	0019      	movs	r1, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    6982:	7873      	ldrb	r3, [r6, #1]
    6984:	091b      	lsrs	r3, r3, #4
    6986:	42ab      	cmp	r3, r5
    6988:	ddf1      	ble.n	696e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    698a:	001d      	movs	r5, r3
    698c:	e7ef      	b.n	696e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
			if (channelMask != 0)    // if there is at least one channel enabled with DR4
    698e:	2f00      	cmp	r7, #0
    6990:	d0d6      	beq.n	6940 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    6992:	23a8      	movs	r3, #168	; 0xa8
    6994:	005b      	lsls	r3, r3, #1
    6996:	4a05      	ldr	r2, [pc, #20]	; (69ac <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    6998:	5cd5      	ldrb	r5, [r2, r3]
    699a:	e7d1      	b.n	6940 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
	uint8_t auxMinDataRate = DR7, auxMaxDataRate = DR0, i;
    699c:	2500      	movs	r5, #0
    699e:	e7cf      	b.n	6940 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    69a0:	2500      	movs	r5, #0
    69a2:	e7cd      	b.n	6940 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    69a4:	00015bd5 	.word	0x00015bd5
    69a8:	00005d09 	.word	0x00005d09
    69ac:	20001350 	.word	0x20001350
    69b0:	0001cbdc 	.word	0x0001cbdc

000069b4 <LORAREG_GetAttr_DefRx2Freq>:
{
    69b4:	b510      	push	{r4, lr}
    69b6:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    69b8:	2204      	movs	r2, #4
    69ba:	4902      	ldr	r1, [pc, #8]	; (69c4 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    69bc:	4b02      	ldr	r3, [pc, #8]	; (69c8 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    69be:	4798      	blx	r3
}
    69c0:	2008      	movs	r0, #8
    69c2:	bd10      	pop	{r4, pc}
    69c4:	2000136c 	.word	0x2000136c
    69c8:	00015bd5 	.word	0x00015bd5

000069cc <LORAREG_GetAttr_DlFrequency>:
{
    69cc:	b510      	push	{r4, lr}
    69ce:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    69d0:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    69d2:	212a      	movs	r1, #42	; 0x2a
    69d4:	480d      	ldr	r0, [pc, #52]	; (6a0c <LORAREG_GetAttr_DlFrequency+0x40>)
    69d6:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    69d8:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    69da:	428a      	cmp	r2, r1
    69dc:	dd00      	ble.n	69e0 <LORAREG_GetAttr_DlFrequency+0x14>
}
    69de:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    69e0:	4c0a      	ldr	r4, [pc, #40]	; (6a0c <LORAREG_GetAttr_DlFrequency+0x40>)
    69e2:	7a21      	ldrb	r1, [r4, #8]
    69e4:	7a60      	ldrb	r0, [r4, #9]
    69e6:	0200      	lsls	r0, r0, #8
    69e8:	4308      	orrs	r0, r1
    69ea:	7aa1      	ldrb	r1, [r4, #10]
    69ec:	0409      	lsls	r1, r1, #16
    69ee:	4308      	orrs	r0, r1
    69f0:	7ae1      	ldrb	r1, [r4, #11]
    69f2:	0609      	lsls	r1, r1, #24
    69f4:	4301      	orrs	r1, r0
    69f6:	0050      	lsls	r0, r2, #1
    69f8:	1882      	adds	r2, r0, r2
    69fa:	0092      	lsls	r2, r2, #2
    69fc:	1889      	adds	r1, r1, r2
    69fe:	3104      	adds	r1, #4
    6a00:	2204      	movs	r2, #4
    6a02:	0018      	movs	r0, r3
    6a04:	4b02      	ldr	r3, [pc, #8]	; (6a10 <LORAREG_GetAttr_DlFrequency+0x44>)
    6a06:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6a08:	2008      	movs	r0, #8
    6a0a:	e7e8      	b.n	69de <LORAREG_GetAttr_DlFrequency+0x12>
    6a0c:	20001350 	.word	0x20001350
    6a10:	00015bd5 	.word	0x00015bd5

00006a14 <LORAREG_GetAttr_DutyCycleTimer>:
{
    6a14:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a16:	46d6      	mov	lr, sl
    6a18:	464f      	mov	r7, r9
    6a1a:	4646      	mov	r6, r8
    6a1c:	b5c0      	push	{r6, r7, lr}
    6a1e:	b084      	sub	sp, #16
    6a20:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    6a22:	780b      	ldrb	r3, [r1, #0]
    6a24:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    6a26:	232a      	movs	r3, #42	; 0x2a
    6a28:	4a5b      	ldr	r2, [pc, #364]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6a2a:	56d6      	ldrsb	r6, [r2, r3]
    6a2c:	2e00      	cmp	r6, #0
    6a2e:	dd66      	ble.n	6afe <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    6a30:	0013      	movs	r3, r2
    6a32:	7910      	ldrb	r0, [r2, #4]
    6a34:	7952      	ldrb	r2, [r2, #5]
    6a36:	0212      	lsls	r2, r2, #8
    6a38:	4302      	orrs	r2, r0
    6a3a:	7998      	ldrb	r0, [r3, #6]
    6a3c:	0400      	lsls	r0, r0, #16
    6a3e:	4302      	orrs	r2, r0
    6a40:	79d8      	ldrb	r0, [r3, #7]
    6a42:	0600      	lsls	r0, r0, #24
    6a44:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    6a46:	7b1f      	ldrb	r7, [r3, #12]
    6a48:	7b5a      	ldrb	r2, [r3, #13]
    6a4a:	0212      	lsls	r2, r2, #8
    6a4c:	433a      	orrs	r2, r7
    6a4e:	7b9f      	ldrb	r7, [r3, #14]
    6a50:	043f      	lsls	r7, r7, #16
    6a52:	433a      	orrs	r2, r7
    6a54:	7bdf      	ldrb	r7, [r3, #15]
    6a56:	063f      	lsls	r7, r7, #24
    6a58:	4317      	orrs	r7, r2
    6a5a:	2500      	movs	r5, #0
    6a5c:	2300      	movs	r3, #0
    6a5e:	2201      	movs	r2, #1
    6a60:	4252      	negs	r2, r2
    6a62:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    6a64:	4a4c      	ldr	r2, [pc, #304]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6a66:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    6a68:	4662      	mov	r2, ip
    6a6a:	9201      	str	r2, [sp, #4]
    6a6c:	e004      	b.n	6a78 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    6a6e:	3301      	adds	r3, #1
    6a70:	b2db      	uxtb	r3, r3
    6a72:	001d      	movs	r5, r3
    6a74:	42b3      	cmp	r3, r6
    6a76:	da27      	bge.n	6ac8 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    6a78:	0059      	lsls	r1, r3, #1
    6a7a:	1841      	adds	r1, r0, r1
    6a7c:	780a      	ldrb	r2, [r1, #0]
    6a7e:	2a00      	cmp	r2, #0
    6a80:	d0f5      	beq.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    6a82:	006a      	lsls	r2, r5, #1
    6a84:	1952      	adds	r2, r2, r5
    6a86:	0092      	lsls	r2, r2, #2
    6a88:	4442      	add	r2, r8
    6a8a:	32ab      	adds	r2, #171	; 0xab
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    6a8c:	7815      	ldrb	r5, [r2, #0]
    6a8e:	006a      	lsls	r2, r5, #1
    6a90:	1952      	adds	r2, r2, r5
    6a92:	0092      	lsls	r2, r2, #2
    6a94:	18ba      	adds	r2, r7, r2
    6a96:	7a15      	ldrb	r5, [r2, #8]
    6a98:	7a54      	ldrb	r4, [r2, #9]
    6a9a:	0224      	lsls	r4, r4, #8
    6a9c:	4325      	orrs	r5, r4
    6a9e:	7a94      	ldrb	r4, [r2, #10]
    6aa0:	0424      	lsls	r4, r4, #16
    6aa2:	4325      	orrs	r5, r4
    6aa4:	7ad2      	ldrb	r2, [r2, #11]
    6aa6:	0612      	lsls	r2, r2, #24
    6aa8:	432a      	orrs	r2, r5
    6aaa:	d0e0      	beq.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    6aac:	454a      	cmp	r2, r9
    6aae:	d8de      	bhi.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    6ab0:	784d      	ldrb	r5, [r1, #1]
    6ab2:	072d      	lsls	r5, r5, #28
    6ab4:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    6ab6:	45ac      	cmp	ip, r5
    6ab8:	dbd9      	blt.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    6aba:	7849      	ldrb	r1, [r1, #1]
    6abc:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    6abe:	9c01      	ldr	r4, [sp, #4]
    6ac0:	428c      	cmp	r4, r1
    6ac2:	dcd4      	bgt.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    6ac4:	4691      	mov	r9, r2
    6ac6:	e7d2      	b.n	6a6e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    6ac8:	464b      	mov	r3, r9
    6aca:	3301      	adds	r3, #1
    6acc:	d017      	beq.n	6afe <LORAREG_GetAttr_DutyCycleTimer+0xea>
    6ace:	4932      	ldr	r1, [pc, #200]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6ad0:	23ba      	movs	r3, #186	; 0xba
    6ad2:	33ff      	adds	r3, #255	; 0xff
    6ad4:	5ccb      	ldrb	r3, [r1, r3]
    6ad6:	22dd      	movs	r2, #221	; 0xdd
    6ad8:	0052      	lsls	r2, r2, #1
    6ada:	5c8a      	ldrb	r2, [r1, r2]
    6adc:	0212      	lsls	r2, r2, #8
    6ade:	431a      	orrs	r2, r3
    6ae0:	23bc      	movs	r3, #188	; 0xbc
    6ae2:	33ff      	adds	r3, #255	; 0xff
    6ae4:	5ccb      	ldrb	r3, [r1, r3]
    6ae6:	041b      	lsls	r3, r3, #16
    6ae8:	431a      	orrs	r2, r3
    6aea:	23de      	movs	r3, #222	; 0xde
    6aec:	005b      	lsls	r3, r3, #1
    6aee:	5ccb      	ldrb	r3, [r1, r3]
    6af0:	061b      	lsls	r3, r3, #24
    6af2:	4313      	orrs	r3, r2
    6af4:	4599      	cmp	r9, r3
    6af6:	d302      	bcc.n	6afe <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    6af8:	464b      	mov	r3, r9
    6afa:	9303      	str	r3, [sp, #12]
    6afc:	e013      	b.n	6b26 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    6afe:	4926      	ldr	r1, [pc, #152]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6b00:	23ba      	movs	r3, #186	; 0xba
    6b02:	33ff      	adds	r3, #255	; 0xff
    6b04:	5ccb      	ldrb	r3, [r1, r3]
    6b06:	22dd      	movs	r2, #221	; 0xdd
    6b08:	0052      	lsls	r2, r2, #1
    6b0a:	5c8a      	ldrb	r2, [r1, r2]
    6b0c:	0212      	lsls	r2, r2, #8
    6b0e:	431a      	orrs	r2, r3
    6b10:	23bc      	movs	r3, #188	; 0xbc
    6b12:	33ff      	adds	r3, #255	; 0xff
    6b14:	5ccb      	ldrb	r3, [r1, r3]
    6b16:	041b      	lsls	r3, r3, #16
    6b18:	431a      	orrs	r2, r3
    6b1a:	23de      	movs	r3, #222	; 0xde
    6b1c:	005b      	lsls	r3, r3, #1
    6b1e:	5ccb      	ldrb	r3, [r1, r3]
    6b20:	061b      	lsls	r3, r3, #24
    6b22:	4313      	orrs	r3, r2
    6b24:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    6b26:	491c      	ldr	r1, [pc, #112]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6b28:	7c0b      	ldrb	r3, [r1, #16]
    6b2a:	7c4a      	ldrb	r2, [r1, #17]
    6b2c:	0212      	lsls	r2, r2, #8
    6b2e:	431a      	orrs	r2, r3
    6b30:	7c8b      	ldrb	r3, [r1, #18]
    6b32:	041b      	lsls	r3, r3, #16
    6b34:	431a      	orrs	r2, r3
    6b36:	7ccb      	ldrb	r3, [r1, #19]
    6b38:	061b      	lsls	r3, r3, #24
    6b3a:	4313      	orrs	r3, r2
    6b3c:	7918      	ldrb	r0, [r3, #4]
    6b3e:	4b17      	ldr	r3, [pc, #92]	; (6b9c <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    6b40:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    6b42:	9e03      	ldr	r6, [sp, #12]
    6b44:	2e00      	cmp	r6, #0
    6b46:	d01b      	beq.n	6b80 <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    6b48:	4913      	ldr	r1, [pc, #76]	; (6b98 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    6b4a:	7c0b      	ldrb	r3, [r1, #16]
    6b4c:	7c4a      	ldrb	r2, [r1, #17]
    6b4e:	0212      	lsls	r2, r2, #8
    6b50:	431a      	orrs	r2, r3
    6b52:	7c8b      	ldrb	r3, [r1, #18]
    6b54:	041b      	lsls	r3, r3, #16
    6b56:	431a      	orrs	r2, r3
    6b58:	7ccb      	ldrb	r3, [r1, #19]
    6b5a:	061b      	lsls	r3, r3, #24
    6b5c:	4313      	orrs	r3, r2
    6b5e:	781d      	ldrb	r5, [r3, #0]
    6b60:	785a      	ldrb	r2, [r3, #1]
    6b62:	0212      	lsls	r2, r2, #8
    6b64:	432a      	orrs	r2, r5
    6b66:	789d      	ldrb	r5, [r3, #2]
    6b68:	042d      	lsls	r5, r5, #16
    6b6a:	432a      	orrs	r2, r5
    6b6c:	78dd      	ldrb	r5, [r3, #3]
    6b6e:	062d      	lsls	r5, r5, #24
    6b70:	4315      	orrs	r5, r2
    6b72:	21fa      	movs	r1, #250	; 0xfa
    6b74:	0089      	lsls	r1, r1, #2
    6b76:	4b0a      	ldr	r3, [pc, #40]	; (6ba0 <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    6b78:	4798      	blx	r3
    6b7a:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    6b7c:	1b75      	subs	r5, r6, r5
    6b7e:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    6b80:	2204      	movs	r2, #4
    6b82:	a903      	add	r1, sp, #12
    6b84:	9800      	ldr	r0, [sp, #0]
    6b86:	4b07      	ldr	r3, [pc, #28]	; (6ba4 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    6b88:	4798      	blx	r3
}
    6b8a:	2008      	movs	r0, #8
    6b8c:	b004      	add	sp, #16
    6b8e:	bc1c      	pop	{r2, r3, r4}
    6b90:	4690      	mov	r8, r2
    6b92:	4699      	mov	r9, r3
    6b94:	46a2      	mov	sl, r4
    6b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6b98:	20001350 	.word	0x20001350
    6b9c:	0000b061 	.word	0x0000b061
    6ba0:	00012425 	.word	0x00012425
    6ba4:	00015bd5 	.word	0x00015bd5

00006ba8 <LORAREG_GetAttr_Rx1WindowparamsType2>:
{
    6ba8:	b500      	push	{lr}
    6baa:	b083      	sub	sp, #12
    6bac:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    6bae:	784a      	ldrb	r2, [r1, #1]
    6bb0:	788b      	ldrb	r3, [r1, #2]
    if (rx1WindowParamReq->currDr >= rx1WindowParamReq->drOffset)
    6bb2:	429a      	cmp	r2, r3
    6bb4:	d925      	bls.n	6c02 <LORAREG_GetAttr_Rx1WindowparamsType2+0x5a>
        rx1WindowParams->rx1Dr = DR0;
    6bb6:	2300      	movs	r3, #0
    6bb8:	466a      	mov	r2, sp
    6bba:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    6bbc:	4913      	ldr	r1, [pc, #76]	; (6c0c <LORAREG_GetAttr_Rx1WindowparamsType2+0x64>)
    6bbe:	7a0b      	ldrb	r3, [r1, #8]
    6bc0:	7a4a      	ldrb	r2, [r1, #9]
    6bc2:	0212      	lsls	r2, r2, #8
    6bc4:	4313      	orrs	r3, r2
    6bc6:	7a8a      	ldrb	r2, [r1, #10]
    6bc8:	0412      	lsls	r2, r2, #16
    6bca:	431a      	orrs	r2, r3
    6bcc:	7acb      	ldrb	r3, [r1, #11]
    6bce:	061b      	lsls	r3, r3, #24
    6bd0:	431a      	orrs	r2, r3
    6bd2:	232f      	movs	r3, #47	; 0x2f
    6bd4:	5cc9      	ldrb	r1, [r1, r3]
    6bd6:	004b      	lsls	r3, r1, #1
    6bd8:	185b      	adds	r3, r3, r1
    6bda:	009b      	lsls	r3, r3, #2
    6bdc:	189b      	adds	r3, r3, r2
    6bde:	7919      	ldrb	r1, [r3, #4]
    6be0:	795a      	ldrb	r2, [r3, #5]
    6be2:	0212      	lsls	r2, r2, #8
    6be4:	4311      	orrs	r1, r2
    6be6:	799a      	ldrb	r2, [r3, #6]
    6be8:	0412      	lsls	r2, r2, #16
    6bea:	430a      	orrs	r2, r1
    6bec:	79db      	ldrb	r3, [r3, #7]
    6bee:	061b      	lsls	r3, r3, #24
    6bf0:	4313      	orrs	r3, r2
    6bf2:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    6bf4:	2208      	movs	r2, #8
    6bf6:	4669      	mov	r1, sp
    6bf8:	4b05      	ldr	r3, [pc, #20]	; (6c10 <LORAREG_GetAttr_Rx1WindowparamsType2+0x68>)
    6bfa:	4798      	blx	r3
}
    6bfc:	2008      	movs	r0, #8
    6bfe:	b003      	add	sp, #12
    6c00:	bd00      	pop	{pc}
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - rx1WindowParamReq->drOffset;
    6c02:	1a9b      	subs	r3, r3, r2
    6c04:	466a      	mov	r2, sp
    6c06:	7113      	strb	r3, [r2, #4]
    6c08:	e7d8      	b.n	6bbc <LORAREG_GetAttr_Rx1WindowparamsType2+0x14>
    6c0a:	46c0      	nop			; (mov r8, r8)
    6c0c:	20001350 	.word	0x20001350
    6c10:	00015bd5 	.word	0x00015bd5

00006c14 <LORAREG_GetAttr_DRangeChBandT2>:
{
    6c14:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c16:	46c6      	mov	lr, r8
    6c18:	b500      	push	{lr}
    6c1a:	b082      	sub	sp, #8
    6c1c:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    6c1e:	ad01      	add	r5, sp, #4
    6c20:	2204      	movs	r2, #4
    6c22:	0028      	movs	r0, r5
    6c24:	4b38      	ldr	r3, [pc, #224]	; (6d08 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    6c26:	4798      	blx	r3
	switch (chMaskCntl)
    6c28:	782b      	ldrb	r3, [r5, #0]
    6c2a:	2b00      	cmp	r3, #0
    6c2c:	d017      	beq.n	6c5e <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    6c2e:	2b06      	cmp	r3, #6
    6c30:	d159      	bne.n	6ce6 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    6c32:	3324      	adds	r3, #36	; 0x24
    6c34:	4a35      	ldr	r2, [pc, #212]	; (6d0c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    6c36:	56d7      	ldrsb	r7, [r2, r3]
    6c38:	2000      	movs	r0, #0
    6c3a:	2507      	movs	r5, #7
    6c3c:	2f00      	cmp	r7, #0
    6c3e:	dd54      	ble.n	6cea <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    6c40:	4a32      	ldr	r2, [pc, #200]	; (6d0c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    6c42:	7916      	ldrb	r6, [r2, #4]
    6c44:	7953      	ldrb	r3, [r2, #5]
    6c46:	021b      	lsls	r3, r3, #8
    6c48:	4333      	orrs	r3, r6
    6c4a:	7996      	ldrb	r6, [r2, #6]
    6c4c:	0436      	lsls	r6, r6, #16
    6c4e:	4333      	orrs	r3, r6
    6c50:	79d6      	ldrb	r6, [r2, #7]
    6c52:	0636      	lsls	r6, r6, #24
    6c54:	431e      	orrs	r6, r3
    6c56:	2000      	movs	r0, #0
    6c58:	2507      	movs	r5, #7
    6c5a:	2200      	movs	r2, #0
    6c5c:	e035      	b.n	6cca <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    6c5e:	232a      	movs	r3, #42	; 0x2a
    6c60:	4a2a      	ldr	r2, [pc, #168]	; (6d0c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    6c62:	56d3      	ldrsb	r3, [r2, r3]
    6c64:	469c      	mov	ip, r3
    6c66:	2b00      	cmp	r3, #0
    6c68:	dd4a      	ble.n	6d00 <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    6c6a:	ab01      	add	r3, sp, #4
    6c6c:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    6c6e:	7917      	ldrb	r7, [r2, #4]
    6c70:	7953      	ldrb	r3, [r2, #5]
    6c72:	021b      	lsls	r3, r3, #8
    6c74:	433b      	orrs	r3, r7
    6c76:	7997      	ldrb	r7, [r2, #6]
    6c78:	043f      	lsls	r7, r7, #16
    6c7a:	433b      	orrs	r3, r7
    6c7c:	79d7      	ldrb	r7, [r2, #7]
    6c7e:	063f      	lsls	r7, r7, #24
    6c80:	431f      	orrs	r7, r3
    6c82:	2000      	movs	r0, #0
    6c84:	2507      	movs	r5, #7
    6c86:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    6c88:	2401      	movs	r4, #1
    6c8a:	e00b      	b.n	6ca4 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    6c8c:	784b      	ldrb	r3, [r1, #1]
    6c8e:	091b      	lsrs	r3, r3, #4
    6c90:	4283      	cmp	r3, r0
    6c92:	dd02      	ble.n	6c9a <LORAREG_GetAttr_DRangeChBandT2+0x86>
    6c94:	4234      	tst	r4, r6
    6c96:	d000      	beq.n	6c9a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    6c98:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    6c9a:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    6c9c:	3201      	adds	r2, #1
    6c9e:	b2d2      	uxtb	r2, r2
    6ca0:	4562      	cmp	r2, ip
    6ca2:	da22      	bge.n	6cea <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    6ca4:	0051      	lsls	r1, r2, #1
    6ca6:	1879      	adds	r1, r7, r1
    6ca8:	784b      	ldrb	r3, [r1, #1]
    6caa:	071b      	lsls	r3, r3, #28
    6cac:	0f1b      	lsrs	r3, r3, #28
    6cae:	42ab      	cmp	r3, r5
    6cb0:	daec      	bge.n	6c8c <LORAREG_GetAttr_DRangeChBandT2+0x78>
    6cb2:	4234      	tst	r4, r6
    6cb4:	d0f1      	beq.n	6c9a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    6cb6:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    6cb8:	784b      	ldrb	r3, [r1, #1]
    6cba:	091b      	lsrs	r3, r3, #4
    6cbc:	4298      	cmp	r0, r3
    6cbe:	dbeb      	blt.n	6c98 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    6cc0:	e7eb      	b.n	6c9a <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    6cc2:	3201      	adds	r2, #1
    6cc4:	b2d2      	uxtb	r2, r2
    6cc6:	42ba      	cmp	r2, r7
    6cc8:	da0f      	bge.n	6cea <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    6cca:	0051      	lsls	r1, r2, #1
    6ccc:	1871      	adds	r1, r6, r1
    6cce:	784b      	ldrb	r3, [r1, #1]
    6cd0:	071b      	lsls	r3, r3, #28
    6cd2:	0f1b      	lsrs	r3, r3, #28
    6cd4:	42ab      	cmp	r3, r5
    6cd6:	da00      	bge.n	6cda <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    6cd8:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    6cda:	784b      	ldrb	r3, [r1, #1]
    6cdc:	091b      	lsrs	r3, r3, #4
    6cde:	4283      	cmp	r3, r0
    6ce0:	ddef      	ble.n	6cc2 <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    6ce2:	0018      	movs	r0, r3
    6ce4:	e7ed      	b.n	6cc2 <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    6ce6:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    6ce8:	25ff      	movs	r5, #255	; 0xff
    6cea:	0100      	lsls	r0, r0, #4
    6cec:	230f      	movs	r3, #15
    6cee:	401d      	ands	r5, r3
    6cf0:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    6cf2:	4643      	mov	r3, r8
    6cf4:	7018      	strb	r0, [r3, #0]
}
    6cf6:	2008      	movs	r0, #8
    6cf8:	b002      	add	sp, #8
    6cfa:	bc04      	pop	{r2}
    6cfc:	4690      	mov	r8, r2
    6cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    6d00:	2000      	movs	r0, #0
    6d02:	2507      	movs	r5, #7
    6d04:	e7f1      	b.n	6cea <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    6d06:	46c0      	nop			; (mov r8, r8)
    6d08:	00015bd5 	.word	0x00015bd5
    6d0c:	20001350 	.word	0x20001350

00006d10 <LORAREG_GetAttr_FreqT2>:
{
    6d10:	b510      	push	{r4, lr}
    6d12:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    6d14:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    6d16:	222a      	movs	r2, #42	; 0x2a
    6d18:	490d      	ldr	r1, [pc, #52]	; (6d50 <LORAREG_GetAttr_FreqT2+0x40>)
    6d1a:	568a      	ldrsb	r2, [r1, r2]
		return LORAWAN_INVALID_PARAMETER;
    6d1c:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    6d1e:	4293      	cmp	r3, r2
    6d20:	dd00      	ble.n	6d24 <LORAREG_GetAttr_FreqT2+0x14>
}
    6d22:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    6d24:	0008      	movs	r0, r1
    6d26:	7a09      	ldrb	r1, [r1, #8]
    6d28:	7a42      	ldrb	r2, [r0, #9]
    6d2a:	0212      	lsls	r2, r2, #8
    6d2c:	430a      	orrs	r2, r1
    6d2e:	7a81      	ldrb	r1, [r0, #10]
    6d30:	0409      	lsls	r1, r1, #16
    6d32:	430a      	orrs	r2, r1
    6d34:	7ac1      	ldrb	r1, [r0, #11]
    6d36:	0609      	lsls	r1, r1, #24
    6d38:	4311      	orrs	r1, r2
    6d3a:	005a      	lsls	r2, r3, #1
    6d3c:	18d3      	adds	r3, r2, r3
    6d3e:	009b      	lsls	r3, r3, #2
    6d40:	18c9      	adds	r1, r1, r3
    6d42:	2204      	movs	r2, #4
    6d44:	0020      	movs	r0, r4
    6d46:	4b03      	ldr	r3, [pc, #12]	; (6d54 <LORAREG_GetAttr_FreqT2+0x44>)
    6d48:	4798      	blx	r3
	return result;
    6d4a:	2008      	movs	r0, #8
    6d4c:	e7e9      	b.n	6d22 <LORAREG_GetAttr_FreqT2+0x12>
    6d4e:	46c0      	nop			; (mov r8, r8)
    6d50:	20001350 	.word	0x20001350
    6d54:	00015bd5 	.word	0x00015bd5

00006d58 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    6d58:	b510      	push	{r4, lr}
    6d5a:	b082      	sub	sp, #8
    6d5c:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    6d5e:	232e      	movs	r3, #46	; 0x2e
    6d60:	4a37      	ldr	r2, [pc, #220]	; (6e40 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    6d62:	5cd2      	ldrb	r2, [r2, r3]
    6d64:	4b37      	ldr	r3, [pc, #220]	; (6e44 <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    6d66:	4113      	asrs	r3, r2
    6d68:	07db      	lsls	r3, r3, #31
    6d6a:	d502      	bpl.n	6d72 <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    6d6c:	780b      	ldrb	r3, [r1, #0]
    6d6e:	2b00      	cmp	r3, #0
    6d70:	d116      	bne.n	6da0 <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    6d72:	23e1      	movs	r3, #225	; 0xe1
    6d74:	005b      	lsls	r3, r3, #1
    6d76:	4a32      	ldr	r2, [pc, #200]	; (6e40 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    6d78:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    6d7a:	3bc1      	subs	r3, #193	; 0xc1
    6d7c:	3bff      	subs	r3, #255	; 0xff
    6d7e:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    6d80:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    6d82:	2b05      	cmp	r3, #5
    6d84:	d92c      	bls.n	6de0 <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    6d86:	2205      	movs	r2, #5
    6d88:	1ad3      	subs	r3, r2, r3
    6d8a:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    6d8c:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    6d8e:	429a      	cmp	r2, r3
    6d90:	db31      	blt.n	6df6 <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    6d92:	1ad3      	subs	r3, r2, r3
    6d94:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    6d96:	42a3      	cmp	r3, r4
    6d98:	d224      	bcs.n	6de4 <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    6d9a:	466b      	mov	r3, sp
    6d9c:	711c      	strb	r4, [r3, #4]
    6d9e:	e02c      	b.n	6dfa <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    6da0:	2302      	movs	r3, #2
    6da2:	466a      	mov	r2, sp
    6da4:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    6da6:	4926      	ldr	r1, [pc, #152]	; (6e40 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    6da8:	7a0b      	ldrb	r3, [r1, #8]
    6daa:	7a4a      	ldrb	r2, [r1, #9]
    6dac:	0212      	lsls	r2, r2, #8
    6dae:	4313      	orrs	r3, r2
    6db0:	7a8a      	ldrb	r2, [r1, #10]
    6db2:	0412      	lsls	r2, r2, #16
    6db4:	431a      	orrs	r2, r3
    6db6:	7acb      	ldrb	r3, [r1, #11]
    6db8:	061b      	lsls	r3, r3, #24
    6dba:	431a      	orrs	r2, r3
    6dbc:	232f      	movs	r3, #47	; 0x2f
    6dbe:	5cc9      	ldrb	r1, [r1, r3]
    6dc0:	004b      	lsls	r3, r1, #1
    6dc2:	185b      	adds	r3, r3, r1
    6dc4:	009b      	lsls	r3, r3, #2
    6dc6:	189b      	adds	r3, r3, r2
    6dc8:	7919      	ldrb	r1, [r3, #4]
    6dca:	795a      	ldrb	r2, [r3, #5]
    6dcc:	0212      	lsls	r2, r2, #8
    6dce:	4311      	orrs	r1, r2
    6dd0:	799a      	ldrb	r2, [r3, #6]
    6dd2:	0412      	lsls	r2, r2, #16
    6dd4:	430a      	orrs	r2, r1
    6dd6:	79db      	ldrb	r3, [r3, #7]
    6dd8:	061b      	lsls	r3, r3, #24
    6dda:	4313      	orrs	r3, r2
    6ddc:	9300      	str	r3, [sp, #0]
    6dde:	e028      	b.n	6e32 <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    6de0:	b25b      	sxtb	r3, r3
    6de2:	e7d3      	b.n	6d8c <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    6de4:	2b05      	cmp	r3, #5
    6de6:	d802      	bhi.n	6dee <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    6de8:	466a      	mov	r2, sp
    6dea:	7113      	strb	r3, [r2, #4]
    6dec:	e005      	b.n	6dfa <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    6dee:	2305      	movs	r3, #5
    6df0:	466a      	mov	r2, sp
    6df2:	7113      	strb	r3, [r2, #4]
    6df4:	e001      	b.n	6dfa <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    6df6:	466b      	mov	r3, sp
    6df8:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    6dfa:	4911      	ldr	r1, [pc, #68]	; (6e40 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    6dfc:	7a0b      	ldrb	r3, [r1, #8]
    6dfe:	7a4a      	ldrb	r2, [r1, #9]
    6e00:	0212      	lsls	r2, r2, #8
    6e02:	4313      	orrs	r3, r2
    6e04:	7a8a      	ldrb	r2, [r1, #10]
    6e06:	0412      	lsls	r2, r2, #16
    6e08:	431a      	orrs	r2, r3
    6e0a:	7acb      	ldrb	r3, [r1, #11]
    6e0c:	061b      	lsls	r3, r3, #24
    6e0e:	431a      	orrs	r2, r3
    6e10:	232f      	movs	r3, #47	; 0x2f
    6e12:	5cc9      	ldrb	r1, [r1, r3]
    6e14:	004b      	lsls	r3, r1, #1
    6e16:	185b      	adds	r3, r3, r1
    6e18:	009b      	lsls	r3, r3, #2
    6e1a:	189b      	adds	r3, r3, r2
    6e1c:	7919      	ldrb	r1, [r3, #4]
    6e1e:	795a      	ldrb	r2, [r3, #5]
    6e20:	0212      	lsls	r2, r2, #8
    6e22:	4311      	orrs	r1, r2
    6e24:	799a      	ldrb	r2, [r3, #6]
    6e26:	0412      	lsls	r2, r2, #16
    6e28:	430a      	orrs	r2, r1
    6e2a:	79db      	ldrb	r3, [r3, #7]
    6e2c:	061b      	lsls	r3, r3, #24
    6e2e:	4313      	orrs	r3, r2
    6e30:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    6e32:	2208      	movs	r2, #8
    6e34:	4669      	mov	r1, sp
    6e36:	4b04      	ldr	r3, [pc, #16]	; (6e48 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    6e38:	4798      	blx	r3
}
    6e3a:	2008      	movs	r0, #8
    6e3c:	b002      	add	sp, #8
    6e3e:	bd10      	pop	{r4, pc}
    6e40:	20001350 	.word	0x20001350
    6e44:	00007fe0 	.word	0x00007fe0
    6e48:	00015bd5 	.word	0x00015bd5

00006e4c <LORAREG_GetAttr_FreqT3>:
{
    6e4c:	b510      	push	{r4, lr}
    6e4e:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    6e50:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    6e52:	222a      	movs	r2, #42	; 0x2a
    6e54:	490d      	ldr	r1, [pc, #52]	; (6e8c <LORAREG_GetAttr_FreqT3+0x40>)
    6e56:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    6e58:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    6e5a:	4293      	cmp	r3, r2
    6e5c:	dd00      	ble.n	6e60 <LORAREG_GetAttr_FreqT3+0x14>
}
    6e5e:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    6e60:	0008      	movs	r0, r1
    6e62:	7a09      	ldrb	r1, [r1, #8]
    6e64:	7a42      	ldrb	r2, [r0, #9]
    6e66:	0212      	lsls	r2, r2, #8
    6e68:	430a      	orrs	r2, r1
    6e6a:	7a81      	ldrb	r1, [r0, #10]
    6e6c:	0409      	lsls	r1, r1, #16
    6e6e:	430a      	orrs	r2, r1
    6e70:	7ac1      	ldrb	r1, [r0, #11]
    6e72:	0609      	lsls	r1, r1, #24
    6e74:	4311      	orrs	r1, r2
    6e76:	005a      	lsls	r2, r3, #1
    6e78:	18d3      	adds	r3, r2, r3
    6e7a:	009b      	lsls	r3, r3, #2
    6e7c:	18c9      	adds	r1, r1, r3
    6e7e:	2204      	movs	r2, #4
    6e80:	0020      	movs	r0, r4
    6e82:	4b03      	ldr	r3, [pc, #12]	; (6e90 <LORAREG_GetAttr_FreqT3+0x44>)
    6e84:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6e86:	2008      	movs	r0, #8
    6e88:	e7e9      	b.n	6e5e <LORAREG_GetAttr_FreqT3+0x12>
    6e8a:	46c0      	nop			; (mov r8, r8)
    6e8c:	20001350 	.word	0x20001350
    6e90:	00015bd5 	.word	0x00015bd5

00006e94 <LORAREG_GetAttr_Rx1WindowparamsType3>:
{
    6e94:	b500      	push	{lr}
    6e96:	b083      	sub	sp, #12
    6e98:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    6e9a:	784b      	ldrb	r3, [r1, #1]
    6e9c:	788a      	ldrb	r2, [r1, #2]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    6e9e:	2b05      	cmp	r3, #5
    6ea0:	d90b      	bls.n	6eba <LORAREG_GetAttr_Rx1WindowparamsType3+0x26>
    6ea2:	2105      	movs	r1, #5
    6ea4:	1acb      	subs	r3, r1, r3
    6ea6:	b25b      	sxtb	r3, r3
    if (rx1WindowParamReq->currDr >= effectiveDROffset)
    6ea8:	429a      	cmp	r2, r3
    6eaa:	db0c      	blt.n	6ec6 <LORAREG_GetAttr_Rx1WindowparamsType3+0x32>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    6eac:	1ad3      	subs	r3, r2, r3
    6eae:	b2db      	uxtb	r3, r3
		else if(rx1WindowParams->rx1Dr > maxDR)
    6eb0:	2b05      	cmp	r3, #5
    6eb2:	d804      	bhi.n	6ebe <LORAREG_GetAttr_Rx1WindowparamsType3+0x2a>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    6eb4:	466a      	mov	r2, sp
    6eb6:	7113      	strb	r3, [r2, #4]
    6eb8:	e008      	b.n	6ecc <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    6eba:	b25b      	sxtb	r3, r3
    6ebc:	e7f4      	b.n	6ea8 <LORAREG_GetAttr_Rx1WindowparamsType3+0x14>
			rx1WindowParams->rx1Dr = maxDR;
    6ebe:	2305      	movs	r3, #5
    6ec0:	466a      	mov	r2, sp
    6ec2:	7113      	strb	r3, [r2, #4]
    6ec4:	e002      	b.n	6ecc <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
        rx1WindowParams->rx1Dr = minDR;
    6ec6:	2300      	movs	r3, #0
    6ec8:	466a      	mov	r2, sp
    6eca:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    6ecc:	4911      	ldr	r1, [pc, #68]	; (6f14 <LORAREG_GetAttr_Rx1WindowparamsType3+0x80>)
    6ece:	7a0b      	ldrb	r3, [r1, #8]
    6ed0:	7a4a      	ldrb	r2, [r1, #9]
    6ed2:	0212      	lsls	r2, r2, #8
    6ed4:	4313      	orrs	r3, r2
    6ed6:	7a8a      	ldrb	r2, [r1, #10]
    6ed8:	0412      	lsls	r2, r2, #16
    6eda:	431a      	orrs	r2, r3
    6edc:	7acb      	ldrb	r3, [r1, #11]
    6ede:	061b      	lsls	r3, r3, #24
    6ee0:	431a      	orrs	r2, r3
    6ee2:	232f      	movs	r3, #47	; 0x2f
    6ee4:	5cc9      	ldrb	r1, [r1, r3]
    6ee6:	004b      	lsls	r3, r1, #1
    6ee8:	185b      	adds	r3, r3, r1
    6eea:	009b      	lsls	r3, r3, #2
    6eec:	189b      	adds	r3, r3, r2
    6eee:	7919      	ldrb	r1, [r3, #4]
    6ef0:	795a      	ldrb	r2, [r3, #5]
    6ef2:	0212      	lsls	r2, r2, #8
    6ef4:	4311      	orrs	r1, r2
    6ef6:	799a      	ldrb	r2, [r3, #6]
    6ef8:	0412      	lsls	r2, r2, #16
    6efa:	430a      	orrs	r2, r1
    6efc:	79db      	ldrb	r3, [r3, #7]
    6efe:	061b      	lsls	r3, r3, #24
    6f00:	4313      	orrs	r3, r2
    6f02:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    6f04:	2208      	movs	r2, #8
    6f06:	4669      	mov	r1, sp
    6f08:	4b03      	ldr	r3, [pc, #12]	; (6f18 <LORAREG_GetAttr_Rx1WindowparamsType3+0x84>)
    6f0a:	4798      	blx	r3
}
    6f0c:	2008      	movs	r0, #8
    6f0e:	b003      	add	sp, #12
    6f10:	bd00      	pop	{pc}
    6f12:	46c0      	nop			; (mov r8, r8)
    6f14:	20001350 	.word	0x20001350
    6f18:	00015bd5 	.word	0x00015bd5

00006f1c <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    6f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f1e:	46de      	mov	lr, fp
    6f20:	4657      	mov	r7, sl
    6f22:	464e      	mov	r6, r9
    6f24:	4645      	mov	r5, r8
    6f26:	b5e0      	push	{r5, r6, r7, lr}
    6f28:	b085      	sub	sp, #20
    6f2a:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    6f2c:	2301      	movs	r3, #1
    6f2e:	425b      	negs	r3, r3
    6f30:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    6f32:	780b      	ldrb	r3, [r1, #0]
    6f34:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    6f36:	232a      	movs	r3, #42	; 0x2a
    6f38:	4a2a      	ldr	r2, [pc, #168]	; (6fe4 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    6f3a:	56d7      	ldrsb	r7, [r2, r3]
    6f3c:	2f00      	cmp	r7, #0
    6f3e:	dd40      	ble.n	6fc2 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    6f40:	7916      	ldrb	r6, [r2, #4]
    6f42:	7953      	ldrb	r3, [r2, #5]
    6f44:	021b      	lsls	r3, r3, #8
    6f46:	4333      	orrs	r3, r6
    6f48:	7996      	ldrb	r6, [r2, #6]
    6f4a:	0436      	lsls	r6, r6, #16
    6f4c:	4333      	orrs	r3, r6
    6f4e:	79d6      	ldrb	r6, [r2, #7]
    6f50:	0636      	lsls	r6, r6, #24
    6f52:	431e      	orrs	r6, r3
    6f54:	2300      	movs	r3, #0
    6f56:	469a      	mov	sl, r3
    6f58:	3b01      	subs	r3, #1
    6f5a:	4698      	mov	r8, r3
    6f5c:	2300      	movs	r3, #0
    6f5e:	2100      	movs	r1, #0
    6f60:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    6f62:	464a      	mov	r2, r9
    6f64:	9201      	str	r2, [sp, #4]
    6f66:	46c3      	mov	fp, r8
    6f68:	e004      	b.n	6f74 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    6f6a:	3101      	adds	r1, #1
    6f6c:	b2c9      	uxtb	r1, r1
    6f6e:	000b      	movs	r3, r1
    6f70:	42b9      	cmp	r1, r7
    6f72:	da23      	bge.n	6fbc <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    6f74:	004a      	lsls	r2, r1, #1
    6f76:	18b2      	adds	r2, r6, r2
    6f78:	7814      	ldrb	r4, [r2, #0]
    6f7a:	2c00      	cmp	r4, #0
    6f7c:	d0f5      	beq.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    6f7e:	3358      	adds	r3, #88	; 0x58
    6f80:	009b      	lsls	r3, r3, #2
    6f82:	4463      	add	r3, ip
    6f84:	7a18      	ldrb	r0, [r3, #8]
    6f86:	4680      	mov	r8, r0
    6f88:	7a58      	ldrb	r0, [r3, #9]
    6f8a:	0200      	lsls	r0, r0, #8
    6f8c:	4645      	mov	r5, r8
    6f8e:	4305      	orrs	r5, r0
    6f90:	7a98      	ldrb	r0, [r3, #10]
    6f92:	0400      	lsls	r0, r0, #16
    6f94:	4328      	orrs	r0, r5
    6f96:	7adb      	ldrb	r3, [r3, #11]
    6f98:	061b      	lsls	r3, r3, #24
    6f9a:	4303      	orrs	r3, r0
    6f9c:	d0e5      	beq.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    6f9e:	459b      	cmp	fp, r3
    6fa0:	d3e3      	bcc.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    6fa2:	7850      	ldrb	r0, [r2, #1]
    6fa4:	0700      	lsls	r0, r0, #28
    6fa6:	0f00      	lsrs	r0, r0, #28
    6fa8:	4581      	cmp	r9, r0
    6faa:	dbde      	blt.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    6fac:	7852      	ldrb	r2, [r2, #1]
    6fae:	0912      	lsrs	r2, r2, #4
    6fb0:	9801      	ldr	r0, [sp, #4]
    6fb2:	4290      	cmp	r0, r2
    6fb4:	dcd9      	bgt.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    6fb6:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    6fb8:	469b      	mov	fp, r3
    6fba:	e7d6      	b.n	6f6a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    6fbc:	4653      	mov	r3, sl
    6fbe:	2b00      	cmp	r3, #0
    6fc0:	d10c      	bne.n	6fdc <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    6fc2:	2204      	movs	r2, #4
    6fc4:	a903      	add	r1, sp, #12
    6fc6:	9800      	ldr	r0, [sp, #0]
    6fc8:	4b07      	ldr	r3, [pc, #28]	; (6fe8 <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    6fca:	4798      	blx	r3
}
    6fcc:	2008      	movs	r0, #8
    6fce:	b005      	add	sp, #20
    6fd0:	bc3c      	pop	{r2, r3, r4, r5}
    6fd2:	4690      	mov	r8, r2
    6fd4:	4699      	mov	r9, r3
    6fd6:	46a2      	mov	sl, r4
    6fd8:	46ab      	mov	fp, r5
    6fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6fdc:	465b      	mov	r3, fp
    6fde:	9303      	str	r3, [sp, #12]
    6fe0:	e7ef      	b.n	6fc2 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    6fe2:	46c0      	nop			; (mov r8, r8)
    6fe4:	20001350 	.word	0x20001350
    6fe8:	00015bd5 	.word	0x00015bd5

00006fec <ValidateTxFreqT2>:
{
    6fec:	b500      	push	{lr}
    6fee:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    6ff0:	2208      	movs	r2, #8
    6ff2:	4668      	mov	r0, sp
    6ff4:	4b04      	ldr	r3, [pc, #16]	; (7008 <ValidateTxFreqT2+0x1c>)
    6ff6:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    6ff8:	4b04      	ldr	r3, [pc, #16]	; (700c <ValidateTxFreqT2+0x20>)
    6ffa:	685b      	ldr	r3, [r3, #4]
    6ffc:	4669      	mov	r1, sp
    6ffe:	2001      	movs	r0, #1
    7000:	4798      	blx	r3
}
    7002:	b003      	add	sp, #12
    7004:	bd00      	pop	{pc}
    7006:	46c0      	nop			; (mov r8, r8)
    7008:	00015bd5 	.word	0x00015bd5
    700c:	20000d88 	.word	0x20000d88

00007010 <ValidateFreqIN>:
{
    7010:	b500      	push	{lr}
    7012:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7014:	2204      	movs	r2, #4
    7016:	a801      	add	r0, sp, #4
    7018:	4b06      	ldr	r3, [pc, #24]	; (7034 <ValidateFreqIN+0x24>)
    701a:	4798      	blx	r3
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    701c:	9b01      	ldr	r3, [sp, #4]
    701e:	4a06      	ldr	r2, [pc, #24]	; (7038 <ValidateFreqIN+0x28>)
    7020:	4694      	mov	ip, r2
    7022:	4463      	add	r3, ip
    7024:	4a05      	ldr	r2, [pc, #20]	; (703c <ValidateFreqIN+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7026:	2008      	movs	r0, #8
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    7028:	4293      	cmp	r3, r2
    702a:	d900      	bls.n	702e <ValidateFreqIN+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    702c:	3002      	adds	r0, #2
}
    702e:	b003      	add	sp, #12
    7030:	bd00      	pop	{pc}
    7032:	46c0      	nop			; (mov r8, r8)
    7034:	00015bd5 	.word	0x00015bd5
    7038:	cc7125c0 	.word	0xcc7125c0
    703c:	001e8480 	.word	0x001e8480

00007040 <ValidateFreqJP>:
{
    7040:	b500      	push	{lr}
    7042:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7044:	2204      	movs	r2, #4
    7046:	a801      	add	r0, sp, #4
    7048:	4b06      	ldr	r3, [pc, #24]	; (7064 <ValidateFreqJP+0x24>)
    704a:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    704c:	9b01      	ldr	r3, [sp, #4]
    704e:	4a06      	ldr	r2, [pc, #24]	; (7068 <ValidateFreqJP+0x28>)
    7050:	4694      	mov	ip, r2
    7052:	4463      	add	r3, ip
    7054:	4a05      	ldr	r2, [pc, #20]	; (706c <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7056:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    7058:	4293      	cmp	r3, r2
    705a:	d900      	bls.n	705e <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    705c:	3002      	adds	r0, #2
}
    705e:	b003      	add	sp, #12
    7060:	bd00      	pop	{pc}
    7062:	46c0      	nop			; (mov r8, r8)
    7064:	00015bd5 	.word	0x00015bd5
    7068:	c929ea00 	.word	0xc929ea00
    706c:	007a1200 	.word	0x007a1200

00007070 <ValidateFreqKR>:
{
    7070:	b500      	push	{lr}
    7072:	b083      	sub	sp, #12
	memcpy(&freqNew,attrInput,sizeof(uint32_t));
    7074:	2204      	movs	r2, #4
    7076:	a801      	add	r0, sp, #4
    7078:	4b0a      	ldr	r3, [pc, #40]	; (70a4 <ValidateFreqKR+0x34>)
    707a:	4798      	blx	r3
		if(freq == freqNew)
    707c:	9a01      	ldr	r2, [sp, #4]
    707e:	4b0a      	ldr	r3, [pc, #40]	; (70a8 <ValidateFreqKR+0x38>)
    7080:	429a      	cmp	r2, r3
    7082:	d00b      	beq.n	709c <ValidateFreqKR+0x2c>
    7084:	4b09      	ldr	r3, [pc, #36]	; (70ac <ValidateFreqKR+0x3c>)
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    7086:	490a      	ldr	r1, [pc, #40]	; (70b0 <ValidateFreqKR+0x40>)
		if(freq == freqNew)
    7088:	429a      	cmp	r2, r3
    708a:	d009      	beq.n	70a0 <ValidateFreqKR+0x30>
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    708c:	4809      	ldr	r0, [pc, #36]	; (70b4 <ValidateFreqKR+0x44>)
    708e:	4684      	mov	ip, r0
    7090:	4463      	add	r3, ip
    7092:	428b      	cmp	r3, r1
    7094:	d1f8      	bne.n	7088 <ValidateFreqKR+0x18>
    StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7096:	200a      	movs	r0, #10
}
    7098:	b003      	add	sp, #12
    709a:	bd00      	pop	{pc}
			result = LORAWAN_SUCCESS;
    709c:	2008      	movs	r0, #8
    709e:	e7fb      	b.n	7098 <ValidateFreqKR+0x28>
    70a0:	2008      	movs	r0, #8
    70a2:	e7f9      	b.n	7098 <ValidateFreqKR+0x28>
    70a4:	00015bd5 	.word	0x00015bd5
    70a8:	36e3d1a0 	.word	0x36e3d1a0
    70ac:	36e6dee0 	.word	0x36e6dee0
    70b0:	370b7de0 	.word	0x370b7de0
    70b4:	00030d40 	.word	0x00030d40

000070b8 <setNewChannelsT1>:
{
    70b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    70ba:	b083      	sub	sp, #12
	memcpy(&updateNewCh,attrInput,sizeof(UpdateNewCh_t));
    70bc:	ac01      	add	r4, sp, #4
    70be:	2204      	movs	r2, #4
    70c0:	0020      	movs	r0, r4
    70c2:	4b1f      	ldr	r3, [pc, #124]	; (7140 <setNewChannelsT1+0x88>)
    70c4:	4798      	blx	r3
	chMask = updateNewCh.channelMask;
    70c6:	8827      	ldrh	r7, [r4, #0]
	chMaskCtrl = updateNewCh.channelMaskCntl;
    70c8:	78a6      	ldrb	r6, [r4, #2]
    70ca:	466b      	mov	r3, sp
    70cc:	1cd9      	adds	r1, r3, #3
    70ce:	700e      	strb	r6, [r1, #0]
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, &chMaskCtrl) == LORAWAN_SUCCESS)
    70d0:	201b      	movs	r0, #27
    70d2:	4b1c      	ldr	r3, [pc, #112]	; (7144 <setNewChannelsT1+0x8c>)
    70d4:	4798      	blx	r3
    70d6:	0005      	movs	r5, r0
    70d8:	2808      	cmp	r0, #8
    70da:	d003      	beq.n	70e4 <setNewChannelsT1+0x2c>
		retVal = LORAWAN_INVALID_PARAMETER;
    70dc:	250a      	movs	r5, #10
}
    70de:	0028      	movs	r0, r5
    70e0:	b003      	add	sp, #12
    70e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(chMaskCtrl)
    70e4:	2e06      	cmp	r6, #6
    70e6:	d01c      	beq.n	7122 <setNewChannelsT1+0x6a>
    70e8:	d80a      	bhi.n	7100 <setNewChannelsT1+0x48>
    70ea:	2e04      	cmp	r6, #4
    70ec:	d8f7      	bhi.n	70de <setNewChannelsT1+0x26>
		channel = chMaskCtrl << SHIFT4;
    70ee:	0136      	lsls	r6, r6, #4
    70f0:	b2f0      	uxtb	r0, r6
				EnableChannels2(channel, channel + 15, chMask);
    70f2:	0001      	movs	r1, r0
    70f4:	310f      	adds	r1, #15
    70f6:	b2c9      	uxtb	r1, r1
    70f8:	003a      	movs	r2, r7
    70fa:	4b13      	ldr	r3, [pc, #76]	; (7148 <setNewChannelsT1+0x90>)
    70fc:	4798      	blx	r3
				break;
    70fe:	e7ee      	b.n	70de <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7100:	2400      	movs	r4, #0
    7102:	2e07      	cmp	r6, #7
    7104:	d1eb      	bne.n	70de <setNewChannelsT1+0x26>
					UpdateChannelIdStatus(i, DISABLED);
    7106:	4e11      	ldr	r6, [pc, #68]	; (714c <setNewChannelsT1+0x94>)
    7108:	2100      	movs	r1, #0
    710a:	0020      	movs	r0, r4
    710c:	47b0      	blx	r6
				for(i = 0; i< 63; i++)
    710e:	3401      	adds	r4, #1
    7110:	b2e4      	uxtb	r4, r4
    7112:	2c3f      	cmp	r4, #63	; 0x3f
    7114:	d1f8      	bne.n	7108 <setNewChannelsT1+0x50>
				EnableChannels2(64, 71, chMask);
    7116:	003a      	movs	r2, r7
    7118:	2147      	movs	r1, #71	; 0x47
    711a:	2040      	movs	r0, #64	; 0x40
    711c:	4b0a      	ldr	r3, [pc, #40]	; (7148 <setNewChannelsT1+0x90>)
    711e:	4798      	blx	r3
				break;
    7120:	e7dd      	b.n	70de <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7122:	2400      	movs	r4, #0
					UpdateChannelIdStatus(i, ENABLED);
    7124:	4e09      	ldr	r6, [pc, #36]	; (714c <setNewChannelsT1+0x94>)
    7126:	2101      	movs	r1, #1
    7128:	0020      	movs	r0, r4
    712a:	47b0      	blx	r6
				for(i = 0; i < 63; i++)
    712c:	3401      	adds	r4, #1
    712e:	b2e4      	uxtb	r4, r4
    7130:	2c3f      	cmp	r4, #63	; 0x3f
    7132:	d1f8      	bne.n	7126 <setNewChannelsT1+0x6e>
				EnableChannels2(64, 71, chMask);
    7134:	003a      	movs	r2, r7
    7136:	2147      	movs	r1, #71	; 0x47
    7138:	2040      	movs	r0, #64	; 0x40
    713a:	4b03      	ldr	r3, [pc, #12]	; (7148 <setNewChannelsT1+0x90>)
    713c:	4798      	blx	r3
			    break;
    713e:	e7ce      	b.n	70de <setNewChannelsT1+0x26>
    7140:	00015bd5 	.word	0x00015bd5
    7144:	00005d09 	.word	0x00005d09
    7148:	00006419 	.word	0x00006419
    714c:	000063b5 	.word	0x000063b5

00007150 <setDlFrequency>:
{
    7150:	b530      	push	{r4, r5, lr}
    7152:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    7154:	ac02      	add	r4, sp, #8
    7156:	2208      	movs	r2, #8
    7158:	0020      	movs	r0, r4
    715a:	4b20      	ldr	r3, [pc, #128]	; (71dc <setDlFrequency+0x8c>)
    715c:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    715e:	ab01      	add	r3, sp, #4
    7160:	7922      	ldrb	r2, [r4, #4]
    7162:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    7164:	2201      	movs	r2, #1
    7166:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    7168:	4b1d      	ldr	r3, [pc, #116]	; (71e0 <setDlFrequency+0x90>)
    716a:	685b      	ldr	r3, [r3, #4]
    716c:	0021      	movs	r1, r4
    716e:	2001      	movs	r0, #1
    7170:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    7172:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    7174:	2808      	cmp	r0, #8
    7176:	d002      	beq.n	717e <setDlFrequency+0x2e>
}
    7178:	0020      	movs	r0, r4
    717a:	b005      	add	sp, #20
    717c:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    717e:	a901      	add	r1, sp, #4
    7180:	300d      	adds	r0, #13
    7182:	4b18      	ldr	r3, [pc, #96]	; (71e4 <setDlFrequency+0x94>)
    7184:	4798      	blx	r3
    7186:	0004      	movs	r4, r0
    7188:	2808      	cmp	r0, #8
    718a:	d001      	beq.n	7190 <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    718c:	240a      	movs	r4, #10
    718e:	e7f3      	b.n	7178 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    7190:	4a15      	ldr	r2, [pc, #84]	; (71e8 <setDlFrequency+0x98>)
    7192:	7a13      	ldrb	r3, [r2, #8]
    7194:	7a50      	ldrb	r0, [r2, #9]
    7196:	0200      	lsls	r0, r0, #8
    7198:	4303      	orrs	r3, r0
    719a:	7a90      	ldrb	r0, [r2, #10]
    719c:	0400      	lsls	r0, r0, #16
    719e:	4318      	orrs	r0, r3
    71a0:	7ad3      	ldrb	r3, [r2, #11]
    71a2:	061b      	lsls	r3, r3, #24
    71a4:	4318      	orrs	r0, r3
    71a6:	a902      	add	r1, sp, #8
    71a8:	790d      	ldrb	r5, [r1, #4]
    71aa:	006b      	lsls	r3, r5, #1
    71ac:	195b      	adds	r3, r3, r5
    71ae:	009b      	lsls	r3, r3, #2
    71b0:	181b      	adds	r3, r3, r0
    71b2:	7808      	ldrb	r0, [r1, #0]
    71b4:	7118      	strb	r0, [r3, #4]
    71b6:	7848      	ldrb	r0, [r1, #1]
    71b8:	7158      	strb	r0, [r3, #5]
    71ba:	7888      	ldrb	r0, [r1, #2]
    71bc:	7198      	strb	r0, [r3, #6]
    71be:	78c9      	ldrb	r1, [r1, #3]
    71c0:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    71c2:	2384      	movs	r3, #132	; 0x84
    71c4:	009b      	lsls	r3, r3, #2
    71c6:	5cd3      	ldrb	r3, [r2, r3]
    71c8:	4908      	ldr	r1, [pc, #32]	; (71ec <setDlFrequency+0x9c>)
    71ca:	5c50      	ldrb	r0, [r2, r1]
    71cc:	0200      	lsls	r0, r0, #8
    71ce:	4318      	orrs	r0, r3
    71d0:	b2c1      	uxtb	r1, r0
    71d2:	0a00      	lsrs	r0, r0, #8
    71d4:	4b06      	ldr	r3, [pc, #24]	; (71f0 <setDlFrequency+0xa0>)
    71d6:	4798      	blx	r3
    71d8:	e7ce      	b.n	7178 <setDlFrequency+0x28>
    71da:	46c0      	nop			; (mov r8, r8)
    71dc:	00015bd5 	.word	0x00015bd5
    71e0:	20000d88 	.word	0x20000d88
    71e4:	00005c01 	.word	0x00005c01
    71e8:	20001350 	.word	0x20001350
    71ec:	00000211 	.word	0x00000211
    71f0:	0000a0e1 	.word	0x0000a0e1

000071f4 <setFrequency>:
{
    71f4:	b570      	push	{r4, r5, r6, lr}
    71f6:	b084      	sub	sp, #16
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    71f8:	ac02      	add	r4, sp, #8
    71fa:	2208      	movs	r2, #8
    71fc:	0020      	movs	r0, r4
    71fe:	4b3f      	ldr	r3, [pc, #252]	; (72fc <setFrequency+0x108>)
    7200:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    7202:	ab01      	add	r3, sp, #4
    7204:	7922      	ldrb	r2, [r4, #4]
    7206:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    7208:	2200      	movs	r2, #0
    720a:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    720c:	4b3c      	ldr	r3, [pc, #240]	; (7300 <setFrequency+0x10c>)
    720e:	685b      	ldr	r3, [r3, #4]
    7210:	0021      	movs	r1, r4
    7212:	2001      	movs	r0, #1
    7214:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    7216:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    7218:	2808      	cmp	r0, #8
    721a:	d002      	beq.n	7222 <setFrequency+0x2e>
}
    721c:	0020      	movs	r0, r4
    721e:	b004      	add	sp, #16
    7220:	bd70      	pop	{r4, r5, r6, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    7222:	a901      	add	r1, sp, #4
    7224:	300d      	adds	r0, #13
    7226:	4b37      	ldr	r3, [pc, #220]	; (7304 <setFrequency+0x110>)
    7228:	4798      	blx	r3
    722a:	0004      	movs	r4, r0
    722c:	2808      	cmp	r0, #8
    722e:	d001      	beq.n	7234 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    7230:	240a      	movs	r4, #10
    7232:	e7f3      	b.n	721c <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    7234:	ab02      	add	r3, sp, #8
    7236:	791d      	ldrb	r5, [r3, #4]
		if((((1 << RegParams.band) & ((ISM_EUBAND) | (1 << ISM_JPN923))) != 0))
    7238:	232e      	movs	r3, #46	; 0x2e
    723a:	4a33      	ldr	r2, [pc, #204]	; (7308 <setFrequency+0x114>)
    723c:	5cd2      	ldrb	r2, [r2, r3]
    723e:	3b0b      	subs	r3, #11
    7240:	4113      	asrs	r3, r2
    7242:	07db      	lsls	r3, r3, #31
    7244:	d445      	bmi.n	72d2 <setFrequency+0xde>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    7246:	006a      	lsls	r2, r5, #1
    7248:	1952      	adds	r2, r2, r5
    724a:	0090      	lsls	r0, r2, #2
    724c:	a902      	add	r1, sp, #8
    724e:	9d02      	ldr	r5, [sp, #8]
    7250:	4b2d      	ldr	r3, [pc, #180]	; (7308 <setFrequency+0x114>)
    7252:	7a1a      	ldrb	r2, [r3, #8]
    7254:	7a5e      	ldrb	r6, [r3, #9]
    7256:	0236      	lsls	r6, r6, #8
    7258:	4316      	orrs	r6, r2
    725a:	7a9a      	ldrb	r2, [r3, #10]
    725c:	0412      	lsls	r2, r2, #16
    725e:	4316      	orrs	r6, r2
    7260:	7ada      	ldrb	r2, [r3, #11]
    7262:	0612      	lsls	r2, r2, #24
    7264:	4332      	orrs	r2, r6
    7266:	5415      	strb	r5, [r2, r0]
    7268:	0a2e      	lsrs	r6, r5, #8
    726a:	1812      	adds	r2, r2, r0
    726c:	7056      	strb	r6, [r2, #1]
    726e:	0c2e      	lsrs	r6, r5, #16
    7270:	7096      	strb	r6, [r2, #2]
    7272:	0e2d      	lsrs	r5, r5, #24
    7274:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    7276:	7a1a      	ldrb	r2, [r3, #8]
    7278:	7a5d      	ldrb	r5, [r3, #9]
    727a:	022d      	lsls	r5, r5, #8
    727c:	4315      	orrs	r5, r2
    727e:	7a9a      	ldrb	r2, [r3, #10]
    7280:	0412      	lsls	r2, r2, #16
    7282:	4315      	orrs	r5, r2
    7284:	7ada      	ldrb	r2, [r3, #11]
    7286:	0612      	lsls	r2, r2, #24
    7288:	432a      	orrs	r2, r5
    728a:	1812      	adds	r2, r2, r0
    728c:	780d      	ldrb	r5, [r1, #0]
    728e:	7115      	strb	r5, [r2, #4]
    7290:	784d      	ldrb	r5, [r1, #1]
    7292:	7155      	strb	r5, [r2, #5]
    7294:	788d      	ldrb	r5, [r1, #2]
    7296:	7195      	strb	r5, [r2, #6]
    7298:	78c9      	ldrb	r1, [r1, #3]
    729a:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    729c:	7a1a      	ldrb	r2, [r3, #8]
    729e:	7a59      	ldrb	r1, [r3, #9]
    72a0:	0209      	lsls	r1, r1, #8
    72a2:	4311      	orrs	r1, r2
    72a4:	7a9a      	ldrb	r2, [r3, #10]
    72a6:	0412      	lsls	r2, r2, #16
    72a8:	4311      	orrs	r1, r2
    72aa:	7ada      	ldrb	r2, [r3, #11]
    72ac:	0612      	lsls	r2, r2, #24
    72ae:	430a      	orrs	r2, r1
    72b0:	1812      	adds	r2, r2, r0
    72b2:	7ad1      	ldrb	r1, [r2, #11]
    72b4:	2001      	movs	r0, #1
    72b6:	4301      	orrs	r1, r0
    72b8:	72d1      	strb	r1, [r2, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    72ba:	2284      	movs	r2, #132	; 0x84
    72bc:	0092      	lsls	r2, r2, #2
    72be:	5c9a      	ldrb	r2, [r3, r2]
    72c0:	4912      	ldr	r1, [pc, #72]	; (730c <setFrequency+0x118>)
    72c2:	5c58      	ldrb	r0, [r3, r1]
    72c4:	0200      	lsls	r0, r0, #8
    72c6:	4310      	orrs	r0, r2
    72c8:	b2c1      	uxtb	r1, r0
    72ca:	0a00      	lsrs	r0, r0, #8
    72cc:	4b10      	ldr	r3, [pc, #64]	; (7310 <setFrequency+0x11c>)
    72ce:	4798      	blx	r3
    72d0:	e7a4      	b.n	721c <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    72d2:	4a0d      	ldr	r2, [pc, #52]	; (7308 <setFrequency+0x114>)
    72d4:	7a16      	ldrb	r6, [r2, #8]
    72d6:	7a53      	ldrb	r3, [r2, #9]
    72d8:	021b      	lsls	r3, r3, #8
    72da:	4333      	orrs	r3, r6
    72dc:	7a96      	ldrb	r6, [r2, #10]
    72de:	0436      	lsls	r6, r6, #16
    72e0:	4333      	orrs	r3, r6
    72e2:	7ad6      	ldrb	r6, [r2, #11]
    72e4:	0636      	lsls	r6, r6, #24
    72e6:	431e      	orrs	r6, r3
    72e8:	006b      	lsls	r3, r5, #1
    72ea:	195b      	adds	r3, r3, r5
    72ec:	009b      	lsls	r3, r3, #2
    72ee:	18f6      	adds	r6, r6, r3
    72f0:	9802      	ldr	r0, [sp, #8]
    72f2:	4b08      	ldr	r3, [pc, #32]	; (7314 <setFrequency+0x120>)
    72f4:	4798      	blx	r3
    72f6:	7230      	strb	r0, [r6, #8]
    72f8:	e7a5      	b.n	7246 <setFrequency+0x52>
    72fa:	46c0      	nop			; (mov r8, r8)
    72fc:	00015bd5 	.word	0x00015bd5
    7300:	20000d88 	.word	0x20000d88
    7304:	00005c01 	.word	0x00005c01
    7308:	20001350 	.word	0x20001350
    730c:	00000211 	.word	0x00000211
    7310:	0000a0e1 	.word	0x0000a0e1
    7314:	00005eb5 	.word	0x00005eb5

00007318 <setDutyCycle>:
{
    7318:	b570      	push	{r4, r5, r6, lr}
    731a:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    731c:	ac01      	add	r4, sp, #4
    731e:	2204      	movs	r2, #4
    7320:	0020      	movs	r0, r4
    7322:	4b2d      	ldr	r3, [pc, #180]	; (73d8 <setDutyCycle+0xc0>)
    7324:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    7326:	78a5      	ldrb	r5, [r4, #2]
    7328:	466b      	mov	r3, sp
    732a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    732c:	2301      	movs	r3, #1
    732e:	466a      	mov	r2, sp
    7330:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    7332:	4669      	mov	r1, sp
    7334:	2015      	movs	r0, #21
    7336:	4b29      	ldr	r3, [pc, #164]	; (73dc <setDutyCycle+0xc4>)
    7338:	4798      	blx	r3
    733a:	0004      	movs	r4, r0
    733c:	2808      	cmp	r0, #8
    733e:	d003      	beq.n	7348 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    7340:	240a      	movs	r4, #10
}
    7342:	0020      	movs	r0, r4
    7344:	b002      	add	sp, #8
    7346:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    7348:	0069      	lsls	r1, r5, #1
    734a:	1949      	adds	r1, r1, r5
    734c:	0089      	lsls	r1, r1, #2
    734e:	4b24      	ldr	r3, [pc, #144]	; (73e0 <setDutyCycle+0xc8>)
    7350:	7a1a      	ldrb	r2, [r3, #8]
    7352:	7a58      	ldrb	r0, [r3, #9]
    7354:	0200      	lsls	r0, r0, #8
    7356:	4310      	orrs	r0, r2
    7358:	7a9a      	ldrb	r2, [r3, #10]
    735a:	0412      	lsls	r2, r2, #16
    735c:	4310      	orrs	r0, r2
    735e:	7ada      	ldrb	r2, [r3, #11]
    7360:	0612      	lsls	r2, r2, #24
    7362:	4302      	orrs	r2, r0
    7364:	1852      	adds	r2, r2, r1
    7366:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    7368:	0028      	movs	r0, r5
    736a:	30d4      	adds	r0, #212	; 0xd4
    736c:	0040      	lsls	r0, r0, #1
    736e:	aa01      	add	r2, sp, #4
    7370:	1818      	adds	r0, r3, r0
    7372:	7816      	ldrb	r6, [r2, #0]
    7374:	7146      	strb	r6, [r0, #5]
    7376:	7852      	ldrb	r2, [r2, #1]
    7378:	7182      	strb	r2, [r0, #6]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    737a:	7b18      	ldrb	r0, [r3, #12]
    737c:	7b5a      	ldrb	r2, [r3, #13]
    737e:	0212      	lsls	r2, r2, #8
    7380:	4302      	orrs	r2, r0
    7382:	7b98      	ldrb	r0, [r3, #14]
    7384:	0400      	lsls	r0, r0, #16
    7386:	4302      	orrs	r2, r0
    7388:	7bd8      	ldrb	r0, [r3, #15]
    738a:	0600      	lsls	r0, r0, #24
    738c:	4310      	orrs	r0, r2
    738e:	006a      	lsls	r2, r5, #1
    7390:	1952      	adds	r2, r2, r5
    7392:	0092      	lsls	r2, r2, #2
    7394:	1812      	adds	r2, r2, r0
    7396:	2000      	movs	r0, #0
    7398:	7210      	strb	r0, [r2, #8]
    739a:	7250      	strb	r0, [r2, #9]
    739c:	7290      	strb	r0, [r2, #10]
    739e:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    73a0:	7a1d      	ldrb	r5, [r3, #8]
    73a2:	7a5a      	ldrb	r2, [r3, #9]
    73a4:	0212      	lsls	r2, r2, #8
    73a6:	432a      	orrs	r2, r5
    73a8:	7a9d      	ldrb	r5, [r3, #10]
    73aa:	042d      	lsls	r5, r5, #16
    73ac:	432a      	orrs	r2, r5
    73ae:	7add      	ldrb	r5, [r3, #11]
    73b0:	062d      	lsls	r5, r5, #24
    73b2:	4315      	orrs	r5, r2
    73b4:	186d      	adds	r5, r5, r1
    73b6:	7aea      	ldrb	r2, [r5, #11]
    73b8:	2104      	movs	r1, #4
    73ba:	430a      	orrs	r2, r1
    73bc:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    73be:	2284      	movs	r2, #132	; 0x84
    73c0:	0092      	lsls	r2, r2, #2
    73c2:	5c9a      	ldrb	r2, [r3, r2]
    73c4:	4907      	ldr	r1, [pc, #28]	; (73e4 <setDutyCycle+0xcc>)
    73c6:	5c58      	ldrb	r0, [r3, r1]
    73c8:	0200      	lsls	r0, r0, #8
    73ca:	4310      	orrs	r0, r2
    73cc:	b2c1      	uxtb	r1, r0
    73ce:	0a00      	lsrs	r0, r0, #8
    73d0:	4b05      	ldr	r3, [pc, #20]	; (73e8 <setDutyCycle+0xd0>)
    73d2:	4798      	blx	r3
    73d4:	e7b5      	b.n	7342 <setDutyCycle+0x2a>
    73d6:	46c0      	nop			; (mov r8, r8)
    73d8:	00015bd5 	.word	0x00015bd5
    73dc:	00005c01 	.word	0x00005c01
    73e0:	20001350 	.word	0x20001350
    73e4:	00000211 	.word	0x00000211
    73e8:	0000a0e1 	.word	0x0000a0e1

000073ec <SearchAvailableChannel2>:
{
    73ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    73ee:	46de      	mov	lr, fp
    73f0:	4657      	mov	r7, sl
    73f2:	464e      	mov	r6, r9
    73f4:	4645      	mov	r5, r8
    73f6:	b5e0      	push	{r5, r6, r7, lr}
    73f8:	b087      	sub	sp, #28
    73fa:	af00      	add	r7, sp, #0
    73fc:	0004      	movs	r4, r0
    73fe:	4688      	mov	r8, r1
    7400:	60f9      	str	r1, [r7, #12]
    7402:	0015      	movs	r5, r2
    7404:	607b      	str	r3, [r7, #4]
	uint8_t ChList[maxChannels];
    7406:	1dc3      	adds	r3, r0, #7
    7408:	08db      	lsrs	r3, r3, #3
    740a:	00db      	lsls	r3, r3, #3
    740c:	466a      	mov	r2, sp
    740e:	1ad3      	subs	r3, r2, r3
    7410:	469d      	mov	sp, r3
    7412:	613b      	str	r3, [r7, #16]
	memset(ChList, 0, sizeof(ChList));
    7414:	0002      	movs	r2, r0
    7416:	2100      	movs	r1, #0
    7418:	4668      	mov	r0, sp
    741a:	4b5c      	ldr	r3, [pc, #368]	; (758c <SearchAvailableChannel2+0x1a0>)
    741c:	4798      	blx	r3
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    741e:	232e      	movs	r3, #46	; 0x2e
    7420:	4a5b      	ldr	r2, [pc, #364]	; (7590 <SearchAvailableChannel2+0x1a4>)
    7422:	5cd6      	ldrb	r6, [r2, r3]
    if(transmissionType == false)
    7424:	4643      	mov	r3, r8
    7426:	2b00      	cmp	r3, #0
    7428:	d148      	bne.n	74bc <SearchAvailableChannel2+0xd0>
	    if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    742a:	3320      	adds	r3, #32
    742c:	5cd3      	ldrb	r3, [r2, r3]
    742e:	069b      	lsls	r3, r3, #26
    7430:	d431      	bmi.n	7496 <SearchAvailableChannel2+0xaa>
		result = LORAWAN_NO_CHANNELS_FOUND;
    7432:	2010      	movs	r0, #16
	for (i = 0; i < maxChannels; i++)
    7434:	2c00      	cmp	r4, #0
    7436:	d100      	bne.n	743a <SearchAvailableChannel2+0x4e>
    7438:	e093      	b.n	7562 <SearchAvailableChannel2+0x176>
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    743a:	4b56      	ldr	r3, [pc, #344]	; (7594 <SearchAvailableChannel2+0x1a8>)
    743c:	4133      	asrs	r3, r6
    743e:	2201      	movs	r2, #1
    7440:	401a      	ands	r2, r3
    7442:	4690      	mov	r8, r2
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    7444:	4b52      	ldr	r3, [pc, #328]	; (7590 <SearchAvailableChannel2+0x1a4>)
    7446:	7b19      	ldrb	r1, [r3, #12]
    7448:	7b5a      	ldrb	r2, [r3, #13]
    744a:	0212      	lsls	r2, r2, #8
    744c:	4311      	orrs	r1, r2
    744e:	7b9a      	ldrb	r2, [r3, #14]
    7450:	0412      	lsls	r2, r2, #16
    7452:	430a      	orrs	r2, r1
    7454:	7bd9      	ldrb	r1, [r3, #15]
    7456:	0609      	lsls	r1, r1, #24
    7458:	4311      	orrs	r1, r2
    745a:	468c      	mov	ip, r1
    745c:	7a18      	ldrb	r0, [r3, #8]
    745e:	7a5a      	ldrb	r2, [r3, #9]
    7460:	0212      	lsls	r2, r2, #8
    7462:	4302      	orrs	r2, r0
    7464:	7a98      	ldrb	r0, [r3, #10]
    7466:	0400      	lsls	r0, r0, #16
    7468:	4302      	orrs	r2, r0
    746a:	7ad8      	ldrb	r0, [r3, #11]
    746c:	0600      	lsls	r0, r0, #24
    746e:	4310      	orrs	r0, r2
			if ((RegParams.pChParams[i].status == ENABLED) &&
    7470:	791a      	ldrb	r2, [r3, #4]
    7472:	7959      	ldrb	r1, [r3, #5]
    7474:	0209      	lsls	r1, r1, #8
    7476:	4311      	orrs	r1, r2
    7478:	799a      	ldrb	r2, [r3, #6]
    747a:	0412      	lsls	r2, r2, #16
    747c:	4311      	orrs	r1, r2
    747e:	79da      	ldrb	r2, [r3, #7]
    7480:	0612      	lsls	r2, r2, #24
    7482:	430a      	orrs	r2, r1
    7484:	0006      	movs	r6, r0
    7486:	3608      	adds	r6, #8
    7488:	3009      	adds	r0, #9
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    748a:	2300      	movs	r3, #0
    748c:	617b      	str	r3, [r7, #20]
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    748e:	46aa      	mov	sl, r5
    7490:	46a9      	mov	r9, r5
    7492:	0025      	movs	r5, r4
    7494:	e036      	b.n	7504 <SearchAvailableChannel2+0x118>
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    7496:	0011      	movs	r1, r2
    7498:	7d13      	ldrb	r3, [r2, #20]
    749a:	7d52      	ldrb	r2, [r2, #21]
    749c:	0212      	lsls	r2, r2, #8
    749e:	431a      	orrs	r2, r3
    74a0:	7d8b      	ldrb	r3, [r1, #22]
    74a2:	041b      	lsls	r3, r3, #16
    74a4:	431a      	orrs	r2, r3
    74a6:	7dcb      	ldrb	r3, [r1, #23]
    74a8:	061b      	lsls	r3, r3, #24
    74aa:	4313      	orrs	r3, r2
    74ac:	7a18      	ldrb	r0, [r3, #8]
    74ae:	4b3a      	ldr	r3, [pc, #232]	; (7598 <SearchAvailableChannel2+0x1ac>)
    74b0:	4798      	blx	r3
    74b2:	0003      	movs	r3, r0
			    return LORAWAN_NO_CHANNELS_FOUND;
    74b4:	2010      	movs	r0, #16
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    74b6:	2b00      	cmp	r3, #0
    74b8:	d0bb      	beq.n	7432 <SearchAvailableChannel2+0x46>
    74ba:	e052      	b.n	7562 <SearchAvailableChannel2+0x176>
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    74bc:	4934      	ldr	r1, [pc, #208]	; (7590 <SearchAvailableChannel2+0x1a4>)
    74be:	23ba      	movs	r3, #186	; 0xba
    74c0:	33ff      	adds	r3, #255	; 0xff
    74c2:	5ccb      	ldrb	r3, [r1, r3]
    74c4:	22dd      	movs	r2, #221	; 0xdd
    74c6:	0052      	lsls	r2, r2, #1
    74c8:	5c8a      	ldrb	r2, [r1, r2]
    74ca:	0212      	lsls	r2, r2, #8
    74cc:	431a      	orrs	r2, r3
    74ce:	23bc      	movs	r3, #188	; 0xbc
    74d0:	33ff      	adds	r3, #255	; 0xff
    74d2:	5ccb      	ldrb	r3, [r1, r3]
    74d4:	041b      	lsls	r3, r3, #16
    74d6:	431a      	orrs	r2, r3
    74d8:	23de      	movs	r3, #222	; 0xde
    74da:	005b      	lsls	r3, r3, #1
    74dc:	5ccb      	ldrb	r3, [r1, r3]
    74de:	061b      	lsls	r3, r3, #24
    74e0:	4313      	orrs	r3, r2
		    return LORAWAN_NO_CHANNELS_FOUND;
    74e2:	2010      	movs	r0, #16
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    74e4:	2b00      	cmp	r3, #0
    74e6:	d0a4      	beq.n	7432 <SearchAvailableChannel2+0x46>
    74e8:	e03b      	b.n	7562 <SearchAvailableChannel2+0x176>
					ChList[num] = i;
    74ea:	693c      	ldr	r4, [r7, #16]
    74ec:	6979      	ldr	r1, [r7, #20]
    74ee:	5463      	strb	r3, [r4, r1]
					num++;
    74f0:	3101      	adds	r1, #1
    74f2:	b2c9      	uxtb	r1, r1
    74f4:	6179      	str	r1, [r7, #20]
	for (i = 0; i < maxChannels; i++)
    74f6:	3301      	adds	r3, #1
    74f8:	b2db      	uxtb	r3, r3
    74fa:	3202      	adds	r2, #2
    74fc:	360c      	adds	r6, #12
    74fe:	300c      	adds	r0, #12
    7500:	429d      	cmp	r5, r3
    7502:	d02a      	beq.n	755a <SearchAvailableChannel2+0x16e>
			if ((RegParams.pChParams[i].status == ENABLED) &&
    7504:	7811      	ldrb	r1, [r2, #0]
    7506:	2900      	cmp	r1, #0
    7508:	d0f5      	beq.n	74f6 <SearchAvailableChannel2+0x10a>
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    750a:	7851      	ldrb	r1, [r2, #1]
    750c:	0709      	lsls	r1, r1, #28
    750e:	0f09      	lsrs	r1, r1, #28
			if ((RegParams.pChParams[i].status == ENABLED) &&
    7510:	4589      	cmp	r9, r1
    7512:	dbf0      	blt.n	74f6 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    7514:	7851      	ldrb	r1, [r2, #1]
    7516:	0909      	lsrs	r1, r1, #4
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    7518:	458a      	cmp	sl, r1
    751a:	dcec      	bgt.n	74f6 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    751c:	4641      	mov	r1, r8
    751e:	2900      	cmp	r1, #0
    7520:	d014      	beq.n	754c <SearchAvailableChannel2+0x160>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    7522:	7834      	ldrb	r4, [r6, #0]
    7524:	0061      	lsls	r1, r4, #1
    7526:	1909      	adds	r1, r1, r4
    7528:	0089      	lsls	r1, r1, #2
    752a:	4461      	add	r1, ip
    752c:	7a0c      	ldrb	r4, [r1, #8]
    752e:	46a3      	mov	fp, r4
    7530:	60b9      	str	r1, [r7, #8]
    7532:	7a4c      	ldrb	r4, [r1, #9]
    7534:	0224      	lsls	r4, r4, #8
    7536:	4659      	mov	r1, fp
    7538:	430c      	orrs	r4, r1
    753a:	68b9      	ldr	r1, [r7, #8]
    753c:	7a89      	ldrb	r1, [r1, #10]
    753e:	0409      	lsls	r1, r1, #16
    7540:	430c      	orrs	r4, r1
    7542:	68b9      	ldr	r1, [r7, #8]
    7544:	7ac9      	ldrb	r1, [r1, #11]
    7546:	0609      	lsls	r1, r1, #24
    7548:	4321      	orrs	r1, r4
    754a:	d1d4      	bne.n	74f6 <SearchAvailableChannel2+0x10a>
				if(((transmissionType == 0)  && (RegParams.pOtherChParams[i].joinRequestChannel == 1)) || (transmissionType != 0)) 
    754c:	68f9      	ldr	r1, [r7, #12]
    754e:	2900      	cmp	r1, #0
    7550:	d1cb      	bne.n	74ea <SearchAvailableChannel2+0xfe>
    7552:	7801      	ldrb	r1, [r0, #0]
    7554:	2900      	cmp	r1, #0
    7556:	d0ce      	beq.n	74f6 <SearchAvailableChannel2+0x10a>
    7558:	e7c7      	b.n	74ea <SearchAvailableChannel2+0xfe>
		result = LORAWAN_NO_CHANNELS_FOUND;
    755a:	2010      	movs	r0, #16
	if(0 != num)
    755c:	697c      	ldr	r4, [r7, #20]
    755e:	2c00      	cmp	r4, #0
    7560:	d107      	bne.n	7572 <SearchAvailableChannel2+0x186>
}
    7562:	46bd      	mov	sp, r7
    7564:	b007      	add	sp, #28
    7566:	bc3c      	pop	{r2, r3, r4, r5}
    7568:	4690      	mov	r8, r2
    756a:	4699      	mov	r9, r3
    756c:	46a2      	mov	sl, r4
    756e:	46ab      	mov	fp, r5
    7570:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    7572:	4b0a      	ldr	r3, [pc, #40]	; (759c <SearchAvailableChannel2+0x1b0>)
    7574:	4798      	blx	r3
    7576:	0021      	movs	r1, r4
    7578:	4b09      	ldr	r3, [pc, #36]	; (75a0 <SearchAvailableChannel2+0x1b4>)
    757a:	4798      	blx	r3
		*channelIndex = ChList[randomNumber];
    757c:	23ff      	movs	r3, #255	; 0xff
    757e:	4019      	ands	r1, r3
    7580:	693b      	ldr	r3, [r7, #16]
    7582:	5c5b      	ldrb	r3, [r3, r1]
    7584:	687a      	ldr	r2, [r7, #4]
    7586:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7588:	2008      	movs	r0, #8
    758a:	e7ea      	b.n	7562 <SearchAvailableChannel2+0x176>
    758c:	00015cf9 	.word	0x00015cf9
    7590:	20001350 	.word	0x20001350
    7594:	00007fe3 	.word	0x00007fe3
    7598:	0000b04d 	.word	0x0000b04d
    759c:	00015e99 	.word	0x00015e99
    75a0:	00012705 	.word	0x00012705

000075a4 <LORAREG_GetAttr_FreeChannel2>:
{
    75a4:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    75a6:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    75a8:	202a      	movs	r0, #42	; 0x2a
    75aa:	4d07      	ldr	r5, [pc, #28]	; (75c8 <LORAREG_GetAttr_FreeChannel2+0x24>)
    75ac:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    75ae:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    75b0:	42ac      	cmp	r4, r5
    75b2:	dd00      	ble.n	75b6 <LORAREG_GetAttr_FreeChannel2+0x12>
}
    75b4:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    75b6:	7888      	ldrb	r0, [r1, #2]
    75b8:	7809      	ldrb	r1, [r1, #0]
    75ba:	0013      	movs	r3, r2
    75bc:	0002      	movs	r2, r0
    75be:	0020      	movs	r0, r4
    75c0:	4c02      	ldr	r4, [pc, #8]	; (75cc <LORAREG_GetAttr_FreeChannel2+0x28>)
    75c2:	47a0      	blx	r4
	return result;
    75c4:	e7f6      	b.n	75b4 <LORAREG_GetAttr_FreeChannel2+0x10>
    75c6:	46c0      	nop			; (mov r8, r8)
    75c8:	20001350 	.word	0x20001350
    75cc:	000073ed 	.word	0x000073ed

000075d0 <setJoinBackoffCntl>:
{   
    75d0:	b500      	push	{lr}
    75d2:	b083      	sub	sp, #12
	memcpy(&joinbackoffcntl,attrInput,sizeof(bool));
    75d4:	780b      	ldrb	r3, [r1, #0]
    75d6:	466a      	mov	r2, sp
    75d8:	71d3      	strb	r3, [r2, #7]
	if(joinbackoffcntl == false)
    75da:	2b00      	cmp	r3, #0
    75dc:	d145      	bne.n	766a <setJoinBackoffCntl+0x9a>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    75de:	3320      	adds	r3, #32
    75e0:	4a26      	ldr	r2, [pc, #152]	; (767c <setJoinBackoffCntl+0xac>)
    75e2:	5cd3      	ldrb	r3, [r2, r3]
    75e4:	069a      	lsls	r2, r3, #26
    75e6:	d546      	bpl.n	7676 <setJoinBackoffCntl+0xa6>
			RegParams.FeaturesSupport &= ~JOIN_BACKOFF_SUPPORT;
    75e8:	4924      	ldr	r1, [pc, #144]	; (767c <setJoinBackoffCntl+0xac>)
    75ea:	2220      	movs	r2, #32
    75ec:	4393      	bics	r3, r2
    75ee:	548b      	strb	r3, [r1, r2]
			if (SwTimerIsRunning(RegParams.pJoinBackoffTimer->timerId))
    75f0:	7e0b      	ldrb	r3, [r1, #24]
    75f2:	7e4a      	ldrb	r2, [r1, #25]
    75f4:	0212      	lsls	r2, r2, #8
    75f6:	431a      	orrs	r2, r3
    75f8:	7e8b      	ldrb	r3, [r1, #26]
    75fa:	041b      	lsls	r3, r3, #16
    75fc:	431a      	orrs	r2, r3
    75fe:	7ecb      	ldrb	r3, [r1, #27]
    7600:	061b      	lsls	r3, r3, #24
    7602:	4313      	orrs	r3, r2
    7604:	7818      	ldrb	r0, [r3, #0]
    7606:	4b1e      	ldr	r3, [pc, #120]	; (7680 <setJoinBackoffCntl+0xb0>)
    7608:	4798      	blx	r3
    760a:	2800      	cmp	r0, #0
    760c:	d11e      	bne.n	764c <setJoinBackoffCntl+0x7c>
			if (SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    760e:	491b      	ldr	r1, [pc, #108]	; (767c <setJoinBackoffCntl+0xac>)
    7610:	7d0b      	ldrb	r3, [r1, #20]
    7612:	7d4a      	ldrb	r2, [r1, #21]
    7614:	0212      	lsls	r2, r2, #8
    7616:	431a      	orrs	r2, r3
    7618:	7d8b      	ldrb	r3, [r1, #22]
    761a:	041b      	lsls	r3, r3, #16
    761c:	431a      	orrs	r2, r3
    761e:	7dcb      	ldrb	r3, [r1, #23]
    7620:	061b      	lsls	r3, r3, #24
    7622:	4313      	orrs	r3, r2
    7624:	7a18      	ldrb	r0, [r3, #8]
    7626:	4b16      	ldr	r3, [pc, #88]	; (7680 <setJoinBackoffCntl+0xb0>)
    7628:	4798      	blx	r3
    762a:	2800      	cmp	r0, #0
    762c:	d023      	beq.n	7676 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    762e:	4913      	ldr	r1, [pc, #76]	; (767c <setJoinBackoffCntl+0xac>)
    7630:	7d0b      	ldrb	r3, [r1, #20]
    7632:	7d4a      	ldrb	r2, [r1, #21]
    7634:	0212      	lsls	r2, r2, #8
    7636:	431a      	orrs	r2, r3
    7638:	7d8b      	ldrb	r3, [r1, #22]
    763a:	041b      	lsls	r3, r3, #16
    763c:	431a      	orrs	r2, r3
    763e:	7dcb      	ldrb	r3, [r1, #23]
    7640:	061b      	lsls	r3, r3, #24
    7642:	4313      	orrs	r3, r2
    7644:	7a18      	ldrb	r0, [r3, #8]
    7646:	4b0f      	ldr	r3, [pc, #60]	; (7684 <setJoinBackoffCntl+0xb4>)
    7648:	4798      	blx	r3
    764a:	e014      	b.n	7676 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    764c:	490b      	ldr	r1, [pc, #44]	; (767c <setJoinBackoffCntl+0xac>)
    764e:	7e0b      	ldrb	r3, [r1, #24]
    7650:	7e4a      	ldrb	r2, [r1, #25]
    7652:	0212      	lsls	r2, r2, #8
    7654:	431a      	orrs	r2, r3
    7656:	7e8b      	ldrb	r3, [r1, #26]
    7658:	041b      	lsls	r3, r3, #16
    765a:	431a      	orrs	r2, r3
    765c:	7ecb      	ldrb	r3, [r1, #27]
    765e:	061b      	lsls	r3, r3, #24
    7660:	4313      	orrs	r3, r2
    7662:	7818      	ldrb	r0, [r3, #0]
    7664:	4b07      	ldr	r3, [pc, #28]	; (7684 <setJoinBackoffCntl+0xb4>)
    7666:	4798      	blx	r3
    7668:	e7d1      	b.n	760e <setJoinBackoffCntl+0x3e>
		RegParams.FeaturesSupport |= JOIN_BACKOFF_SUPPORT;
    766a:	4904      	ldr	r1, [pc, #16]	; (767c <setJoinBackoffCntl+0xac>)
    766c:	2220      	movs	r2, #32
    766e:	5c8b      	ldrb	r3, [r1, r2]
    7670:	2020      	movs	r0, #32
    7672:	4303      	orrs	r3, r0
    7674:	548b      	strb	r3, [r1, r2]
}
    7676:	2008      	movs	r0, #8
    7678:	b003      	add	sp, #12
    767a:	bd00      	pop	{pc}
    767c:	20001350 	.word	0x20001350
    7680:	0000b04d 	.word	0x0000b04d
    7684:	0000b1cd 	.word	0x0000b1cd

00007688 <setJoinBackOffTimer>:
{
    7688:	b510      	push	{r4, lr}
    768a:	b084      	sub	sp, #16
	memcpy(&startJoinBackOffTimer,attrInput,sizeof(bool));
    768c:	780b      	ldrb	r3, [r1, #0]
    768e:	220f      	movs	r2, #15
    7690:	446a      	add	r2, sp
    7692:	7013      	strb	r3, [r2, #0]
	if(startJoinBackOffTimer == true)
    7694:	2b00      	cmp	r3, #0
    7696:	d113      	bne.n	76c0 <setJoinBackOffTimer+0x38>
		SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    7698:	4c13      	ldr	r4, [pc, #76]	; (76e8 <setJoinBackOffTimer+0x60>)
    769a:	7e23      	ldrb	r3, [r4, #24]
    769c:	7e62      	ldrb	r2, [r4, #25]
    769e:	0212      	lsls	r2, r2, #8
    76a0:	431a      	orrs	r2, r3
    76a2:	7ea3      	ldrb	r3, [r4, #26]
    76a4:	041b      	lsls	r3, r3, #16
    76a6:	431a      	orrs	r2, r3
    76a8:	7ee3      	ldrb	r3, [r4, #27]
    76aa:	061b      	lsls	r3, r3, #24
    76ac:	4313      	orrs	r3, r2
    76ae:	7818      	ldrb	r0, [r3, #0]
    76b0:	4b0e      	ldr	r3, [pc, #56]	; (76ec <setJoinBackOffTimer+0x64>)
    76b2:	4798      	blx	r3
		RegParams.joinbccount = 0;
    76b4:	2200      	movs	r2, #0
    76b6:	2342      	movs	r3, #66	; 0x42
    76b8:	54e2      	strb	r2, [r4, r3]
}
    76ba:	2008      	movs	r0, #8
    76bc:	b004      	add	sp, #16
    76be:	bd10      	pop	{r4, pc}
		SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    76c0:	4909      	ldr	r1, [pc, #36]	; (76e8 <setJoinBackOffTimer+0x60>)
    76c2:	7e0b      	ldrb	r3, [r1, #24]
    76c4:	7e4a      	ldrb	r2, [r1, #25]
    76c6:	0212      	lsls	r2, r2, #8
    76c8:	431a      	orrs	r2, r3
    76ca:	7e8b      	ldrb	r3, [r1, #26]
    76cc:	041b      	lsls	r3, r3, #16
    76ce:	431a      	orrs	r2, r3
    76d0:	7ecb      	ldrb	r3, [r1, #27]
    76d2:	061b      	lsls	r3, r3, #24
    76d4:	4313      	orrs	r3, r2
    76d6:	7818      	ldrb	r0, [r3, #0]
    76d8:	2300      	movs	r3, #0
    76da:	9300      	str	r3, [sp, #0]
    76dc:	4b04      	ldr	r3, [pc, #16]	; (76f0 <setJoinBackOffTimer+0x68>)
    76de:	2200      	movs	r2, #0
    76e0:	4904      	ldr	r1, [pc, #16]	; (76f4 <setJoinBackOffTimer+0x6c>)
    76e2:	4c05      	ldr	r4, [pc, #20]	; (76f8 <setJoinBackOffTimer+0x70>)
    76e4:	47a0      	blx	r4
    76e6:	e7e8      	b.n	76ba <setJoinBackOffTimer+0x32>
    76e8:	20001350 	.word	0x20001350
    76ec:	0000b1cd 	.word	0x0000b1cd
    76f0:	00008309 	.word	0x00008309
    76f4:	6b49d200 	.word	0x6b49d200
    76f8:	0000aeb5 	.word	0x0000aeb5

000076fc <setJoinDutyCycleTimer>:
{
    76fc:	b530      	push	{r4, r5, lr}
    76fe:	b085      	sub	sp, #20
	memcpy(&UpdateJoinDutyCycleTimer,attrInput,sizeof(UpdateJoinDutyCycleTimer_t));
    7700:	ac02      	add	r4, sp, #8
    7702:	2208      	movs	r2, #8
    7704:	0020      	movs	r0, r4
    7706:	4b93      	ldr	r3, [pc, #588]	; (7954 <setJoinDutyCycleTimer+0x258>)
    7708:	4798      	blx	r3
	if(UpdateJoinDutyCycleTimer.startJoinDutyCycleTimer == true)
    770a:	7923      	ldrb	r3, [r4, #4]
    770c:	2b00      	cmp	r3, #0
    770e:	d100      	bne.n	7712 <setJoinDutyCycleTimer+0x16>
    7710:	e0f8      	b.n	7904 <setJoinDutyCycleTimer+0x208>
			if(RegParams.joinbccount < AGGREGATEDTIME_1HR)
    7712:	2342      	movs	r3, #66	; 0x42
    7714:	4a90      	ldr	r2, [pc, #576]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    7716:	5cd3      	ldrb	r3, [r2, r3]
    7718:	2b01      	cmp	r3, #1
    771a:	d800      	bhi.n	771e <setJoinDutyCycleTimer+0x22>
    771c:	e081      	b.n	7822 <setJoinDutyCycleTimer+0x126>
			else if (RegParams.joinbccount < AGGREGATEDTIME_10HR)
    771e:	2b13      	cmp	r3, #19
    7720:	d900      	bls.n	7724 <setJoinDutyCycleTimer+0x28>
    7722:	e08d      	b.n	7840 <setJoinDutyCycleTimer+0x144>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_10HR - 1);
    7724:	4b8d      	ldr	r3, [pc, #564]	; (795c <setJoinDutyCycleTimer+0x260>)
    7726:	9a02      	ldr	r2, [sp, #8]
    7728:	4353      	muls	r3, r2
    772a:	4a8b      	ldr	r2, [pc, #556]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    772c:	323e      	adds	r2, #62	; 0x3e
    772e:	7013      	strb	r3, [r2, #0]
    7730:	0a19      	lsrs	r1, r3, #8
    7732:	7051      	strb	r1, [r2, #1]
    7734:	0c19      	lsrs	r1, r3, #16
    7736:	7091      	strb	r1, [r2, #2]
    7738:	0e1b      	lsrs	r3, r3, #24
    773a:	70d3      	strb	r3, [r2, #3]
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    773c:	4986      	ldr	r1, [pc, #536]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    773e:	7d0b      	ldrb	r3, [r1, #20]
    7740:	7d4a      	ldrb	r2, [r1, #21]
    7742:	0212      	lsls	r2, r2, #8
    7744:	431a      	orrs	r2, r3
    7746:	7d8b      	ldrb	r3, [r1, #22]
    7748:	041b      	lsls	r3, r3, #16
    774a:	431a      	orrs	r2, r3
    774c:	7dcb      	ldrb	r3, [r1, #23]
    774e:	061b      	lsls	r3, r3, #24
    7750:	4313      	orrs	r3, r2
    7752:	7a18      	ldrb	r0, [r3, #8]
    7754:	4b82      	ldr	r3, [pc, #520]	; (7960 <setJoinDutyCycleTimer+0x264>)
    7756:	4798      	blx	r3
	uint32_t delta = 0,ticks;
    7758:	2400      	movs	r4, #0
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    775a:	2800      	cmp	r0, #0
    775c:	d17d      	bne.n	785a <setJoinDutyCycleTimer+0x15e>
		if(RegParams.joinDutyCycleTimeout != 0)
    775e:	4b7e      	ldr	r3, [pc, #504]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    7760:	213e      	movs	r1, #62	; 0x3e
    7762:	5c59      	ldrb	r1, [r3, r1]
    7764:	203f      	movs	r0, #63	; 0x3f
    7766:	5c18      	ldrb	r0, [r3, r0]
    7768:	0200      	lsls	r0, r0, #8
    776a:	4308      	orrs	r0, r1
    776c:	2140      	movs	r1, #64	; 0x40
    776e:	5c59      	ldrb	r1, [r3, r1]
    7770:	0409      	lsls	r1, r1, #16
    7772:	4308      	orrs	r0, r1
    7774:	2141      	movs	r1, #65	; 0x41
    7776:	5c59      	ldrb	r1, [r3, r1]
    7778:	0609      	lsls	r1, r1, #24
    777a:	4301      	orrs	r1, r0
    777c:	d100      	bne.n	7780 <setJoinDutyCycleTimer+0x84>
    777e:	e0e5      	b.n	794c <setJoinDutyCycleTimer+0x250>
			if(RegParams.joinDutyCycleTimeout > delta)
    7780:	428c      	cmp	r4, r1
    7782:	d300      	bcc.n	7786 <setJoinDutyCycleTimer+0x8a>
    7784:	e0b6      	b.n	78f4 <setJoinDutyCycleTimer+0x1f8>
				RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - delta;
    7786:	1b09      	subs	r1, r1, r4
    7788:	333e      	adds	r3, #62	; 0x3e
    778a:	7019      	strb	r1, [r3, #0]
    778c:	0a0a      	lsrs	r2, r1, #8
    778e:	705a      	strb	r2, [r3, #1]
    7790:	0c0a      	lsrs	r2, r1, #16
    7792:	709a      	strb	r2, [r3, #2]
    7794:	0e0a      	lsrs	r2, r1, #24
    7796:	70da      	strb	r2, [r3, #3]
				if(RegParams.joinDutyCycleTimeout > US_TO_MS(SWTIMER_MAX_TIMEOUT))
    7798:	4b72      	ldr	r3, [pc, #456]	; (7964 <setJoinDutyCycleTimer+0x268>)
    779a:	4299      	cmp	r1, r3
    779c:	d800      	bhi.n	77a0 <setJoinDutyCycleTimer+0xa4>
    779e:	e093      	b.n	78c8 <setJoinDutyCycleTimer+0x1cc>
					RegParams.pJoinDutyCycleTimer->remainingtime =RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT)) ;
    77a0:	4c6d      	ldr	r4, [pc, #436]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    77a2:	7d23      	ldrb	r3, [r4, #20]
    77a4:	7d62      	ldrb	r2, [r4, #21]
    77a6:	0212      	lsls	r2, r2, #8
    77a8:	431a      	orrs	r2, r3
    77aa:	7da3      	ldrb	r3, [r4, #22]
    77ac:	041b      	lsls	r3, r3, #16
    77ae:	431a      	orrs	r2, r3
    77b0:	7de3      	ldrb	r3, [r4, #23]
    77b2:	061b      	lsls	r3, r3, #24
    77b4:	4313      	orrs	r3, r2
    77b6:	4a6c      	ldr	r2, [pc, #432]	; (7968 <setJoinDutyCycleTimer+0x26c>)
    77b8:	4694      	mov	ip, r2
    77ba:	4461      	add	r1, ip
    77bc:	7119      	strb	r1, [r3, #4]
    77be:	0a0a      	lsrs	r2, r1, #8
    77c0:	715a      	strb	r2, [r3, #5]
    77c2:	0c0a      	lsrs	r2, r1, #16
    77c4:	719a      	strb	r2, [r3, #6]
    77c6:	0e09      	lsrs	r1, r1, #24
    77c8:	71d9      	strb	r1, [r3, #7]
					SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    77ca:	7d23      	ldrb	r3, [r4, #20]
    77cc:	7d62      	ldrb	r2, [r4, #21]
    77ce:	0212      	lsls	r2, r2, #8
    77d0:	431a      	orrs	r2, r3
    77d2:	7da3      	ldrb	r3, [r4, #22]
    77d4:	041b      	lsls	r3, r3, #16
    77d6:	431a      	orrs	r2, r3
    77d8:	7de3      	ldrb	r3, [r4, #23]
    77da:	061b      	lsls	r3, r3, #24
    77dc:	4313      	orrs	r3, r2
    77de:	7a18      	ldrb	r0, [r3, #8]
    77e0:	2300      	movs	r3, #0
    77e2:	9300      	str	r3, [sp, #0]
    77e4:	4b61      	ldr	r3, [pc, #388]	; (796c <setJoinDutyCycleTimer+0x270>)
    77e6:	2200      	movs	r2, #0
    77e8:	4961      	ldr	r1, [pc, #388]	; (7970 <setJoinDutyCycleTimer+0x274>)
    77ea:	4d62      	ldr	r5, [pc, #392]	; (7974 <setJoinDutyCycleTimer+0x278>)
    77ec:	47a8      	blx	r5
					RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT));
    77ee:	233e      	movs	r3, #62	; 0x3e
    77f0:	5ce3      	ldrb	r3, [r4, r3]
    77f2:	223f      	movs	r2, #63	; 0x3f
    77f4:	5ca2      	ldrb	r2, [r4, r2]
    77f6:	0212      	lsls	r2, r2, #8
    77f8:	431a      	orrs	r2, r3
    77fa:	2340      	movs	r3, #64	; 0x40
    77fc:	5ce3      	ldrb	r3, [r4, r3]
    77fe:	041b      	lsls	r3, r3, #16
    7800:	431a      	orrs	r2, r3
    7802:	2341      	movs	r3, #65	; 0x41
    7804:	5ce3      	ldrb	r3, [r4, r3]
    7806:	061b      	lsls	r3, r3, #24
    7808:	4313      	orrs	r3, r2
    780a:	4a57      	ldr	r2, [pc, #348]	; (7968 <setJoinDutyCycleTimer+0x26c>)
    780c:	4694      	mov	ip, r2
    780e:	4463      	add	r3, ip
    7810:	343e      	adds	r4, #62	; 0x3e
    7812:	7023      	strb	r3, [r4, #0]
    7814:	0a1a      	lsrs	r2, r3, #8
    7816:	7062      	strb	r2, [r4, #1]
    7818:	0c1a      	lsrs	r2, r3, #16
    781a:	70a2      	strb	r2, [r4, #2]
    781c:	0e1b      	lsrs	r3, r3, #24
    781e:	70e3      	strb	r3, [r4, #3]
    7820:	e094      	b.n	794c <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_1HR - 1);
    7822:	9a02      	ldr	r2, [sp, #8]
    7824:	0053      	lsls	r3, r2, #1
    7826:	189b      	adds	r3, r3, r2
    7828:	015a      	lsls	r2, r3, #5
    782a:	189b      	adds	r3, r3, r2
    782c:	4a4a      	ldr	r2, [pc, #296]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    782e:	323e      	adds	r2, #62	; 0x3e
    7830:	7013      	strb	r3, [r2, #0]
    7832:	0a19      	lsrs	r1, r3, #8
    7834:	7051      	strb	r1, [r2, #1]
    7836:	0c19      	lsrs	r1, r3, #16
    7838:	7091      	strb	r1, [r2, #2]
    783a:	0e1b      	lsrs	r3, r3, #24
    783c:	70d3      	strb	r3, [r2, #3]
    783e:	e77d      	b.n	773c <setJoinDutyCycleTimer+0x40>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_24HR - 1);
    7840:	4b4d      	ldr	r3, [pc, #308]	; (7978 <setJoinDutyCycleTimer+0x27c>)
    7842:	9a02      	ldr	r2, [sp, #8]
    7844:	4353      	muls	r3, r2
    7846:	4a44      	ldr	r2, [pc, #272]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    7848:	323e      	adds	r2, #62	; 0x3e
    784a:	7013      	strb	r3, [r2, #0]
    784c:	0a19      	lsrs	r1, r3, #8
    784e:	7051      	strb	r1, [r2, #1]
    7850:	0c19      	lsrs	r1, r3, #16
    7852:	7091      	strb	r1, [r2, #2]
    7854:	0e1b      	lsrs	r3, r3, #24
    7856:	70d3      	strb	r3, [r2, #3]
    7858:	e770      	b.n	773c <setJoinDutyCycleTimer+0x40>
			ticks = SwTimerReadValue(RegParams.pJoinDutyCycleTimer->timerId);
    785a:	4c3f      	ldr	r4, [pc, #252]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    785c:	7d23      	ldrb	r3, [r4, #20]
    785e:	7d62      	ldrb	r2, [r4, #21]
    7860:	0212      	lsls	r2, r2, #8
    7862:	431a      	orrs	r2, r3
    7864:	7da3      	ldrb	r3, [r4, #22]
    7866:	041b      	lsls	r3, r3, #16
    7868:	431a      	orrs	r2, r3
    786a:	7de3      	ldrb	r3, [r4, #23]
    786c:	061b      	lsls	r3, r3, #24
    786e:	4313      	orrs	r3, r2
    7870:	7a18      	ldrb	r0, [r3, #8]
    7872:	4b42      	ldr	r3, [pc, #264]	; (797c <setJoinDutyCycleTimer+0x280>)
    7874:	4798      	blx	r3
    7876:	0005      	movs	r5, r0
			SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    7878:	7d23      	ldrb	r3, [r4, #20]
    787a:	7d62      	ldrb	r2, [r4, #21]
    787c:	0212      	lsls	r2, r2, #8
    787e:	431a      	orrs	r2, r3
    7880:	7da3      	ldrb	r3, [r4, #22]
    7882:	041b      	lsls	r3, r3, #16
    7884:	431a      	orrs	r2, r3
    7886:	7de3      	ldrb	r3, [r4, #23]
    7888:	061b      	lsls	r3, r3, #24
    788a:	4313      	orrs	r3, r2
    788c:	7a18      	ldrb	r0, [r3, #8]
    788e:	4b3c      	ldr	r3, [pc, #240]	; (7980 <setJoinDutyCycleTimer+0x284>)
    7890:	4798      	blx	r3
			delta = RegParams.pJoinDutyCycleTimer->lastTimerInterval- US_TO_MS(ticks);
    7892:	7d23      	ldrb	r3, [r4, #20]
    7894:	7d62      	ldrb	r2, [r4, #21]
    7896:	0212      	lsls	r2, r2, #8
    7898:	431a      	orrs	r2, r3
    789a:	7da3      	ldrb	r3, [r4, #22]
    789c:	041b      	lsls	r3, r3, #16
    789e:	431a      	orrs	r2, r3
    78a0:	7de3      	ldrb	r3, [r4, #23]
    78a2:	061b      	lsls	r3, r3, #24
    78a4:	4313      	orrs	r3, r2
    78a6:	781a      	ldrb	r2, [r3, #0]
    78a8:	785c      	ldrb	r4, [r3, #1]
    78aa:	0224      	lsls	r4, r4, #8
    78ac:	4322      	orrs	r2, r4
    78ae:	789c      	ldrb	r4, [r3, #2]
    78b0:	0424      	lsls	r4, r4, #16
    78b2:	4314      	orrs	r4, r2
    78b4:	78da      	ldrb	r2, [r3, #3]
    78b6:	0612      	lsls	r2, r2, #24
    78b8:	4314      	orrs	r4, r2
    78ba:	21fa      	movs	r1, #250	; 0xfa
    78bc:	0089      	lsls	r1, r1, #2
    78be:	0028      	movs	r0, r5
    78c0:	4b30      	ldr	r3, [pc, #192]	; (7984 <setJoinDutyCycleTimer+0x288>)
    78c2:	4798      	blx	r3
    78c4:	1a24      	subs	r4, r4, r0
    78c6:	e74a      	b.n	775e <setJoinDutyCycleTimer+0x62>
				SwTimerStart (RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.joinDutyCycleTimeout), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    78c8:	20fa      	movs	r0, #250	; 0xfa
    78ca:	0080      	lsls	r0, r0, #2
    78cc:	4341      	muls	r1, r0
    78ce:	4c22      	ldr	r4, [pc, #136]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    78d0:	7d23      	ldrb	r3, [r4, #20]
    78d2:	7d62      	ldrb	r2, [r4, #21]
    78d4:	0212      	lsls	r2, r2, #8
    78d6:	431a      	orrs	r2, r3
    78d8:	7da3      	ldrb	r3, [r4, #22]
    78da:	041b      	lsls	r3, r3, #16
    78dc:	431a      	orrs	r2, r3
    78de:	7de3      	ldrb	r3, [r4, #23]
    78e0:	061b      	lsls	r3, r3, #24
    78e2:	4313      	orrs	r3, r2
    78e4:	7a18      	ldrb	r0, [r3, #8]
    78e6:	2300      	movs	r3, #0
    78e8:	9300      	str	r3, [sp, #0]
    78ea:	4b20      	ldr	r3, [pc, #128]	; (796c <setJoinDutyCycleTimer+0x270>)
    78ec:	2200      	movs	r2, #0
    78ee:	4c21      	ldr	r4, [pc, #132]	; (7974 <setJoinDutyCycleTimer+0x278>)
    78f0:	47a0      	blx	r4
    78f2:	e02b      	b.n	794c <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = 0;
    78f4:	4b18      	ldr	r3, [pc, #96]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    78f6:	333e      	adds	r3, #62	; 0x3e
    78f8:	2200      	movs	r2, #0
    78fa:	701a      	strb	r2, [r3, #0]
    78fc:	705a      	strb	r2, [r3, #1]
    78fe:	709a      	strb	r2, [r3, #2]
    7900:	70da      	strb	r2, [r3, #3]
    7902:	e023      	b.n	794c <setJoinDutyCycleTimer+0x250>
		SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    7904:	4c14      	ldr	r4, [pc, #80]	; (7958 <setJoinDutyCycleTimer+0x25c>)
    7906:	7d23      	ldrb	r3, [r4, #20]
    7908:	7d62      	ldrb	r2, [r4, #21]
    790a:	0212      	lsls	r2, r2, #8
    790c:	431a      	orrs	r2, r3
    790e:	7da3      	ldrb	r3, [r4, #22]
    7910:	041b      	lsls	r3, r3, #16
    7912:	431a      	orrs	r2, r3
    7914:	7de3      	ldrb	r3, [r4, #23]
    7916:	061b      	lsls	r3, r3, #24
    7918:	4313      	orrs	r3, r2
    791a:	7a18      	ldrb	r0, [r3, #8]
    791c:	4b18      	ldr	r3, [pc, #96]	; (7980 <setJoinDutyCycleTimer+0x284>)
    791e:	4798      	blx	r3
		RegParams.joinDutyCycleTimeout = 0;
    7920:	0023      	movs	r3, r4
    7922:	333e      	adds	r3, #62	; 0x3e
    7924:	2200      	movs	r2, #0
    7926:	701a      	strb	r2, [r3, #0]
    7928:	705a      	strb	r2, [r3, #1]
    792a:	709a      	strb	r2, [r3, #2]
    792c:	70da      	strb	r2, [r3, #3]
		RegParams.pJoinDutyCycleTimer->remainingtime =0;
    792e:	7d23      	ldrb	r3, [r4, #20]
    7930:	7d62      	ldrb	r2, [r4, #21]
    7932:	0212      	lsls	r2, r2, #8
    7934:	431a      	orrs	r2, r3
    7936:	7da3      	ldrb	r3, [r4, #22]
    7938:	041b      	lsls	r3, r3, #16
    793a:	431a      	orrs	r2, r3
    793c:	7de3      	ldrb	r3, [r4, #23]
    793e:	061b      	lsls	r3, r3, #24
    7940:	4313      	orrs	r3, r2
    7942:	2200      	movs	r2, #0
    7944:	711a      	strb	r2, [r3, #4]
    7946:	715a      	strb	r2, [r3, #5]
    7948:	719a      	strb	r2, [r3, #6]
    794a:	71da      	strb	r2, [r3, #7]
}
    794c:	2008      	movs	r0, #8
    794e:	b005      	add	sp, #20
    7950:	bd30      	pop	{r4, r5, pc}
    7952:	46c0      	nop			; (mov r8, r8)
    7954:	00015bd5 	.word	0x00015bd5
    7958:	20001350 	.word	0x20001350
    795c:	000003e7 	.word	0x000003e7
    7960:	0000b04d 	.word	0x0000b04d
    7964:	0020c49b 	.word	0x0020c49b
    7968:	ffdf3b65 	.word	0xffdf3b65
    796c:	0000822d 	.word	0x0000822d
    7970:	7fffffff 	.word	0x7fffffff
    7974:	0000aeb5 	.word	0x0000aeb5
    7978:	0000270f 	.word	0x0000270f
    797c:	0000b061 	.word	0x0000b061
    7980:	0000b1cd 	.word	0x0000b1cd
    7984:	00012425 	.word	0x00012425

00007988 <setDutyCycleTimer>:
{
    7988:	b5f0      	push	{r4, r5, r6, r7, lr}
    798a:	46de      	mov	lr, fp
    798c:	4657      	mov	r7, sl
    798e:	464e      	mov	r6, r9
    7990:	4645      	mov	r5, r8
    7992:	b5e0      	push	{r5, r6, r7, lr}
    7994:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    7996:	2206      	movs	r2, #6
    7998:	a804      	add	r0, sp, #16
    799a:	4bc9      	ldr	r3, [pc, #804]	; (7cc0 <setDutyCycleTimer+0x338>)
    799c:	4798      	blx	r3
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    799e:	49c9      	ldr	r1, [pc, #804]	; (7cc4 <setDutyCycleTimer+0x33c>)
    79a0:	7a0b      	ldrb	r3, [r1, #8]
    79a2:	7a4a      	ldrb	r2, [r1, #9]
    79a4:	0212      	lsls	r2, r2, #8
    79a6:	4313      	orrs	r3, r2
    79a8:	7a8a      	ldrb	r2, [r1, #10]
    79aa:	0412      	lsls	r2, r2, #16
    79ac:	431a      	orrs	r2, r3
    79ae:	7acb      	ldrb	r3, [r1, #11]
    79b0:	061b      	lsls	r3, r3, #24
    79b2:	431a      	orrs	r2, r3
    79b4:	232f      	movs	r3, #47	; 0x2f
    79b6:	5cc9      	ldrb	r1, [r1, r3]
    79b8:	004b      	lsls	r3, r1, #1
    79ba:	185b      	adds	r3, r3, r1
    79bc:	009b      	lsls	r3, r3, #2
    79be:	189b      	adds	r3, r3, r2
    79c0:	7a1e      	ldrb	r6, [r3, #8]
	if (bandId == 0 && RegParams.band == ISM_JPN923)
    79c2:	2e00      	cmp	r6, #0
    79c4:	d105      	bne.n	79d2 <setDutyCycleTimer+0x4a>
    79c6:	232e      	movs	r3, #46	; 0x2e
    79c8:	4abe      	ldr	r2, [pc, #760]	; (7cc4 <setDutyCycleTimer+0x33c>)
    79ca:	5cd3      	ldrb	r3, [r2, r3]
    79cc:	2b05      	cmp	r3, #5
    79ce:	d100      	bne.n	79d2 <setDutyCycleTimer+0x4a>
    79d0:	e162      	b.n	7c98 <setDutyCycleTimer+0x310>
	if(updateDCTimer.joining != 1)
    79d2:	ab04      	add	r3, sp, #16
    79d4:	791b      	ldrb	r3, [r3, #4]
    79d6:	2b00      	cmp	r3, #0
    79d8:	d16a      	bne.n	7ab0 <setDutyCycleTimer+0x128>
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    79da:	a904      	add	r1, sp, #16
    79dc:	880a      	ldrh	r2, [r1, #0]
    79de:	48b9      	ldr	r0, [pc, #740]	; (7cc4 <setDutyCycleTimer+0x33c>)
    79e0:	7b07      	ldrb	r7, [r0, #12]
    79e2:	7b43      	ldrb	r3, [r0, #13]
    79e4:	021b      	lsls	r3, r3, #8
    79e6:	433b      	orrs	r3, r7
    79e8:	7b87      	ldrb	r7, [r0, #14]
    79ea:	043f      	lsls	r7, r7, #16
    79ec:	431f      	orrs	r7, r3
    79ee:	7bc4      	ldrb	r4, [r0, #15]
    79f0:	0624      	lsls	r4, r4, #24
    79f2:	4327      	orrs	r7, r4
    79f4:	0074      	lsls	r4, r6, #1
    79f6:	19a4      	adds	r4, r4, r6
    79f8:	00a4      	lsls	r4, r4, #2
    79fa:	0035      	movs	r5, r6
    79fc:	35d4      	adds	r5, #212	; 0xd4
    79fe:	006d      	lsls	r5, r5, #1
    7a00:	1945      	adds	r5, r0, r5
    7a02:	796b      	ldrb	r3, [r5, #5]
    7a04:	469c      	mov	ip, r3
    7a06:	79ab      	ldrb	r3, [r5, #6]
    7a08:	021b      	lsls	r3, r3, #8
    7a0a:	4665      	mov	r5, ip
    7a0c:	432b      	orrs	r3, r5
    7a0e:	3b01      	subs	r3, #1
    7a10:	4353      	muls	r3, r2
    7a12:	19e4      	adds	r4, r4, r7
    7a14:	7223      	strb	r3, [r4, #8]
    7a16:	0a1d      	lsrs	r5, r3, #8
    7a18:	7265      	strb	r5, [r4, #9]
    7a1a:	0c1d      	lsrs	r5, r3, #16
    7a1c:	72a5      	strb	r5, [r4, #10]
    7a1e:	0e1b      	lsrs	r3, r3, #24
    7a20:	72e3      	strb	r3, [r4, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    7a22:	884b      	ldrh	r3, [r1, #2]
    7a24:	3b01      	subs	r3, #1
    7a26:	435a      	muls	r2, r3
    7a28:	23ba      	movs	r3, #186	; 0xba
    7a2a:	33ff      	adds	r3, #255	; 0xff
    7a2c:	54c2      	strb	r2, [r0, r3]
    7a2e:	0a11      	lsrs	r1, r2, #8
    7a30:	18c0      	adds	r0, r0, r3
    7a32:	7041      	strb	r1, [r0, #1]
    7a34:	0c11      	lsrs	r1, r2, #16
    7a36:	7081      	strb	r1, [r0, #2]
    7a38:	0e12      	lsrs	r2, r2, #24
    7a3a:	70c2      	strb	r2, [r0, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    7a3c:	49a1      	ldr	r1, [pc, #644]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7a3e:	7c0b      	ldrb	r3, [r1, #16]
    7a40:	7c4a      	ldrb	r2, [r1, #17]
    7a42:	0212      	lsls	r2, r2, #8
    7a44:	431a      	orrs	r2, r3
    7a46:	7c8b      	ldrb	r3, [r1, #18]
    7a48:	041b      	lsls	r3, r3, #16
    7a4a:	431a      	orrs	r2, r3
    7a4c:	7ccb      	ldrb	r3, [r1, #19]
    7a4e:	061b      	lsls	r3, r3, #24
    7a50:	4313      	orrs	r3, r2
    7a52:	7918      	ldrb	r0, [r3, #4]
    7a54:	4b9c      	ldr	r3, [pc, #624]	; (7cc8 <setDutyCycleTimer+0x340>)
    7a56:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    7a58:	2300      	movs	r3, #0
    7a5a:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    7a5c:	2800      	cmp	r0, #0
    7a5e:	d136      	bne.n	7ace <setDutyCycleTimer+0x146>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    7a60:	4a98      	ldr	r2, [pc, #608]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7a62:	7b13      	ldrb	r3, [r2, #12]
    7a64:	7b51      	ldrb	r1, [r2, #13]
    7a66:	0209      	lsls	r1, r1, #8
    7a68:	430b      	orrs	r3, r1
    7a6a:	7b91      	ldrb	r1, [r2, #14]
    7a6c:	0409      	lsls	r1, r1, #16
    7a6e:	4319      	orrs	r1, r3
    7a70:	7bd3      	ldrb	r3, [r2, #15]
    7a72:	061b      	lsls	r3, r3, #24
    7a74:	4319      	orrs	r1, r3
    7a76:	0073      	lsls	r3, r6, #1
    7a78:	199b      	adds	r3, r3, r6
    7a7a:	009b      	lsls	r3, r3, #2
    7a7c:	185b      	adds	r3, r3, r1
    7a7e:	7a18      	ldrb	r0, [r3, #8]
    7a80:	7a59      	ldrb	r1, [r3, #9]
    7a82:	0209      	lsls	r1, r1, #8
    7a84:	4301      	orrs	r1, r0
    7a86:	7a98      	ldrb	r0, [r3, #10]
    7a88:	0400      	lsls	r0, r0, #16
    7a8a:	4301      	orrs	r1, r0
    7a8c:	7ad8      	ldrb	r0, [r3, #11]
    7a8e:	0600      	lsls	r0, r0, #24
    7a90:	4308      	orrs	r0, r1
    7a92:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    7a94:	2329      	movs	r3, #41	; 0x29
    7a96:	5cd3      	ldrb	r3, [r2, r3]
    7a98:	2b00      	cmp	r3, #0
    7a9a:	d100      	bne.n	7a9e <setDutyCycleTimer+0x116>
    7a9c:	e09c      	b.n	7bd8 <setDutyCycleTimer+0x250>
    7a9e:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    7aa0:	4d88      	ldr	r5, [pc, #544]	; (7cc4 <setDutyCycleTimer+0x33c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    7aa2:	002f      	movs	r7, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    7aa4:	2300      	movs	r3, #0
    7aa6:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    7aa8:	46a8      	mov	r8, r5
    7aaa:	2329      	movs	r3, #41	; 0x29
    7aac:	469c      	mov	ip, r3
    7aae:	e051      	b.n	7b54 <setDutyCycleTimer+0x1cc>
		RegParams.joinDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    7ab0:	a904      	add	r1, sp, #16
    7ab2:	884a      	ldrh	r2, [r1, #2]
    7ab4:	3a01      	subs	r2, #1
    7ab6:	880b      	ldrh	r3, [r1, #0]
    7ab8:	4353      	muls	r3, r2
    7aba:	4a82      	ldr	r2, [pc, #520]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7abc:	323e      	adds	r2, #62	; 0x3e
    7abe:	7013      	strb	r3, [r2, #0]
    7ac0:	0a19      	lsrs	r1, r3, #8
    7ac2:	7051      	strb	r1, [r2, #1]
    7ac4:	0c19      	lsrs	r1, r3, #16
    7ac6:	7091      	strb	r1, [r2, #2]
    7ac8:	0e1b      	lsrs	r3, r3, #24
    7aca:	70d3      	strb	r3, [r2, #3]
    7acc:	e7b6      	b.n	7a3c <setDutyCycleTimer+0xb4>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    7ace:	4c7d      	ldr	r4, [pc, #500]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7ad0:	7c23      	ldrb	r3, [r4, #16]
    7ad2:	7c62      	ldrb	r2, [r4, #17]
    7ad4:	0212      	lsls	r2, r2, #8
    7ad6:	431a      	orrs	r2, r3
    7ad8:	7ca3      	ldrb	r3, [r4, #18]
    7ada:	041b      	lsls	r3, r3, #16
    7adc:	431a      	orrs	r2, r3
    7ade:	7ce3      	ldrb	r3, [r4, #19]
    7ae0:	061b      	lsls	r3, r3, #24
    7ae2:	4313      	orrs	r3, r2
    7ae4:	7918      	ldrb	r0, [r3, #4]
    7ae6:	4b79      	ldr	r3, [pc, #484]	; (7ccc <setDutyCycleTimer+0x344>)
    7ae8:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    7aea:	7c23      	ldrb	r3, [r4, #16]
    7aec:	7c62      	ldrb	r2, [r4, #17]
    7aee:	0212      	lsls	r2, r2, #8
    7af0:	431a      	orrs	r2, r3
    7af2:	7ca3      	ldrb	r3, [r4, #18]
    7af4:	041b      	lsls	r3, r3, #16
    7af6:	431a      	orrs	r2, r3
    7af8:	7ce3      	ldrb	r3, [r4, #19]
    7afa:	061b      	lsls	r3, r3, #24
    7afc:	4313      	orrs	r3, r2
    7afe:	7918      	ldrb	r0, [r3, #4]
    7b00:	4b73      	ldr	r3, [pc, #460]	; (7cd0 <setDutyCycleTimer+0x348>)
    7b02:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    7b04:	7c23      	ldrb	r3, [r4, #16]
    7b06:	7c62      	ldrb	r2, [r4, #17]
    7b08:	0212      	lsls	r2, r2, #8
    7b0a:	431a      	orrs	r2, r3
    7b0c:	7ca3      	ldrb	r3, [r4, #18]
    7b0e:	041b      	lsls	r3, r3, #16
    7b10:	431a      	orrs	r2, r3
    7b12:	7ce3      	ldrb	r3, [r4, #19]
    7b14:	061b      	lsls	r3, r3, #24
    7b16:	4313      	orrs	r3, r2
    7b18:	781c      	ldrb	r4, [r3, #0]
    7b1a:	785a      	ldrb	r2, [r3, #1]
    7b1c:	0212      	lsls	r2, r2, #8
    7b1e:	4322      	orrs	r2, r4
    7b20:	789c      	ldrb	r4, [r3, #2]
    7b22:	0424      	lsls	r4, r4, #16
    7b24:	4322      	orrs	r2, r4
    7b26:	78dc      	ldrb	r4, [r3, #3]
    7b28:	0624      	lsls	r4, r4, #24
    7b2a:	4314      	orrs	r4, r2
    7b2c:	21fa      	movs	r1, #250	; 0xfa
    7b2e:	0089      	lsls	r1, r1, #2
    7b30:	4b68      	ldr	r3, [pc, #416]	; (7cd4 <setDutyCycleTimer+0x34c>)
    7b32:	4798      	blx	r3
    7b34:	1a23      	subs	r3, r4, r0
    7b36:	4699      	mov	r9, r3
    7b38:	e792      	b.n	7a60 <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    7b3a:	4651      	mov	r1, sl
    7b3c:	7219      	strb	r1, [r3, #8]
    7b3e:	7259      	strb	r1, [r3, #9]
    7b40:	7299      	strb	r1, [r3, #10]
    7b42:	72d9      	strb	r1, [r3, #11]
    7b44:	e02c      	b.n	7ba0 <setDutyCycleTimer+0x218>
	for(i = 0; i < RegParams.maxSubBands; i++)
    7b46:	3201      	adds	r2, #1
    7b48:	b2d2      	uxtb	r2, r2
    7b4a:	4643      	mov	r3, r8
    7b4c:	4661      	mov	r1, ip
    7b4e:	5c5b      	ldrb	r3, [r3, r1]
    7b50:	4293      	cmp	r3, r2
    7b52:	d941      	bls.n	7bd8 <setDutyCycleTimer+0x250>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    7b54:	4296      	cmp	r6, r2
    7b56:	d0f6      	beq.n	7b46 <setDutyCycleTimer+0x1be>
    7b58:	0054      	lsls	r4, r2, #1
    7b5a:	18a4      	adds	r4, r4, r2
    7b5c:	00a4      	lsls	r4, r4, #2
    7b5e:	7b2b      	ldrb	r3, [r5, #12]
    7b60:	7b69      	ldrb	r1, [r5, #13]
    7b62:	0209      	lsls	r1, r1, #8
    7b64:	4319      	orrs	r1, r3
    7b66:	7bab      	ldrb	r3, [r5, #14]
    7b68:	041b      	lsls	r3, r3, #16
    7b6a:	4319      	orrs	r1, r3
    7b6c:	7beb      	ldrb	r3, [r5, #15]
    7b6e:	061b      	lsls	r3, r3, #24
    7b70:	430b      	orrs	r3, r1
    7b72:	191b      	adds	r3, r3, r4
    7b74:	7a18      	ldrb	r0, [r3, #8]
    7b76:	7a59      	ldrb	r1, [r3, #9]
    7b78:	0209      	lsls	r1, r1, #8
    7b7a:	4301      	orrs	r1, r0
    7b7c:	7a98      	ldrb	r0, [r3, #10]
    7b7e:	0400      	lsls	r0, r0, #16
    7b80:	4308      	orrs	r0, r1
    7b82:	7ad9      	ldrb	r1, [r3, #11]
    7b84:	0609      	lsls	r1, r1, #24
    7b86:	4301      	orrs	r1, r0
    7b88:	d0dd      	beq.n	7b46 <setDutyCycleTimer+0x1be>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    7b8a:	4589      	cmp	r9, r1
    7b8c:	d2d5      	bcs.n	7b3a <setDutyCycleTimer+0x1b2>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    7b8e:	4648      	mov	r0, r9
    7b90:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    7b92:	7219      	strb	r1, [r3, #8]
    7b94:	0a08      	lsrs	r0, r1, #8
    7b96:	7258      	strb	r0, [r3, #9]
    7b98:	0c08      	lsrs	r0, r1, #16
    7b9a:	7298      	strb	r0, [r3, #10]
    7b9c:	0e09      	lsrs	r1, r1, #24
    7b9e:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    7ba0:	7b3b      	ldrb	r3, [r7, #12]
    7ba2:	7b79      	ldrb	r1, [r7, #13]
    7ba4:	0209      	lsls	r1, r1, #8
    7ba6:	4319      	orrs	r1, r3
    7ba8:	7bbb      	ldrb	r3, [r7, #14]
    7baa:	041b      	lsls	r3, r3, #16
    7bac:	4319      	orrs	r1, r3
    7bae:	7bfb      	ldrb	r3, [r7, #15]
    7bb0:	061b      	lsls	r3, r3, #24
    7bb2:	430b      	orrs	r3, r1
    7bb4:	191c      	adds	r4, r3, r4
    7bb6:	7a23      	ldrb	r3, [r4, #8]
    7bb8:	7a61      	ldrb	r1, [r4, #9]
    7bba:	0209      	lsls	r1, r1, #8
    7bbc:	4319      	orrs	r1, r3
    7bbe:	7aa3      	ldrb	r3, [r4, #10]
    7bc0:	041b      	lsls	r3, r3, #16
    7bc2:	4319      	orrs	r1, r3
    7bc4:	7ae3      	ldrb	r3, [r4, #11]
    7bc6:	061b      	lsls	r3, r3, #24
    7bc8:	430b      	orrs	r3, r1
    7bca:	9903      	ldr	r1, [sp, #12]
    7bcc:	428b      	cmp	r3, r1
    7bce:	d8ba      	bhi.n	7b46 <setDutyCycleTimer+0x1be>
    7bd0:	2b00      	cmp	r3, #0
    7bd2:	d0b8      	beq.n	7b46 <setDutyCycleTimer+0x1be>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    7bd4:	9303      	str	r3, [sp, #12]
    7bd6:	e7b6      	b.n	7b46 <setDutyCycleTimer+0x1be>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    7bd8:	493a      	ldr	r1, [pc, #232]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7bda:	23ba      	movs	r3, #186	; 0xba
    7bdc:	33ff      	adds	r3, #255	; 0xff
    7bde:	5ccb      	ldrb	r3, [r1, r3]
    7be0:	22dd      	movs	r2, #221	; 0xdd
    7be2:	0052      	lsls	r2, r2, #1
    7be4:	5c8a      	ldrb	r2, [r1, r2]
    7be6:	0212      	lsls	r2, r2, #8
    7be8:	431a      	orrs	r2, r3
    7bea:	23bc      	movs	r3, #188	; 0xbc
    7bec:	33ff      	adds	r3, #255	; 0xff
    7bee:	5ccb      	ldrb	r3, [r1, r3]
    7bf0:	041b      	lsls	r3, r3, #16
    7bf2:	431a      	orrs	r2, r3
    7bf4:	23de      	movs	r3, #222	; 0xde
    7bf6:	005b      	lsls	r3, r3, #1
    7bf8:	5ccb      	ldrb	r3, [r1, r3]
    7bfa:	061b      	lsls	r3, r3, #24
    7bfc:	4313      	orrs	r3, r2
    7bfe:	d00f      	beq.n	7c20 <setDutyCycleTimer+0x298>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    7c00:	4599      	cmp	r9, r3
    7c02:	d251      	bcs.n	7ca8 <setDutyCycleTimer+0x320>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    7c04:	000a      	movs	r2, r1
    7c06:	4649      	mov	r1, r9
    7c08:	1a5b      	subs	r3, r3, r1
    7c0a:	21ba      	movs	r1, #186	; 0xba
    7c0c:	31ff      	adds	r1, #255	; 0xff
    7c0e:	5453      	strb	r3, [r2, r1]
    7c10:	0a19      	lsrs	r1, r3, #8
    7c12:	32ba      	adds	r2, #186	; 0xba
    7c14:	32ff      	adds	r2, #255	; 0xff
    7c16:	7051      	strb	r1, [r2, #1]
    7c18:	0c19      	lsrs	r1, r3, #16
    7c1a:	7091      	strb	r1, [r2, #2]
    7c1c:	0e1b      	lsrs	r3, r3, #24
    7c1e:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    7c20:	4a28      	ldr	r2, [pc, #160]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7c22:	23ba      	movs	r3, #186	; 0xba
    7c24:	33ff      	adds	r3, #255	; 0xff
    7c26:	5cd1      	ldrb	r1, [r2, r3]
    7c28:	3301      	adds	r3, #1
    7c2a:	5cd3      	ldrb	r3, [r2, r3]
    7c2c:	021b      	lsls	r3, r3, #8
    7c2e:	430b      	orrs	r3, r1
    7c30:	21bc      	movs	r1, #188	; 0xbc
    7c32:	31ff      	adds	r1, #255	; 0xff
    7c34:	5c51      	ldrb	r1, [r2, r1]
    7c36:	0409      	lsls	r1, r1, #16
    7c38:	430b      	orrs	r3, r1
    7c3a:	21de      	movs	r1, #222	; 0xde
    7c3c:	0049      	lsls	r1, r1, #1
    7c3e:	5c51      	ldrb	r1, [r2, r1]
    7c40:	0609      	lsls	r1, r1, #24
    7c42:	4319      	orrs	r1, r3
    7c44:	9a03      	ldr	r2, [sp, #12]
    7c46:	4291      	cmp	r1, r2
    7c48:	d200      	bcs.n	7c4c <setDutyCycleTimer+0x2c4>
    7c4a:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    7c4c:	4b1d      	ldr	r3, [pc, #116]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7c4e:	7c1a      	ldrb	r2, [r3, #16]
    7c50:	7c58      	ldrb	r0, [r3, #17]
    7c52:	0200      	lsls	r0, r0, #8
    7c54:	4310      	orrs	r0, r2
    7c56:	7c9a      	ldrb	r2, [r3, #18]
    7c58:	0412      	lsls	r2, r2, #16
    7c5a:	4310      	orrs	r0, r2
    7c5c:	7cda      	ldrb	r2, [r3, #19]
    7c5e:	0612      	lsls	r2, r2, #24
    7c60:	4302      	orrs	r2, r0
    7c62:	7011      	strb	r1, [r2, #0]
    7c64:	0a08      	lsrs	r0, r1, #8
    7c66:	7050      	strb	r0, [r2, #1]
    7c68:	0c08      	lsrs	r0, r1, #16
    7c6a:	7090      	strb	r0, [r2, #2]
    7c6c:	0e08      	lsrs	r0, r1, #24
    7c6e:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    7c70:	22fa      	movs	r2, #250	; 0xfa
    7c72:	0092      	lsls	r2, r2, #2
    7c74:	4351      	muls	r1, r2
    7c76:	7c18      	ldrb	r0, [r3, #16]
    7c78:	7c5a      	ldrb	r2, [r3, #17]
    7c7a:	0212      	lsls	r2, r2, #8
    7c7c:	4310      	orrs	r0, r2
    7c7e:	7c9a      	ldrb	r2, [r3, #18]
    7c80:	0412      	lsls	r2, r2, #16
    7c82:	4302      	orrs	r2, r0
    7c84:	7cdb      	ldrb	r3, [r3, #19]
    7c86:	061b      	lsls	r3, r3, #24
    7c88:	4313      	orrs	r3, r2
    7c8a:	7918      	ldrb	r0, [r3, #4]
    7c8c:	2300      	movs	r3, #0
    7c8e:	9300      	str	r3, [sp, #0]
    7c90:	4b11      	ldr	r3, [pc, #68]	; (7cd8 <setDutyCycleTimer+0x350>)
    7c92:	2200      	movs	r2, #0
    7c94:	4c11      	ldr	r4, [pc, #68]	; (7cdc <setDutyCycleTimer+0x354>)
    7c96:	47a0      	blx	r4
}
    7c98:	2008      	movs	r0, #8
    7c9a:	b007      	add	sp, #28
    7c9c:	bc3c      	pop	{r2, r3, r4, r5}
    7c9e:	4690      	mov	r8, r2
    7ca0:	4699      	mov	r9, r3
    7ca2:	46a2      	mov	sl, r4
    7ca4:	46ab      	mov	fp, r5
    7ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    7ca8:	4b06      	ldr	r3, [pc, #24]	; (7cc4 <setDutyCycleTimer+0x33c>)
    7caa:	2100      	movs	r1, #0
    7cac:	22ba      	movs	r2, #186	; 0xba
    7cae:	32ff      	adds	r2, #255	; 0xff
    7cb0:	5499      	strb	r1, [r3, r2]
    7cb2:	189b      	adds	r3, r3, r2
    7cb4:	2200      	movs	r2, #0
    7cb6:	705a      	strb	r2, [r3, #1]
    7cb8:	709a      	strb	r2, [r3, #2]
    7cba:	70da      	strb	r2, [r3, #3]
    7cbc:	e7b0      	b.n	7c20 <setDutyCycleTimer+0x298>
    7cbe:	46c0      	nop			; (mov r8, r8)
    7cc0:	00015bd5 	.word	0x00015bd5
    7cc4:	20001350 	.word	0x20001350
    7cc8:	0000b04d 	.word	0x0000b04d
    7ccc:	0000b1cd 	.word	0x0000b1cd
    7cd0:	0000b061 	.word	0x0000b061
    7cd4:	00012425 	.word	0x00012425
    7cd8:	00007ce1 	.word	0x00007ce1
    7cdc:	0000aeb5 	.word	0x0000aeb5

00007ce0 <DutyCycleCallback>:
{
    7ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ce2:	46de      	mov	lr, fp
    7ce4:	4657      	mov	r7, sl
    7ce6:	464e      	mov	r6, r9
    7ce8:	4645      	mov	r5, r8
    7cea:	b5e0      	push	{r5, r6, r7, lr}
    7cec:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    7cee:	4980      	ldr	r1, [pc, #512]	; (7ef0 <DutyCycleCallback+0x210>)
    7cf0:	23ba      	movs	r3, #186	; 0xba
    7cf2:	33ff      	adds	r3, #255	; 0xff
    7cf4:	5cca      	ldrb	r2, [r1, r3]
    7cf6:	3301      	adds	r3, #1
    7cf8:	5ccb      	ldrb	r3, [r1, r3]
    7cfa:	021b      	lsls	r3, r3, #8
    7cfc:	431a      	orrs	r2, r3
    7cfe:	23bc      	movs	r3, #188	; 0xbc
    7d00:	33ff      	adds	r3, #255	; 0xff
    7d02:	5ccb      	ldrb	r3, [r1, r3]
    7d04:	041b      	lsls	r3, r3, #16
    7d06:	4313      	orrs	r3, r2
    7d08:	22de      	movs	r2, #222	; 0xde
    7d0a:	0052      	lsls	r2, r2, #1
    7d0c:	5c8a      	ldrb	r2, [r1, r2]
    7d0e:	0612      	lsls	r2, r2, #24
    7d10:	431a      	orrs	r2, r3
    7d12:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    7d14:	2329      	movs	r3, #41	; 0x29
    7d16:	5ccb      	ldrb	r3, [r1, r3]
    7d18:	2b00      	cmp	r3, #0
    7d1a:	d100      	bne.n	7d1e <DutyCycleCallback+0x3e>
    7d1c:	e0df      	b.n	7ede <DutyCycleCallback+0x1fe>
    7d1e:	2600      	movs	r6, #0
    7d20:	2300      	movs	r3, #0
    7d22:	9304      	str	r3, [sp, #16]
    7d24:	3b01      	subs	r3, #1
    7d26:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    7d28:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    7d2a:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    7d2c:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    7d2e:	2300      	movs	r3, #0
    7d30:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    7d32:	468a      	mov	sl, r1
    7d34:	2329      	movs	r3, #41	; 0x29
    7d36:	4699      	mov	r9, r3
    7d38:	e00c      	b.n	7d54 <DutyCycleCallback+0x74>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    7d3a:	465a      	mov	r2, fp
    7d3c:	721a      	strb	r2, [r3, #8]
    7d3e:	725a      	strb	r2, [r3, #9]
    7d40:	729a      	strb	r2, [r3, #10]
    7d42:	72da      	strb	r2, [r3, #11]
    7d44:	e03f      	b.n	7dc6 <DutyCycleCallback+0xe6>
    for (i=0; i < RegParams.maxSubBands; i++)
    7d46:	3601      	adds	r6, #1
    7d48:	b2f6      	uxtb	r6, r6
    7d4a:	4653      	mov	r3, sl
    7d4c:	464a      	mov	r2, r9
    7d4e:	5c9b      	ldrb	r3, [r3, r2]
    7d50:	42b3      	cmp	r3, r6
    7d52:	d95a      	bls.n	7e0a <DutyCycleCallback+0x12a>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    7d54:	0071      	lsls	r1, r6, #1
    7d56:	1989      	adds	r1, r1, r6
    7d58:	0089      	lsls	r1, r1, #2
    7d5a:	7b3b      	ldrb	r3, [r7, #12]
    7d5c:	7b7a      	ldrb	r2, [r7, #13]
    7d5e:	0212      	lsls	r2, r2, #8
    7d60:	431a      	orrs	r2, r3
    7d62:	7bbb      	ldrb	r3, [r7, #14]
    7d64:	041b      	lsls	r3, r3, #16
    7d66:	431a      	orrs	r2, r3
    7d68:	7bfb      	ldrb	r3, [r7, #15]
    7d6a:	061b      	lsls	r3, r3, #24
    7d6c:	4313      	orrs	r3, r2
    7d6e:	185b      	adds	r3, r3, r1
    7d70:	7a1a      	ldrb	r2, [r3, #8]
    7d72:	7a58      	ldrb	r0, [r3, #9]
    7d74:	0200      	lsls	r0, r0, #8
    7d76:	4310      	orrs	r0, r2
    7d78:	7a9a      	ldrb	r2, [r3, #10]
    7d7a:	0412      	lsls	r2, r2, #16
    7d7c:	4310      	orrs	r0, r2
    7d7e:	7ada      	ldrb	r2, [r3, #11]
    7d80:	0612      	lsls	r2, r2, #24
    7d82:	4302      	orrs	r2, r0
    7d84:	d0df      	beq.n	7d46 <DutyCycleCallback+0x66>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    7d86:	4640      	mov	r0, r8
    7d88:	7c05      	ldrb	r5, [r0, #16]
    7d8a:	7c44      	ldrb	r4, [r0, #17]
    7d8c:	0224      	lsls	r4, r4, #8
    7d8e:	4325      	orrs	r5, r4
    7d90:	7c80      	ldrb	r0, [r0, #18]
    7d92:	0400      	lsls	r0, r0, #16
    7d94:	4305      	orrs	r5, r0
    7d96:	4640      	mov	r0, r8
    7d98:	7cc0      	ldrb	r0, [r0, #19]
    7d9a:	0600      	lsls	r0, r0, #24
    7d9c:	4328      	orrs	r0, r5
    7d9e:	7804      	ldrb	r4, [r0, #0]
    7da0:	7845      	ldrb	r5, [r0, #1]
    7da2:	022d      	lsls	r5, r5, #8
    7da4:	4325      	orrs	r5, r4
    7da6:	7884      	ldrb	r4, [r0, #2]
    7da8:	0424      	lsls	r4, r4, #16
    7daa:	4325      	orrs	r5, r4
    7dac:	78c4      	ldrb	r4, [r0, #3]
    7dae:	0624      	lsls	r4, r4, #24
    7db0:	432c      	orrs	r4, r5
    7db2:	42a2      	cmp	r2, r4
    7db4:	d9c1      	bls.n	7d3a <DutyCycleCallback+0x5a>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    7db6:	1b12      	subs	r2, r2, r4
    7db8:	721a      	strb	r2, [r3, #8]
    7dba:	0a10      	lsrs	r0, r2, #8
    7dbc:	7258      	strb	r0, [r3, #9]
    7dbe:	0c10      	lsrs	r0, r2, #16
    7dc0:	7298      	strb	r0, [r3, #10]
    7dc2:	0e12      	lsrs	r2, r2, #24
    7dc4:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    7dc6:	4663      	mov	r3, ip
    7dc8:	7b1b      	ldrb	r3, [r3, #12]
    7dca:	4662      	mov	r2, ip
    7dcc:	7b52      	ldrb	r2, [r2, #13]
    7dce:	0212      	lsls	r2, r2, #8
    7dd0:	431a      	orrs	r2, r3
    7dd2:	4663      	mov	r3, ip
    7dd4:	7b9b      	ldrb	r3, [r3, #14]
    7dd6:	041b      	lsls	r3, r3, #16
    7dd8:	431a      	orrs	r2, r3
    7dda:	4663      	mov	r3, ip
    7ddc:	7bdb      	ldrb	r3, [r3, #15]
    7dde:	061b      	lsls	r3, r3, #24
    7de0:	4313      	orrs	r3, r2
    7de2:	1859      	adds	r1, r3, r1
    7de4:	7a0b      	ldrb	r3, [r1, #8]
    7de6:	7a4a      	ldrb	r2, [r1, #9]
    7de8:	0212      	lsls	r2, r2, #8
    7dea:	431a      	orrs	r2, r3
    7dec:	7a8b      	ldrb	r3, [r1, #10]
    7dee:	041b      	lsls	r3, r3, #16
    7df0:	431a      	orrs	r2, r3
    7df2:	7acb      	ldrb	r3, [r1, #11]
    7df4:	061b      	lsls	r3, r3, #24
    7df6:	4313      	orrs	r3, r2
    7df8:	9a03      	ldr	r2, [sp, #12]
    7dfa:	4293      	cmp	r3, r2
    7dfc:	d8a3      	bhi.n	7d46 <DutyCycleCallback+0x66>
    7dfe:	2b00      	cmp	r3, #0
    7e00:	d0a1      	beq.n	7d46 <DutyCycleCallback+0x66>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    7e02:	9303      	str	r3, [sp, #12]
                found = 1;
    7e04:	2301      	movs	r3, #1
    7e06:	9304      	str	r3, [sp, #16]
    7e08:	e79d      	b.n	7d46 <DutyCycleCallback+0x66>
    if (( DutyCycleTimeout != 0 ))
    7e0a:	9b05      	ldr	r3, [sp, #20]
    7e0c:	2b00      	cmp	r3, #0
    7e0e:	d031      	beq.n	7e74 <DutyCycleCallback+0x194>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    7e10:	4937      	ldr	r1, [pc, #220]	; (7ef0 <DutyCycleCallback+0x210>)
    7e12:	7c0b      	ldrb	r3, [r1, #16]
    7e14:	7c4a      	ldrb	r2, [r1, #17]
    7e16:	0212      	lsls	r2, r2, #8
    7e18:	431a      	orrs	r2, r3
    7e1a:	7c8b      	ldrb	r3, [r1, #18]
    7e1c:	041b      	lsls	r3, r3, #16
    7e1e:	431a      	orrs	r2, r3
    7e20:	7ccb      	ldrb	r3, [r1, #19]
    7e22:	061b      	lsls	r3, r3, #24
    7e24:	4313      	orrs	r3, r2
    7e26:	7819      	ldrb	r1, [r3, #0]
    7e28:	785a      	ldrb	r2, [r3, #1]
    7e2a:	0212      	lsls	r2, r2, #8
    7e2c:	430a      	orrs	r2, r1
    7e2e:	7899      	ldrb	r1, [r3, #2]
    7e30:	0409      	lsls	r1, r1, #16
    7e32:	430a      	orrs	r2, r1
    7e34:	78d9      	ldrb	r1, [r3, #3]
    7e36:	0609      	lsls	r1, r1, #24
    7e38:	4311      	orrs	r1, r2
    7e3a:	9a05      	ldr	r2, [sp, #20]
    7e3c:	428a      	cmp	r2, r1
    7e3e:	d90f      	bls.n	7e60 <DutyCycleCallback+0x180>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    7e40:	1a51      	subs	r1, r2, r1
    7e42:	4b2b      	ldr	r3, [pc, #172]	; (7ef0 <DutyCycleCallback+0x210>)
    7e44:	22ba      	movs	r2, #186	; 0xba
    7e46:	32ff      	adds	r2, #255	; 0xff
    7e48:	5499      	strb	r1, [r3, r2]
    7e4a:	0a0a      	lsrs	r2, r1, #8
    7e4c:	33ba      	adds	r3, #186	; 0xba
    7e4e:	33ff      	adds	r3, #255	; 0xff
    7e50:	705a      	strb	r2, [r3, #1]
    7e52:	0c0a      	lsrs	r2, r1, #16
    7e54:	709a      	strb	r2, [r3, #2]
    7e56:	0e0a      	lsrs	r2, r1, #24
    7e58:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    7e5a:	2900      	cmp	r1, #0
    7e5c:	d10e      	bne.n	7e7c <DutyCycleCallback+0x19c>
    7e5e:	e009      	b.n	7e74 <DutyCycleCallback+0x194>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    7e60:	4b23      	ldr	r3, [pc, #140]	; (7ef0 <DutyCycleCallback+0x210>)
    7e62:	2100      	movs	r1, #0
    7e64:	22ba      	movs	r2, #186	; 0xba
    7e66:	32ff      	adds	r2, #255	; 0xff
    7e68:	5499      	strb	r1, [r3, r2]
    7e6a:	189b      	adds	r3, r3, r2
    7e6c:	2200      	movs	r2, #0
    7e6e:	705a      	strb	r2, [r3, #1]
    7e70:	709a      	strb	r2, [r3, #2]
    7e72:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    7e74:	9b04      	ldr	r3, [sp, #16]
    7e76:	2b00      	cmp	r3, #0
    7e78:	d02a      	beq.n	7ed0 <DutyCycleCallback+0x1f0>
    7e7a:	2100      	movs	r1, #0
    7e7c:	9a03      	ldr	r2, [sp, #12]
    7e7e:	4291      	cmp	r1, r2
    7e80:	d200      	bcs.n	7e84 <DutyCycleCallback+0x1a4>
    7e82:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    7e84:	4b1a      	ldr	r3, [pc, #104]	; (7ef0 <DutyCycleCallback+0x210>)
    7e86:	7c1a      	ldrb	r2, [r3, #16]
    7e88:	7c58      	ldrb	r0, [r3, #17]
    7e8a:	0200      	lsls	r0, r0, #8
    7e8c:	4310      	orrs	r0, r2
    7e8e:	7c9a      	ldrb	r2, [r3, #18]
    7e90:	0412      	lsls	r2, r2, #16
    7e92:	4310      	orrs	r0, r2
    7e94:	7cda      	ldrb	r2, [r3, #19]
    7e96:	0612      	lsls	r2, r2, #24
    7e98:	4302      	orrs	r2, r0
    7e9a:	7011      	strb	r1, [r2, #0]
    7e9c:	0a08      	lsrs	r0, r1, #8
    7e9e:	7050      	strb	r0, [r2, #1]
    7ea0:	0c08      	lsrs	r0, r1, #16
    7ea2:	7090      	strb	r0, [r2, #2]
    7ea4:	0e08      	lsrs	r0, r1, #24
    7ea6:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    7ea8:	22fa      	movs	r2, #250	; 0xfa
    7eaa:	0092      	lsls	r2, r2, #2
    7eac:	4351      	muls	r1, r2
    7eae:	7c18      	ldrb	r0, [r3, #16]
    7eb0:	7c5a      	ldrb	r2, [r3, #17]
    7eb2:	0212      	lsls	r2, r2, #8
    7eb4:	4310      	orrs	r0, r2
    7eb6:	7c9a      	ldrb	r2, [r3, #18]
    7eb8:	0412      	lsls	r2, r2, #16
    7eba:	4302      	orrs	r2, r0
    7ebc:	7cdb      	ldrb	r3, [r3, #19]
    7ebe:	061b      	lsls	r3, r3, #24
    7ec0:	4313      	orrs	r3, r2
    7ec2:	7918      	ldrb	r0, [r3, #4]
    7ec4:	2300      	movs	r3, #0
    7ec6:	9300      	str	r3, [sp, #0]
    7ec8:	4b0a      	ldr	r3, [pc, #40]	; (7ef4 <DutyCycleCallback+0x214>)
    7eca:	2200      	movs	r2, #0
    7ecc:	4c0a      	ldr	r4, [pc, #40]	; (7ef8 <DutyCycleCallback+0x218>)
    7ece:	47a0      	blx	r4
}
    7ed0:	b007      	add	sp, #28
    7ed2:	bc3c      	pop	{r2, r3, r4, r5}
    7ed4:	4690      	mov	r8, r2
    7ed6:	4699      	mov	r9, r3
    7ed8:	46a2      	mov	sl, r4
    7eda:	46ab      	mov	fp, r5
    7edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    7ede:	9b05      	ldr	r3, [sp, #20]
    7ee0:	2b00      	cmp	r3, #0
    7ee2:	d0f5      	beq.n	7ed0 <DutyCycleCallback+0x1f0>
    bool found = 0;
    7ee4:	2300      	movs	r3, #0
    7ee6:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    7ee8:	3b01      	subs	r3, #1
    7eea:	9303      	str	r3, [sp, #12]
    7eec:	e790      	b.n	7e10 <DutyCycleCallback+0x130>
    7eee:	46c0      	nop			; (mov r8, r8)
    7ef0:	20001350 	.word	0x20001350
    7ef4:	00007ce1 	.word	0x00007ce1
    7ef8:	0000aeb5 	.word	0x0000aeb5

00007efc <setLBTTimer>:
{
    7efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7efe:	46de      	mov	lr, fp
    7f00:	4657      	mov	r7, sl
    7f02:	464e      	mov	r6, r9
    7f04:	4645      	mov	r5, r8
    7f06:	b5e0      	push	{r5, r6, r7, lr}
    7f08:	b085      	sub	sp, #20
    i = RegParams.lastUsedChannelIndex;
    7f0a:	4a70      	ldr	r2, [pc, #448]	; (80cc <setLBTTimer+0x1d0>)
    7f0c:	232f      	movs	r3, #47	; 0x2f
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    7f0e:	5cd4      	ldrb	r4, [r2, r3]
    7f10:	0023      	movs	r3, r4
    7f12:	3358      	adds	r3, #88	; 0x58
    7f14:	009b      	lsls	r3, r3, #2
    7f16:	18d3      	adds	r3, r2, r3
    7f18:	2132      	movs	r1, #50	; 0x32
    7f1a:	7219      	strb	r1, [r3, #8]
    7f1c:	2100      	movs	r1, #0
    7f1e:	7259      	strb	r1, [r3, #9]
    7f20:	7299      	strb	r1, [r3, #10]
    7f22:	72d9      	strb	r1, [r3, #11]
	if(SwTimerIsRunning(pLBTTimer->timerId))
    7f24:	23d6      	movs	r3, #214	; 0xd6
    7f26:	005b      	lsls	r3, r3, #1
    7f28:	5cd0      	ldrb	r0, [r2, r3]
    7f2a:	4b69      	ldr	r3, [pc, #420]	; (80d0 <setLBTTimer+0x1d4>)
    7f2c:	4798      	blx	r3
    7f2e:	2800      	cmp	r0, #0
    7f30:	d12f      	bne.n	7f92 <setLBTTimer+0x96>
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    7f32:	4866      	ldr	r0, [pc, #408]	; (80cc <setLBTTimer+0x1d0>)
    7f34:	0023      	movs	r3, r4
    7f36:	3358      	adds	r3, #88	; 0x58
    7f38:	009b      	lsls	r3, r3, #2
    7f3a:	18c3      	adds	r3, r0, r3
    7f3c:	7a19      	ldrb	r1, [r3, #8]
    7f3e:	7a5a      	ldrb	r2, [r3, #9]
    7f40:	0212      	lsls	r2, r2, #8
    7f42:	4311      	orrs	r1, r2
    7f44:	7a9a      	ldrb	r2, [r3, #10]
    7f46:	0412      	lsls	r2, r2, #16
    7f48:	430a      	orrs	r2, r1
    7f4a:	7ad9      	ldrb	r1, [r3, #11]
    7f4c:	0609      	lsls	r1, r1, #24
    7f4e:	4311      	orrs	r1, r2
    7f50:	4689      	mov	r9, r1
	for(i = 0; i < RegParams.maxChannels; i++)
    7f52:	232a      	movs	r3, #42	; 0x2a
    7f54:	56c3      	ldrsb	r3, [r0, r3]
    7f56:	4698      	mov	r8, r3
    7f58:	2b00      	cmp	r3, #0
    7f5a:	dc00      	bgt.n	7f5e <setLBTTimer+0x62>
    7f5c:	e08b      	b.n	8076 <setLBTTimer+0x17a>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    7f5e:	2300      	movs	r3, #0
    7f60:	469a      	mov	sl, r3
		found = 1;
    7f62:	3301      	adds	r3, #1
    7f64:	9303      	str	r3, [sp, #12]
		if(i != RegParams.lastUsedChannelIndex)
    7f66:	4a59      	ldr	r2, [pc, #356]	; (80cc <setLBTTimer+0x1d0>)
    7f68:	232f      	movs	r3, #47	; 0x2f
    7f6a:	5cd0      	ldrb	r0, [r2, r3]
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    7f6c:	7911      	ldrb	r1, [r2, #4]
    7f6e:	7953      	ldrb	r3, [r2, #5]
    7f70:	021b      	lsls	r3, r3, #8
    7f72:	430b      	orrs	r3, r1
    7f74:	7991      	ldrb	r1, [r2, #6]
    7f76:	0409      	lsls	r1, r1, #16
    7f78:	430b      	orrs	r3, r1
    7f7a:	79d1      	ldrb	r1, [r2, #7]
    7f7c:	0609      	lsls	r1, r1, #24
    7f7e:	4319      	orrs	r1, r3
    7f80:	2600      	movs	r6, #0
    7f82:	2200      	movs	r2, #0
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    7f84:	2300      	movs	r3, #0
    7f86:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    7f88:	4653      	mov	r3, sl
    7f8a:	9302      	str	r3, [sp, #8]
    7f8c:	468b      	mov	fp, r1
    7f8e:	4645      	mov	r5, r8
    7f90:	e03b      	b.n	800a <setLBTTimer+0x10e>
		SwTimerStop(pLBTTimer->timerId);
    7f92:	4c4e      	ldr	r4, [pc, #312]	; (80cc <setLBTTimer+0x1d0>)
    7f94:	25d6      	movs	r5, #214	; 0xd6
    7f96:	006d      	lsls	r5, r5, #1
    7f98:	5d60      	ldrb	r0, [r4, r5]
    7f9a:	4b4e      	ldr	r3, [pc, #312]	; (80d4 <setLBTTimer+0x1d8>)
    7f9c:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    7f9e:	5d60      	ldrb	r0, [r4, r5]
    7fa0:	4b4d      	ldr	r3, [pc, #308]	; (80d8 <setLBTTimer+0x1dc>)
    7fa2:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    7fa4:	232a      	movs	r3, #42	; 0x2a
    7fa6:	56e3      	ldrsb	r3, [r4, r3]
    7fa8:	4698      	mov	r8, r3
    7faa:	2b00      	cmp	r3, #0
    7fac:	dd66      	ble.n	807c <setLBTTimer+0x180>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    7fae:	4a47      	ldr	r2, [pc, #284]	; (80cc <setLBTTimer+0x1d0>)
    7fb0:	23d4      	movs	r3, #212	; 0xd4
    7fb2:	005b      	lsls	r3, r3, #1
    7fb4:	5cd4      	ldrb	r4, [r2, r3]
    7fb6:	23aa      	movs	r3, #170	; 0xaa
    7fb8:	33ff      	adds	r3, #255	; 0xff
    7fba:	5cd3      	ldrb	r3, [r2, r3]
    7fbc:	021b      	lsls	r3, r3, #8
    7fbe:	4323      	orrs	r3, r4
    7fc0:	21d5      	movs	r1, #213	; 0xd5
    7fc2:	0049      	lsls	r1, r1, #1
    7fc4:	5c54      	ldrb	r4, [r2, r1]
    7fc6:	0424      	lsls	r4, r4, #16
    7fc8:	4323      	orrs	r3, r4
    7fca:	21ac      	movs	r1, #172	; 0xac
    7fcc:	31ff      	adds	r1, #255	; 0xff
    7fce:	5c54      	ldrb	r4, [r2, r1]
    7fd0:	0624      	lsls	r4, r4, #24
    7fd2:	431c      	orrs	r4, r3
    7fd4:	21fa      	movs	r1, #250	; 0xfa
    7fd6:	0089      	lsls	r1, r1, #2
    7fd8:	4b40      	ldr	r3, [pc, #256]	; (80dc <setLBTTimer+0x1e0>)
    7fda:	4798      	blx	r3
    7fdc:	1a23      	subs	r3, r4, r0
    7fde:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    7fe0:	2301      	movs	r3, #1
    7fe2:	425b      	negs	r3, r3
    7fe4:	4699      	mov	r9, r3
    bool found = 0;
    7fe6:	2300      	movs	r3, #0
    7fe8:	9303      	str	r3, [sp, #12]
    7fea:	e7bc      	b.n	7f66 <setLBTTimer+0x6a>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    7fec:	3658      	adds	r6, #88	; 0x58
    7fee:	00b6      	lsls	r6, r6, #2
    7ff0:	4b36      	ldr	r3, [pc, #216]	; (80cc <setLBTTimer+0x1d0>)
    7ff2:	4698      	mov	r8, r3
    7ff4:	4446      	add	r6, r8
    7ff6:	4663      	mov	r3, ip
    7ff8:	7233      	strb	r3, [r6, #8]
    7ffa:	7273      	strb	r3, [r6, #9]
    7ffc:	72b3      	strb	r3, [r6, #10]
    7ffe:	72f3      	strb	r3, [r6, #11]
	for(i = 0; i < RegParams.maxChannels; i++)
    8000:	3201      	adds	r2, #1
    8002:	b2d2      	uxtb	r2, r2
    8004:	0016      	movs	r6, r2
    8006:	42aa      	cmp	r2, r5
    8008:	da32      	bge.n	8070 <setLBTTimer+0x174>
		if(i != RegParams.lastUsedChannelIndex)
    800a:	4290      	cmp	r0, r2
    800c:	d0f8      	beq.n	8000 <setLBTTimer+0x104>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    800e:	0053      	lsls	r3, r2, #1
    8010:	4659      	mov	r1, fp
    8012:	5c5c      	ldrb	r4, [r3, r1]
    8014:	2c00      	cmp	r4, #0
    8016:	d0f3      	beq.n	8000 <setLBTTimer+0x104>
    8018:	0033      	movs	r3, r6
    801a:	3358      	adds	r3, #88	; 0x58
    801c:	009b      	lsls	r3, r3, #2
    801e:	4f2b      	ldr	r7, [pc, #172]	; (80cc <setLBTTimer+0x1d0>)
    8020:	46b8      	mov	r8, r7
    8022:	4443      	add	r3, r8
    8024:	7a1f      	ldrb	r7, [r3, #8]
    8026:	46ba      	mov	sl, r7
    8028:	7a5f      	ldrb	r7, [r3, #9]
    802a:	023f      	lsls	r7, r7, #8
    802c:	46b8      	mov	r8, r7
    802e:	4657      	mov	r7, sl
    8030:	4641      	mov	r1, r8
    8032:	430f      	orrs	r7, r1
    8034:	7a99      	ldrb	r1, [r3, #10]
    8036:	0409      	lsls	r1, r1, #16
    8038:	430f      	orrs	r7, r1
    803a:	7adb      	ldrb	r3, [r3, #11]
    803c:	061b      	lsls	r3, r3, #24
    803e:	433b      	orrs	r3, r7
    8040:	d0de      	beq.n	8000 <setLBTTimer+0x104>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    8042:	9f02      	ldr	r7, [sp, #8]
    8044:	42bb      	cmp	r3, r7
    8046:	d9d1      	bls.n	7fec <setLBTTimer+0xf0>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    8048:	1bdb      	subs	r3, r3, r7
    804a:	3658      	adds	r6, #88	; 0x58
    804c:	00b6      	lsls	r6, r6, #2
    804e:	491f      	ldr	r1, [pc, #124]	; (80cc <setLBTTimer+0x1d0>)
    8050:	4688      	mov	r8, r1
    8052:	4446      	add	r6, r8
    8054:	7233      	strb	r3, [r6, #8]
    8056:	0a19      	lsrs	r1, r3, #8
    8058:	7271      	strb	r1, [r6, #9]
    805a:	0c19      	lsrs	r1, r3, #16
    805c:	72b1      	strb	r1, [r6, #10]
    805e:	0e19      	lsrs	r1, r3, #24
    8060:	72f1      	strb	r1, [r6, #11]
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8062:	454b      	cmp	r3, r9
    8064:	d8cc      	bhi.n	8000 <setLBTTimer+0x104>
    8066:	2b00      	cmp	r3, #0
    8068:	d0ca      	beq.n	8000 <setLBTTimer+0x104>
    806a:	4699      	mov	r9, r3
					found = 1;
    806c:	9403      	str	r4, [sp, #12]
    806e:	e7c7      	b.n	8000 <setLBTTimer+0x104>
	if((found == 1) && minim)
    8070:	9b03      	ldr	r3, [sp, #12]
    8072:	2b00      	cmp	r3, #0
    8074:	d002      	beq.n	807c <setLBTTimer+0x180>
    8076:	464b      	mov	r3, r9
    8078:	2b00      	cmp	r3, #0
    807a:	d107      	bne.n	808c <setLBTTimer+0x190>
}
    807c:	2008      	movs	r0, #8
    807e:	b005      	add	sp, #20
    8080:	bc3c      	pop	{r2, r3, r4, r5}
    8082:	4690      	mov	r8, r2
    8084:	4699      	mov	r9, r3
    8086:	46a2      	mov	sl, r4
    8088:	46ab      	mov	fp, r5
    808a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    808c:	4b0f      	ldr	r3, [pc, #60]	; (80cc <setLBTTimer+0x1d0>)
    808e:	22d4      	movs	r2, #212	; 0xd4
    8090:	0052      	lsls	r2, r2, #1
    8092:	4649      	mov	r1, r9
    8094:	5499      	strb	r1, [r3, r2]
    8096:	464a      	mov	r2, r9
    8098:	0a11      	lsrs	r1, r2, #8
    809a:	001a      	movs	r2, r3
    809c:	32a9      	adds	r2, #169	; 0xa9
    809e:	32ff      	adds	r2, #255	; 0xff
    80a0:	7051      	strb	r1, [r2, #1]
    80a2:	4649      	mov	r1, r9
    80a4:	0c09      	lsrs	r1, r1, #16
    80a6:	7091      	strb	r1, [r2, #2]
    80a8:	4649      	mov	r1, r9
    80aa:	0e09      	lsrs	r1, r1, #24
    80ac:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    80ae:	21fa      	movs	r1, #250	; 0xfa
    80b0:	0089      	lsls	r1, r1, #2
    80b2:	464a      	mov	r2, r9
    80b4:	4351      	muls	r1, r2
    80b6:	22d6      	movs	r2, #214	; 0xd6
    80b8:	0052      	lsls	r2, r2, #1
    80ba:	5c98      	ldrb	r0, [r3, r2]
    80bc:	2300      	movs	r3, #0
    80be:	9300      	str	r3, [sp, #0]
    80c0:	4b07      	ldr	r3, [pc, #28]	; (80e0 <setLBTTimer+0x1e4>)
    80c2:	2200      	movs	r2, #0
    80c4:	4c07      	ldr	r4, [pc, #28]	; (80e4 <setLBTTimer+0x1e8>)
    80c6:	47a0      	blx	r4
    80c8:	e7d8      	b.n	807c <setLBTTimer+0x180>
    80ca:	46c0      	nop			; (mov r8, r8)
    80cc:	20001350 	.word	0x20001350
    80d0:	0000b04d 	.word	0x0000b04d
    80d4:	0000b1cd 	.word	0x0000b1cd
    80d8:	0000b061 	.word	0x0000b061
    80dc:	00012425 	.word	0x00012425
    80e0:	000080e9 	.word	0x000080e9
    80e4:	0000aeb5 	.word	0x0000aeb5

000080e8 <LBTChannelPauseCallback>:
{
    80e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    80ea:	46de      	mov	lr, fp
    80ec:	4657      	mov	r7, sl
    80ee:	464e      	mov	r6, r9
    80f0:	4645      	mov	r5, r8
    80f2:	b5e0      	push	{r5, r6, r7, lr}
    80f4:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    80f6:	232a      	movs	r3, #42	; 0x2a
    80f8:	4a49      	ldr	r2, [pc, #292]	; (8220 <LBTChannelPauseCallback+0x138>)
    80fa:	56d6      	ldrsb	r6, [r2, r3]
    80fc:	2e00      	cmp	r6, #0
    80fe:	dd68      	ble.n	81d2 <LBTChannelPauseCallback+0xea>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    8100:	0013      	movs	r3, r2
    8102:	7915      	ldrb	r5, [r2, #4]
    8104:	7952      	ldrb	r2, [r2, #5]
    8106:	0212      	lsls	r2, r2, #8
    8108:	432a      	orrs	r2, r5
    810a:	799d      	ldrb	r5, [r3, #6]
    810c:	042d      	lsls	r5, r5, #16
    810e:	432a      	orrs	r2, r5
    8110:	79dd      	ldrb	r5, [r3, #7]
    8112:	062d      	lsls	r5, r5, #24
    8114:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    8116:	22d4      	movs	r2, #212	; 0xd4
    8118:	0052      	lsls	r2, r2, #1
    811a:	5c9f      	ldrb	r7, [r3, r2]
    811c:	22aa      	movs	r2, #170	; 0xaa
    811e:	32ff      	adds	r2, #255	; 0xff
    8120:	5c9a      	ldrb	r2, [r3, r2]
    8122:	0212      	lsls	r2, r2, #8
    8124:	433a      	orrs	r2, r7
    8126:	21d5      	movs	r1, #213	; 0xd5
    8128:	0049      	lsls	r1, r1, #1
    812a:	5c5f      	ldrb	r7, [r3, r1]
    812c:	043f      	lsls	r7, r7, #16
    812e:	433a      	orrs	r2, r7
    8130:	21ac      	movs	r1, #172	; 0xac
    8132:	31ff      	adds	r1, #255	; 0xff
    8134:	5c5f      	ldrb	r7, [r3, r1]
    8136:	063f      	lsls	r7, r7, #24
    8138:	4317      	orrs	r7, r2
    813a:	9703      	str	r7, [sp, #12]
    813c:	2000      	movs	r0, #0
    813e:	2300      	movs	r3, #0
    8140:	2200      	movs	r2, #0
    8142:	4691      	mov	r9, r2
    8144:	3a01      	subs	r2, #1
    8146:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8148:	2200      	movs	r2, #0
    814a:	4694      	mov	ip, r2
    814c:	e00e      	b.n	816c <LBTChannelPauseCallback+0x84>
    814e:	3058      	adds	r0, #88	; 0x58
    8150:	0080      	lsls	r0, r0, #2
    8152:	4a33      	ldr	r2, [pc, #204]	; (8220 <LBTChannelPauseCallback+0x138>)
    8154:	4692      	mov	sl, r2
    8156:	4450      	add	r0, sl
    8158:	4662      	mov	r2, ip
    815a:	7202      	strb	r2, [r0, #8]
    815c:	7242      	strb	r2, [r0, #9]
    815e:	7282      	strb	r2, [r0, #10]
    8160:	72c2      	strb	r2, [r0, #11]
    for (i=0; i < RegParams.maxChannels; i++)
    8162:	3301      	adds	r3, #1
    8164:	b2db      	uxtb	r3, r3
    8166:	0018      	movs	r0, r3
    8168:	42b3      	cmp	r3, r6
    816a:	da2f      	bge.n	81cc <LBTChannelPauseCallback+0xe4>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    816c:	005a      	lsls	r2, r3, #1
    816e:	5d54      	ldrb	r4, [r2, r5]
    8170:	2c00      	cmp	r4, #0
    8172:	d0f6      	beq.n	8162 <LBTChannelPauseCallback+0x7a>
    8174:	0002      	movs	r2, r0
    8176:	3258      	adds	r2, #88	; 0x58
    8178:	0092      	lsls	r2, r2, #2
    817a:	4929      	ldr	r1, [pc, #164]	; (8220 <LBTChannelPauseCallback+0x138>)
    817c:	468a      	mov	sl, r1
    817e:	4452      	add	r2, sl
    8180:	7a17      	ldrb	r7, [r2, #8]
    8182:	46bb      	mov	fp, r7
    8184:	7a57      	ldrb	r7, [r2, #9]
    8186:	023f      	lsls	r7, r7, #8
    8188:	46ba      	mov	sl, r7
    818a:	465f      	mov	r7, fp
    818c:	4651      	mov	r1, sl
    818e:	430f      	orrs	r7, r1
    8190:	7a91      	ldrb	r1, [r2, #10]
    8192:	0409      	lsls	r1, r1, #16
    8194:	430f      	orrs	r7, r1
    8196:	7ad2      	ldrb	r2, [r2, #11]
    8198:	0612      	lsls	r2, r2, #24
    819a:	433a      	orrs	r2, r7
    819c:	d0e1      	beq.n	8162 <LBTChannelPauseCallback+0x7a>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    819e:	9f03      	ldr	r7, [sp, #12]
    81a0:	42ba      	cmp	r2, r7
    81a2:	d9d4      	bls.n	814e <LBTChannelPauseCallback+0x66>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    81a4:	1bd2      	subs	r2, r2, r7
    81a6:	3058      	adds	r0, #88	; 0x58
    81a8:	0080      	lsls	r0, r0, #2
    81aa:	491d      	ldr	r1, [pc, #116]	; (8220 <LBTChannelPauseCallback+0x138>)
    81ac:	468a      	mov	sl, r1
    81ae:	4450      	add	r0, sl
    81b0:	7202      	strb	r2, [r0, #8]
    81b2:	0a11      	lsrs	r1, r2, #8
    81b4:	7241      	strb	r1, [r0, #9]
    81b6:	0c11      	lsrs	r1, r2, #16
    81b8:	7281      	strb	r1, [r0, #10]
    81ba:	0e11      	lsrs	r1, r2, #24
    81bc:	72c1      	strb	r1, [r0, #11]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    81be:	4542      	cmp	r2, r8
    81c0:	d8cf      	bhi.n	8162 <LBTChannelPauseCallback+0x7a>
    81c2:	2a00      	cmp	r2, #0
    81c4:	d0cd      	beq.n	8162 <LBTChannelPauseCallback+0x7a>
                found = 1;
    81c6:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    81c8:	4690      	mov	r8, r2
    81ca:	e7ca      	b.n	8162 <LBTChannelPauseCallback+0x7a>
    if ( found == 1 )
    81cc:	464b      	mov	r3, r9
    81ce:	2b00      	cmp	r3, #0
    81d0:	d106      	bne.n	81e0 <LBTChannelPauseCallback+0xf8>
}
    81d2:	b005      	add	sp, #20
    81d4:	bc3c      	pop	{r2, r3, r4, r5}
    81d6:	4690      	mov	r8, r2
    81d8:	4699      	mov	r9, r3
    81da:	46a2      	mov	sl, r4
    81dc:	46ab      	mov	fp, r5
    81de:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    81e0:	4b0f      	ldr	r3, [pc, #60]	; (8220 <LBTChannelPauseCallback+0x138>)
    81e2:	22d4      	movs	r2, #212	; 0xd4
    81e4:	0052      	lsls	r2, r2, #1
    81e6:	4641      	mov	r1, r8
    81e8:	5499      	strb	r1, [r3, r2]
    81ea:	4642      	mov	r2, r8
    81ec:	0a11      	lsrs	r1, r2, #8
    81ee:	001a      	movs	r2, r3
    81f0:	32a9      	adds	r2, #169	; 0xa9
    81f2:	32ff      	adds	r2, #255	; 0xff
    81f4:	7051      	strb	r1, [r2, #1]
    81f6:	4641      	mov	r1, r8
    81f8:	0c09      	lsrs	r1, r1, #16
    81fa:	7091      	strb	r1, [r2, #2]
    81fc:	4641      	mov	r1, r8
    81fe:	0e09      	lsrs	r1, r1, #24
    8200:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    8202:	21fa      	movs	r1, #250	; 0xfa
    8204:	0089      	lsls	r1, r1, #2
    8206:	4642      	mov	r2, r8
    8208:	4351      	muls	r1, r2
    820a:	22d6      	movs	r2, #214	; 0xd6
    820c:	0052      	lsls	r2, r2, #1
    820e:	5c98      	ldrb	r0, [r3, r2]
    8210:	2300      	movs	r3, #0
    8212:	9300      	str	r3, [sp, #0]
    8214:	4b03      	ldr	r3, [pc, #12]	; (8224 <LBTChannelPauseCallback+0x13c>)
    8216:	2200      	movs	r2, #0
    8218:	4c03      	ldr	r4, [pc, #12]	; (8228 <LBTChannelPauseCallback+0x140>)
    821a:	47a0      	blx	r4
}
    821c:	e7d9      	b.n	81d2 <LBTChannelPauseCallback+0xea>
    821e:	46c0      	nop			; (mov r8, r8)
    8220:	20001350 	.word	0x20001350
    8224:	000080e9 	.word	0x000080e9
    8228:	0000aeb5 	.word	0x0000aeb5

0000822c <JoinDutyCycleCallback>:
{   
    822c:	b510      	push	{r4, lr}
    822e:	b082      	sub	sp, #8
	if(RegParams.pJoinDutyCycleTimer->remainingtime!=0)
    8230:	492e      	ldr	r1, [pc, #184]	; (82ec <JoinDutyCycleCallback+0xc0>)
    8232:	7d0b      	ldrb	r3, [r1, #20]
    8234:	7d4a      	ldrb	r2, [r1, #21]
    8236:	0212      	lsls	r2, r2, #8
    8238:	431a      	orrs	r2, r3
    823a:	7d8b      	ldrb	r3, [r1, #22]
    823c:	041b      	lsls	r3, r3, #16
    823e:	431a      	orrs	r2, r3
    8240:	7dcb      	ldrb	r3, [r1, #23]
    8242:	061b      	lsls	r3, r3, #24
    8244:	4313      	orrs	r3, r2
    8246:	7919      	ldrb	r1, [r3, #4]
    8248:	795a      	ldrb	r2, [r3, #5]
    824a:	0212      	lsls	r2, r2, #8
    824c:	430a      	orrs	r2, r1
    824e:	7999      	ldrb	r1, [r3, #6]
    8250:	0409      	lsls	r1, r1, #16
    8252:	430a      	orrs	r2, r1
    8254:	79d9      	ldrb	r1, [r3, #7]
    8256:	0609      	lsls	r1, r1, #24
    8258:	4311      	orrs	r1, r2
    825a:	d03c      	beq.n	82d6 <JoinDutyCycleCallback+0xaa>
		if(RegParams.pJoinDutyCycleTimer->remainingtime>US_TO_MS(SWTIMER_MAX_TIMEOUT))
    825c:	4a24      	ldr	r2, [pc, #144]	; (82f0 <JoinDutyCycleCallback+0xc4>)
    825e:	4291      	cmp	r1, r2
    8260:	d91e      	bls.n	82a0 <JoinDutyCycleCallback+0x74>
			RegParams.pJoinDutyCycleTimer->remainingtime = RegParams.pJoinDutyCycleTimer->remainingtime-(US_TO_MS(SWTIMER_MAX_TIMEOUT));
    8262:	4a24      	ldr	r2, [pc, #144]	; (82f4 <JoinDutyCycleCallback+0xc8>)
    8264:	4694      	mov	ip, r2
    8266:	4461      	add	r1, ip
    8268:	7119      	strb	r1, [r3, #4]
    826a:	0a0a      	lsrs	r2, r1, #8
    826c:	715a      	strb	r2, [r3, #5]
    826e:	0c0a      	lsrs	r2, r1, #16
    8270:	719a      	strb	r2, [r3, #6]
    8272:	0e09      	lsrs	r1, r1, #24
    8274:	71d9      	strb	r1, [r3, #7]
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    8276:	491d      	ldr	r1, [pc, #116]	; (82ec <JoinDutyCycleCallback+0xc0>)
    8278:	7d0b      	ldrb	r3, [r1, #20]
    827a:	7d4a      	ldrb	r2, [r1, #21]
    827c:	0212      	lsls	r2, r2, #8
    827e:	431a      	orrs	r2, r3
    8280:	7d8b      	ldrb	r3, [r1, #22]
    8282:	041b      	lsls	r3, r3, #16
    8284:	431a      	orrs	r2, r3
    8286:	7dcb      	ldrb	r3, [r1, #23]
    8288:	061b      	lsls	r3, r3, #24
    828a:	4313      	orrs	r3, r2
    828c:	7a18      	ldrb	r0, [r3, #8]
    828e:	2300      	movs	r3, #0
    8290:	9300      	str	r3, [sp, #0]
    8292:	4b19      	ldr	r3, [pc, #100]	; (82f8 <JoinDutyCycleCallback+0xcc>)
    8294:	2200      	movs	r2, #0
    8296:	4919      	ldr	r1, [pc, #100]	; (82fc <JoinDutyCycleCallback+0xd0>)
    8298:	4c19      	ldr	r4, [pc, #100]	; (8300 <JoinDutyCycleCallback+0xd4>)
    829a:	47a0      	blx	r4
}
    829c:	b002      	add	sp, #8
    829e:	bd10      	pop	{r4, pc}
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.pJoinDutyCycleTimer->remainingtime), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    82a0:	22fa      	movs	r2, #250	; 0xfa
    82a2:	0092      	lsls	r2, r2, #2
    82a4:	4351      	muls	r1, r2
    82a6:	7a18      	ldrb	r0, [r3, #8]
    82a8:	2300      	movs	r3, #0
    82aa:	9300      	str	r3, [sp, #0]
    82ac:	4b12      	ldr	r3, [pc, #72]	; (82f8 <JoinDutyCycleCallback+0xcc>)
    82ae:	2200      	movs	r2, #0
    82b0:	4c13      	ldr	r4, [pc, #76]	; (8300 <JoinDutyCycleCallback+0xd4>)
    82b2:	47a0      	blx	r4
			RegParams.pJoinDutyCycleTimer->remainingtime =0;
    82b4:	490d      	ldr	r1, [pc, #52]	; (82ec <JoinDutyCycleCallback+0xc0>)
    82b6:	7d0b      	ldrb	r3, [r1, #20]
    82b8:	7d4a      	ldrb	r2, [r1, #21]
    82ba:	0212      	lsls	r2, r2, #8
    82bc:	431a      	orrs	r2, r3
    82be:	7d8b      	ldrb	r3, [r1, #22]
    82c0:	041b      	lsls	r3, r3, #16
    82c2:	431a      	orrs	r2, r3
    82c4:	7dcb      	ldrb	r3, [r1, #23]
    82c6:	061b      	lsls	r3, r3, #24
    82c8:	4313      	orrs	r3, r2
    82ca:	2200      	movs	r2, #0
    82cc:	711a      	strb	r2, [r3, #4]
    82ce:	715a      	strb	r2, [r3, #5]
    82d0:	719a      	strb	r2, [r3, #6]
    82d2:	71da      	strb	r2, [r3, #7]
    82d4:	e7e2      	b.n	829c <JoinDutyCycleCallback+0x70>
	SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    82d6:	7a18      	ldrb	r0, [r3, #8]
    82d8:	4b0a      	ldr	r3, [pc, #40]	; (8304 <JoinDutyCycleCallback+0xd8>)
    82da:	4798      	blx	r3
	RegParams.joinDutyCycleTimeout = 0;
    82dc:	4b03      	ldr	r3, [pc, #12]	; (82ec <JoinDutyCycleCallback+0xc0>)
    82de:	333e      	adds	r3, #62	; 0x3e
    82e0:	2200      	movs	r2, #0
    82e2:	701a      	strb	r2, [r3, #0]
    82e4:	705a      	strb	r2, [r3, #1]
    82e6:	709a      	strb	r2, [r3, #2]
    82e8:	70da      	strb	r2, [r3, #3]
}
    82ea:	e7d7      	b.n	829c <JoinDutyCycleCallback+0x70>
    82ec:	20001350 	.word	0x20001350
    82f0:	0020c49b 	.word	0x0020c49b
    82f4:	ffdf3b65 	.word	0xffdf3b65
    82f8:	0000822d 	.word	0x0000822d
    82fc:	7fffffff 	.word	0x7fffffff
    8300:	0000aeb5 	.word	0x0000aeb5
    8304:	0000b1cd 	.word	0x0000b1cd

00008308 <JoinBackoffCallback>:
{
    8308:	b510      	push	{r4, lr}
    830a:	b082      	sub	sp, #8
	RegParams.joinbccount ++;
    830c:	4b0c      	ldr	r3, [pc, #48]	; (8340 <JoinBackoffCallback+0x38>)
    830e:	2142      	movs	r1, #66	; 0x42
    8310:	5c5a      	ldrb	r2, [r3, r1]
    8312:	3201      	adds	r2, #1
    8314:	545a      	strb	r2, [r3, r1]
	SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    8316:	7e19      	ldrb	r1, [r3, #24]
    8318:	7e5a      	ldrb	r2, [r3, #25]
    831a:	0212      	lsls	r2, r2, #8
    831c:	4311      	orrs	r1, r2
    831e:	7e9a      	ldrb	r2, [r3, #26]
    8320:	0412      	lsls	r2, r2, #16
    8322:	430a      	orrs	r2, r1
    8324:	7edb      	ldrb	r3, [r3, #27]
    8326:	061b      	lsls	r3, r3, #24
    8328:	4313      	orrs	r3, r2
    832a:	7818      	ldrb	r0, [r3, #0]
    832c:	2300      	movs	r3, #0
    832e:	9300      	str	r3, [sp, #0]
    8330:	4b04      	ldr	r3, [pc, #16]	; (8344 <JoinBackoffCallback+0x3c>)
    8332:	2200      	movs	r2, #0
    8334:	4904      	ldr	r1, [pc, #16]	; (8348 <JoinBackoffCallback+0x40>)
    8336:	4c05      	ldr	r4, [pc, #20]	; (834c <JoinBackoffCallback+0x44>)
    8338:	47a0      	blx	r4
}
    833a:	b002      	add	sp, #8
    833c:	bd10      	pop	{r4, pc}
    833e:	46c0      	nop			; (mov r8, r8)
    8340:	20001350 	.word	0x20001350
    8344:	00008309 	.word	0x00008309
    8348:	6b49d200 	.word	0x6b49d200
    834c:	0000aeb5 	.word	0x0000aeb5

00008350 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    8350:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    8352:	230f      	movs	r3, #15
    8354:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    8356:	2124      	movs	r1, #36	; 0x24
    8358:	4807      	ldr	r0, [pc, #28]	; (8378 <ValidateDataRangeT2+0x28>)
    835a:	5c41      	ldrb	r1, [r0, r1]
		retVal = LORAWAN_INVALID_PARAMETER;
    835c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    835e:	428b      	cmp	r3, r1
    8360:	d900      	bls.n	8364 <ValidateDataRangeT2+0x14>
}
    8362:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    8364:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    8366:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    8368:	428a      	cmp	r2, r1
    836a:	d8fa      	bhi.n	8362 <ValidateDataRangeT2+0x12>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    836c:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    836e:	4293      	cmp	r3, r2
    8370:	d9f7      	bls.n	8362 <ValidateDataRangeT2+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    8372:	3002      	adds	r0, #2
	return retVal;
    8374:	e7f5      	b.n	8362 <ValidateDataRangeT2+0x12>
    8376:	46c0      	nop			; (mov r8, r8)
    8378:	20001350 	.word	0x20001350

0000837c <setDataRangeT2>:
{
    837c:	b5f0      	push	{r4, r5, r6, r7, lr}
    837e:	46c6      	mov	lr, r8
    8380:	b500      	push	{lr}
    8382:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    8384:	780d      	ldrb	r5, [r1, #0]
    8386:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    8388:	ab01      	add	r3, sp, #4
    838a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    838c:	2201      	movs	r2, #1
    838e:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    8390:	2012      	movs	r0, #18
    8392:	4b24      	ldr	r3, [pc, #144]	; (8424 <setDataRangeT2+0xa8>)
    8394:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    8396:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    8398:	2808      	cmp	r0, #8
    839a:	d004      	beq.n	83a6 <setDataRangeT2+0x2a>
}
    839c:	0020      	movs	r0, r4
    839e:	b002      	add	sp, #8
    83a0:	bc04      	pop	{r2}
    83a2:	4690      	mov	r8, r2
    83a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    83a6:	a901      	add	r1, sp, #4
    83a8:	300d      	adds	r0, #13
    83aa:	4b1f      	ldr	r3, [pc, #124]	; (8428 <setDataRangeT2+0xac>)
    83ac:	4798      	blx	r3
    83ae:	0004      	movs	r4, r0
    83b0:	2808      	cmp	r0, #8
    83b2:	d001      	beq.n	83b8 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    83b4:	240a      	movs	r4, #10
    83b6:	e7f1      	b.n	839c <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    83b8:	4f1c      	ldr	r7, [pc, #112]	; (842c <setDataRangeT2+0xb0>)
    83ba:	793b      	ldrb	r3, [r7, #4]
    83bc:	797a      	ldrb	r2, [r7, #5]
    83be:	0212      	lsls	r2, r2, #8
    83c0:	431a      	orrs	r2, r3
    83c2:	79bb      	ldrb	r3, [r7, #6]
    83c4:	041b      	lsls	r3, r3, #16
    83c6:	431a      	orrs	r2, r3
    83c8:	79fb      	ldrb	r3, [r7, #7]
    83ca:	061b      	lsls	r3, r3, #24
    83cc:	4313      	orrs	r3, r2
    83ce:	006a      	lsls	r2, r5, #1
    83d0:	4690      	mov	r8, r2
    83d2:	4443      	add	r3, r8
    83d4:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    83d6:	4b16      	ldr	r3, [pc, #88]	; (8430 <setDataRangeT2+0xb4>)
    83d8:	5cfb      	ldrb	r3, [r7, r3]
    83da:	4a16      	ldr	r2, [pc, #88]	; (8434 <setDataRangeT2+0xb8>)
    83dc:	5cb8      	ldrb	r0, [r7, r2]
    83de:	0200      	lsls	r0, r0, #8
    83e0:	4318      	orrs	r0, r3
    83e2:	b2c1      	uxtb	r1, r0
    83e4:	0a00      	lsrs	r0, r0, #8
    83e6:	4e14      	ldr	r6, [pc, #80]	; (8438 <setDataRangeT2+0xbc>)
    83e8:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    83ea:	7a3b      	ldrb	r3, [r7, #8]
    83ec:	7a7a      	ldrb	r2, [r7, #9]
    83ee:	0212      	lsls	r2, r2, #8
    83f0:	431a      	orrs	r2, r3
    83f2:	7abb      	ldrb	r3, [r7, #10]
    83f4:	041b      	lsls	r3, r3, #16
    83f6:	431a      	orrs	r2, r3
    83f8:	7afb      	ldrb	r3, [r7, #11]
    83fa:	061b      	lsls	r3, r3, #24
    83fc:	4313      	orrs	r3, r2
    83fe:	4445      	add	r5, r8
    8400:	00ad      	lsls	r5, r5, #2
    8402:	195d      	adds	r5, r3, r5
    8404:	7aeb      	ldrb	r3, [r5, #11]
    8406:	2202      	movs	r2, #2
    8408:	4313      	orrs	r3, r2
    840a:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    840c:	2384      	movs	r3, #132	; 0x84
    840e:	009b      	lsls	r3, r3, #2
    8410:	5cfb      	ldrb	r3, [r7, r3]
    8412:	4a0a      	ldr	r2, [pc, #40]	; (843c <setDataRangeT2+0xc0>)
    8414:	5cb8      	ldrb	r0, [r7, r2]
    8416:	0200      	lsls	r0, r0, #8
    8418:	4318      	orrs	r0, r3
    841a:	b2c1      	uxtb	r1, r0
    841c:	0a00      	lsrs	r0, r0, #8
    841e:	47b0      	blx	r6
    8420:	e7bc      	b.n	839c <setDataRangeT2+0x20>
    8422:	46c0      	nop			; (mov r8, r8)
    8424:	00008351 	.word	0x00008351
    8428:	00005c01 	.word	0x00005c01
    842c:	20001350 	.word	0x20001350
    8430:	0000020e 	.word	0x0000020e
    8434:	0000020f 	.word	0x0000020f
    8438:	0000a0e1 	.word	0x0000a0e1
    843c:	00000211 	.word	0x00000211

00008440 <LORAREG_GetAttr_MaxPayloadT3>:
{
    8440:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    8442:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    8444:	2124      	movs	r1, #36	; 0x24
    8446:	4816      	ldr	r0, [pc, #88]	; (84a0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    8448:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    844a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    844c:	4299      	cmp	r1, r3
    844e:	d215      	bcs.n	847c <LORAREG_GetAttr_MaxPayloadT3+0x3c>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    8450:	21e1      	movs	r1, #225	; 0xe1
    8452:	0049      	lsls	r1, r1, #1
    8454:	4c12      	ldr	r4, [pc, #72]	; (84a0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    8456:	5c61      	ldrb	r1, [r4, r1]
    8458:	07c9      	lsls	r1, r1, #31
    845a:	d411      	bmi.n	8480 <LORAREG_GetAttr_MaxPayloadT3+0x40>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    845c:	4d10      	ldr	r5, [pc, #64]	; (84a0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    845e:	7829      	ldrb	r1, [r5, #0]
    8460:	786c      	ldrb	r4, [r5, #1]
    8462:	0224      	lsls	r4, r4, #8
    8464:	430c      	orrs	r4, r1
    8466:	78a9      	ldrb	r1, [r5, #2]
    8468:	0409      	lsls	r1, r1, #16
    846a:	430c      	orrs	r4, r1
    846c:	78e9      	ldrb	r1, [r5, #3]
    846e:	0609      	lsls	r1, r1, #24
    8470:	4321      	orrs	r1, r4
    8472:	00db      	lsls	r3, r3, #3
    8474:	185b      	adds	r3, r3, r1
    8476:	789b      	ldrb	r3, [r3, #2]
    8478:	7013      	strb	r3, [r2, #0]
}
    847a:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    847c:	3802      	subs	r0, #2
    847e:	e7e7      	b.n	8450 <LORAREG_GetAttr_MaxPayloadT3+0x10>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    8480:	0025      	movs	r5, r4
    8482:	7821      	ldrb	r1, [r4, #0]
    8484:	7864      	ldrb	r4, [r4, #1]
    8486:	0224      	lsls	r4, r4, #8
    8488:	430c      	orrs	r4, r1
    848a:	78a9      	ldrb	r1, [r5, #2]
    848c:	0409      	lsls	r1, r1, #16
    848e:	430c      	orrs	r4, r1
    8490:	78e9      	ldrb	r1, [r5, #3]
    8492:	0609      	lsls	r1, r1, #24
    8494:	4321      	orrs	r1, r4
    8496:	00db      	lsls	r3, r3, #3
    8498:	1859      	adds	r1, r3, r1
    849a:	78cb      	ldrb	r3, [r1, #3]
    849c:	7013      	strb	r3, [r2, #0]
    849e:	e7ec      	b.n	847a <LORAREG_GetAttr_MaxPayloadT3+0x3a>
    84a0:	20001350 	.word	0x20001350

000084a4 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    84a4:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    84a6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    84a8:	2124      	movs	r1, #36	; 0x24
    84aa:	480d      	ldr	r0, [pc, #52]	; (84e0 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    84ac:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    84ae:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    84b0:	4299      	cmp	r1, r3
    84b2:	d200      	bcs.n	84b6 <LORAREG_GetAttr_RxWindowSizeT2+0x12>
}
    84b4:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    84b6:	4c0a      	ldr	r4, [pc, #40]	; (84e0 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    84b8:	7821      	ldrb	r1, [r4, #0]
    84ba:	7860      	ldrb	r0, [r4, #1]
    84bc:	0200      	lsls	r0, r0, #8
    84be:	4308      	orrs	r0, r1
    84c0:	78a1      	ldrb	r1, [r4, #2]
    84c2:	0409      	lsls	r1, r1, #16
    84c4:	4308      	orrs	r0, r1
    84c6:	78e1      	ldrb	r1, [r4, #3]
    84c8:	0609      	lsls	r1, r1, #24
    84ca:	4301      	orrs	r1, r0
    84cc:	00db      	lsls	r3, r3, #3
    84ce:	5c58      	ldrb	r0, [r3, r1]
    84d0:	185b      	adds	r3, r3, r1
    84d2:	785b      	ldrb	r3, [r3, #1]
    84d4:	021b      	lsls	r3, r3, #8
    84d6:	4303      	orrs	r3, r0
    84d8:	8013      	strh	r3, [r2, #0]
	return result;
    84da:	2008      	movs	r0, #8
    84dc:	e7ea      	b.n	84b4 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
    84de:	46c0      	nop			; (mov r8, r8)
    84e0:	20001350 	.word	0x20001350

000084e4 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    84e4:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    84e6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    84e8:	2124      	movs	r1, #36	; 0x24
    84ea:	480c      	ldr	r0, [pc, #48]	; (851c <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    84ec:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    84ee:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    84f0:	4299      	cmp	r1, r3
    84f2:	d200      	bcs.n	84f6 <LORAREG_GetAttr_RxWindowOffsetT2+0x12>
}
    84f4:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    84f6:	4c09      	ldr	r4, [pc, #36]	; (851c <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    84f8:	7821      	ldrb	r1, [r4, #0]
    84fa:	7860      	ldrb	r0, [r4, #1]
    84fc:	0200      	lsls	r0, r0, #8
    84fe:	4308      	orrs	r0, r1
    8500:	78a1      	ldrb	r1, [r4, #2]
    8502:	0409      	lsls	r1, r1, #16
    8504:	4308      	orrs	r0, r1
    8506:	78e1      	ldrb	r1, [r4, #3]
    8508:	0609      	lsls	r1, r1, #24
    850a:	4301      	orrs	r1, r0
    850c:	00db      	lsls	r3, r3, #3
    850e:	185b      	adds	r3, r3, r1
    8510:	791b      	ldrb	r3, [r3, #4]
    8512:	b25b      	sxtb	r3, r3
    8514:	7013      	strb	r3, [r2, #0]
	return result;
    8516:	2008      	movs	r0, #8
    8518:	e7ec      	b.n	84f4 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
    851a:	46c0      	nop			; (mov r8, r8)
    851c:	20001350 	.word	0x20001350

00008520 <LORAREG_GetAttr_MaxPayloadT2>:
{
    8520:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    8522:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    8524:	2124      	movs	r1, #36	; 0x24
    8526:	480b      	ldr	r0, [pc, #44]	; (8554 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    8528:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    852a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    852c:	4299      	cmp	r1, r3
    852e:	d200      	bcs.n	8532 <LORAREG_GetAttr_MaxPayloadT2+0x12>
}
    8530:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    8532:	4c08      	ldr	r4, [pc, #32]	; (8554 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    8534:	7821      	ldrb	r1, [r4, #0]
    8536:	7860      	ldrb	r0, [r4, #1]
    8538:	0200      	lsls	r0, r0, #8
    853a:	4308      	orrs	r0, r1
    853c:	78a1      	ldrb	r1, [r4, #2]
    853e:	0409      	lsls	r1, r1, #16
    8540:	4308      	orrs	r0, r1
    8542:	78e1      	ldrb	r1, [r4, #3]
    8544:	0609      	lsls	r1, r1, #24
    8546:	4301      	orrs	r1, r0
    8548:	00db      	lsls	r3, r3, #3
    854a:	185b      	adds	r3, r3, r1
    854c:	789b      	ldrb	r3, [r3, #2]
    854e:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8550:	2008      	movs	r0, #8
	return result;
    8552:	e7ed      	b.n	8530 <LORAREG_GetAttr_MaxPayloadT2+0x10>
    8554:	20001350 	.word	0x20001350

00008558 <LORAREG_GetAttr_ModulationAttrT2>:
{
    8558:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    855a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    855c:	2124      	movs	r1, #36	; 0x24
    855e:	480b      	ldr	r0, [pc, #44]	; (858c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    8560:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    8562:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    8564:	4299      	cmp	r1, r3
    8566:	d200      	bcs.n	856a <LORAREG_GetAttr_ModulationAttrT2+0x12>
}
    8568:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    856a:	4c08      	ldr	r4, [pc, #32]	; (858c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    856c:	7821      	ldrb	r1, [r4, #0]
    856e:	7860      	ldrb	r0, [r4, #1]
    8570:	0200      	lsls	r0, r0, #8
    8572:	4308      	orrs	r0, r1
    8574:	78a1      	ldrb	r1, [r4, #2]
    8576:	0409      	lsls	r1, r1, #16
    8578:	4308      	orrs	r0, r1
    857a:	78e1      	ldrb	r1, [r4, #3]
    857c:	0609      	lsls	r1, r1, #24
    857e:	4301      	orrs	r1, r0
    8580:	00db      	lsls	r3, r3, #3
    8582:	185b      	adds	r3, r3, r1
    8584:	79db      	ldrb	r3, [r3, #7]
    8586:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8588:	2008      	movs	r0, #8
	return result;
    858a:	e7ed      	b.n	8568 <LORAREG_GetAttr_ModulationAttrT2+0x10>
    858c:	20001350 	.word	0x20001350

00008590 <LORAREG_GetAttr_BandwidthAttrT2>:
{
    8590:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    8592:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    8594:	2124      	movs	r1, #36	; 0x24
    8596:	480b      	ldr	r0, [pc, #44]	; (85c4 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    8598:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    859a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    859c:	4299      	cmp	r1, r3
    859e:	d200      	bcs.n	85a2 <LORAREG_GetAttr_BandwidthAttrT2+0x12>
}
    85a0:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    85a2:	4c08      	ldr	r4, [pc, #32]	; (85c4 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    85a4:	7821      	ldrb	r1, [r4, #0]
    85a6:	7860      	ldrb	r0, [r4, #1]
    85a8:	0200      	lsls	r0, r0, #8
    85aa:	4308      	orrs	r0, r1
    85ac:	78a1      	ldrb	r1, [r4, #2]
    85ae:	0409      	lsls	r1, r1, #16
    85b0:	4308      	orrs	r0, r1
    85b2:	78e1      	ldrb	r1, [r4, #3]
    85b4:	0609      	lsls	r1, r1, #24
    85b6:	4301      	orrs	r1, r0
    85b8:	00db      	lsls	r3, r3, #3
    85ba:	185b      	adds	r3, r3, r1
    85bc:	799b      	ldrb	r3, [r3, #6]
    85be:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    85c0:	2008      	movs	r0, #8
	return result;
    85c2:	e7ed      	b.n	85a0 <LORAREG_GetAttr_BandwidthAttrT2+0x10>
    85c4:	20001350 	.word	0x20001350

000085c8 <LORAREG_GetAttr_SpreadFactorT2>:
{
    85c8:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    85ca:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    85cc:	2124      	movs	r1, #36	; 0x24
    85ce:	480b      	ldr	r0, [pc, #44]	; (85fc <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    85d0:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    85d2:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    85d4:	4299      	cmp	r1, r3
    85d6:	d200      	bcs.n	85da <LORAREG_GetAttr_SpreadFactorT2+0x12>
}
    85d8:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    85da:	4c08      	ldr	r4, [pc, #32]	; (85fc <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    85dc:	7821      	ldrb	r1, [r4, #0]
    85de:	7860      	ldrb	r0, [r4, #1]
    85e0:	0200      	lsls	r0, r0, #8
    85e2:	4308      	orrs	r0, r1
    85e4:	78a1      	ldrb	r1, [r4, #2]
    85e6:	0409      	lsls	r1, r1, #16
    85e8:	4308      	orrs	r0, r1
    85ea:	78e1      	ldrb	r1, [r4, #3]
    85ec:	0609      	lsls	r1, r1, #24
    85ee:	4301      	orrs	r1, r0
    85f0:	00db      	lsls	r3, r3, #3
    85f2:	185b      	adds	r3, r3, r1
    85f4:	795b      	ldrb	r3, [r3, #5]
    85f6:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    85f8:	2008      	movs	r0, #8
	return result;
    85fa:	e7ed      	b.n	85d8 <LORAREG_GetAttr_SpreadFactorT2+0x10>
    85fc:	20001350 	.word	0x20001350

00008600 <ValidateChMaskChCntl>:
{
    8600:	b510      	push	{r4, lr}
    8602:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    8604:	ac01      	add	r4, sp, #4
    8606:	2204      	movs	r2, #4
    8608:	0020      	movs	r0, r4
    860a:	4b09      	ldr	r3, [pc, #36]	; (8630 <ValidateChMaskChCntl+0x30>)
    860c:	4798      	blx	r3
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    860e:	8863      	ldrh	r3, [r4, #2]
    8610:	2b00      	cmp	r3, #0
    8612:	d104      	bne.n	861e <ValidateChMaskChCntl+0x1e>
    8614:	ab01      	add	r3, sp, #4
    8616:	781b      	ldrb	r3, [r3, #0]
        result = LORAWAN_INVALID_PARAMETER;
    8618:	200a      	movs	r0, #10
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    861a:	2b07      	cmp	r3, #7
    861c:	d006      	beq.n	862c <ValidateChMaskChCntl+0x2c>
		result = ((ValidateChannelMask(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) | (ValidateChannelMaskCntl(CHANNEL_MASK_CNTL,  (void *)&chMaskchCntl.chnlMaskCntl)));
    861e:	a901      	add	r1, sp, #4
    8620:	201b      	movs	r0, #27
    8622:	4b04      	ldr	r3, [pc, #16]	; (8634 <ValidateChMaskChCntl+0x34>)
    8624:	4798      	blx	r3
    8626:	2308      	movs	r3, #8
    8628:	4318      	orrs	r0, r3
    862a:	b2c0      	uxtb	r0, r0
}
    862c:	b002      	add	sp, #8
    862e:	bd10      	pop	{r4, pc}
    8630:	00015bd5 	.word	0x00015bd5
    8634:	00005d09 	.word	0x00005d09

00008638 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    8638:	b5f0      	push	{r4, r5, r6, r7, lr}
    863a:	b083      	sub	sp, #12
    863c:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    863e:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    8640:	2324      	movs	r3, #36	; 0x24
    8642:	4a2e      	ldr	r2, [pc, #184]	; (86fc <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    8644:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    8646:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    8648:	42a3      	cmp	r3, r4
    864a:	d205      	bcs.n	8658 <LORAREG_GetAttr_NewTxChConfigT2+0x20>
}
    864c:	b003      	add	sp, #12
    864e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    8650:	2900      	cmp	r1, #0
    8652:	d10f      	bne.n	8674 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
		currDr = DR2;
    8654:	2402      	movs	r4, #2
    8656:	e00d      	b.n	8674 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    8658:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    865a:	232d      	movs	r3, #45	; 0x2d
    865c:	4a27      	ldr	r2, [pc, #156]	; (86fc <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    865e:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    8660:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    8662:	429e      	cmp	r6, r3
    8664:	dcf2      	bgt.n	864c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    8666:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    8668:	232e      	movs	r3, #46	; 0x2e
    866a:	5cd2      	ldrb	r2, [r2, r3]
    866c:	4b24      	ldr	r3, [pc, #144]	; (8700 <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    866e:	4113      	asrs	r3, r2
    8670:	07db      	lsls	r3, r3, #31
    8672:	d4ed      	bmi.n	8650 <LORAREG_GetAttr_NewTxChConfigT2+0x18>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    8674:	232a      	movs	r3, #42	; 0x2a
    8676:	4a21      	ldr	r2, [pc, #132]	; (86fc <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    8678:	5cd0      	ldrb	r0, [r2, r3]
    867a:	466b      	mov	r3, sp
    867c:	3307      	adds	r3, #7
    867e:	0022      	movs	r2, r4
    8680:	4f20      	ldr	r7, [pc, #128]	; (8704 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    8682:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    8684:	2808      	cmp	r0, #8
    8686:	d1e1      	bne.n	864c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		RegParams.lastUsedChannelIndex = channelIndex;
    8688:	466b      	mov	r3, sp
    868a:	79df      	ldrb	r7, [r3, #7]
    868c:	4b1b      	ldr	r3, [pc, #108]	; (86fc <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    868e:	222f      	movs	r2, #47	; 0x2f
    8690:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    8692:	7a19      	ldrb	r1, [r3, #8]
    8694:	7a5a      	ldrb	r2, [r3, #9]
    8696:	0212      	lsls	r2, r2, #8
    8698:	430a      	orrs	r2, r1
    869a:	7a99      	ldrb	r1, [r3, #10]
    869c:	0409      	lsls	r1, r1, #16
    869e:	430a      	orrs	r2, r1
    86a0:	7ad9      	ldrb	r1, [r3, #11]
    86a2:	0609      	lsls	r1, r1, #24
    86a4:	4311      	orrs	r1, r2
    86a6:	007a      	lsls	r2, r7, #1
    86a8:	19d2      	adds	r2, r2, r7
    86aa:	0092      	lsls	r2, r2, #2
    86ac:	5c57      	ldrb	r7, [r2, r1]
    86ae:	1852      	adds	r2, r2, r1
    86b0:	7851      	ldrb	r1, [r2, #1]
    86b2:	0209      	lsls	r1, r1, #8
    86b4:	430f      	orrs	r7, r1
    86b6:	7891      	ldrb	r1, [r2, #2]
    86b8:	0409      	lsls	r1, r1, #16
    86ba:	4339      	orrs	r1, r7
    86bc:	78d2      	ldrb	r2, [r2, #3]
    86be:	0612      	lsls	r2, r2, #24
    86c0:	430a      	orrs	r2, r1
    86c2:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    86c4:	0076      	lsls	r6, r6, #1
    86c6:	2228      	movs	r2, #40	; 0x28
    86c8:	5c9a      	ldrb	r2, [r3, r2]
    86ca:	1b96      	subs	r6, r2, r6
    86cc:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    86ce:	2200      	movs	r2, #0
    86d0:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    86d2:	7819      	ldrb	r1, [r3, #0]
    86d4:	785a      	ldrb	r2, [r3, #1]
    86d6:	0212      	lsls	r2, r2, #8
    86d8:	4311      	orrs	r1, r2
    86da:	789a      	ldrb	r2, [r3, #2]
    86dc:	0412      	lsls	r2, r2, #16
    86de:	430a      	orrs	r2, r1
    86e0:	78db      	ldrb	r3, [r3, #3]
    86e2:	061b      	lsls	r3, r3, #24
    86e4:	4313      	orrs	r3, r2
    86e6:	00e4      	lsls	r4, r4, #3
    86e8:	191c      	adds	r4, r3, r4
    86ea:	79e3      	ldrb	r3, [r4, #7]
    86ec:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    86ee:	79a3      	ldrb	r3, [r4, #6]
    86f0:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    86f2:	7963      	ldrb	r3, [r4, #5]
    86f4:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    86f6:	2300      	movs	r3, #0
    86f8:	71eb      	strb	r3, [r5, #7]
    86fa:	e7a7      	b.n	864c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
    86fc:	20001350 	.word	0x20001350
    8700:	00007fe0 	.word	0x00007fe0
    8704:	000073ed 	.word	0x000073ed

00008708 <setChannelIdStatus>:
{
    8708:	b510      	push	{r4, lr}
    uint8_t channelId = *(uint8_t *)attrInput;
    870a:	7808      	ldrb	r0, [r1, #0]
    if (channelId >= RegParams.maxChannels)
    870c:	232a      	movs	r3, #42	; 0x2a
    870e:	4a05      	ldr	r2, [pc, #20]	; (8724 <setChannelIdStatus+0x1c>)
    8710:	56d3      	ldrsb	r3, [r2, r3]
    8712:	4298      	cmp	r0, r3
    8714:	db01      	blt.n	871a <setChannelIdStatus+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    8716:	200a      	movs	r0, #10
}
    8718:	bd10      	pop	{r4, pc}
		UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    871a:	7849      	ldrb	r1, [r1, #1]
    871c:	4b02      	ldr	r3, [pc, #8]	; (8728 <setChannelIdStatus+0x20>)
    871e:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    8720:	2008      	movs	r0, #8
	return retVal;
    8722:	e7f9      	b.n	8718 <setChannelIdStatus+0x10>
    8724:	20001350 	.word	0x20001350
    8728:	000063b5 	.word	0x000063b5

0000872c <ValidateDataRange>:
{
    872c:	b530      	push	{r4, r5, lr}
	uint8_t maxTxDR = RegParams.cmnParams.paramsType1.maxTxDR;
    872e:	23a8      	movs	r3, #168	; 0xa8
    8730:	005b      	lsls	r3, r3, #1
    8732:	4a17      	ldr	r2, [pc, #92]	; (8790 <ValidateDataRange+0x64>)
    8734:	5cd3      	ldrb	r3, [r2, r3]
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    8736:	784a      	ldrb	r2, [r1, #1]
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    8738:	0914      	lsrs	r4, r2, #4
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    873a:	200a      	movs	r0, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    873c:	42a3      	cmp	r3, r4
    873e:	d213      	bcs.n	8768 <ValidateDataRange+0x3c>
}
    8740:	bd30      	pop	{r4, r5, pc}
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    8742:	202a      	movs	r0, #42	; 0x2a
    8744:	4d12      	ldr	r5, [pc, #72]	; (8790 <ValidateDataRange+0x64>)
    8746:	562d      	ldrsb	r5, [r5, r0]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    8748:	3822      	subs	r0, #34	; 0x22
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    874a:	42a9      	cmp	r1, r5
    874c:	daf8      	bge.n	8740 <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    874e:	3002      	adds	r0, #2
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    8750:	4293      	cmp	r3, r2
    8752:	d1f5      	bne.n	8740 <ValidateDataRange+0x14>
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMax != maxTxDR)))
    8754:	42a3      	cmp	r3, r4
    8756:	d005      	beq.n	8764 <ValidateDataRange+0x38>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    8758:	200a      	movs	r0, #10
	return retVal;
    875a:	e7f1      	b.n	8740 <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    875c:	200a      	movs	r0, #10
    875e:	e7ef      	b.n	8740 <ValidateDataRange+0x14>
    8760:	200a      	movs	r0, #10
    8762:	e7ed      	b.n	8740 <ValidateDataRange+0x14>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    8764:	2008      	movs	r0, #8
    8766:	e7eb      	b.n	8740 <ValidateDataRange+0x14>
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    8768:	200f      	movs	r0, #15
    876a:	4002      	ands	r2, r0
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    876c:	3805      	subs	r0, #5
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    876e:	4293      	cmp	r3, r2
    8770:	d3e6      	bcc.n	8740 <ValidateDataRange+0x14>
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    8772:	42a2      	cmp	r2, r4
    8774:	d8e4      	bhi.n	8740 <ValidateDataRange+0x14>
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    8776:	7809      	ldrb	r1, [r1, #0]
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    8778:	2054      	movs	r0, #84	; 0x54
    877a:	30ff      	adds	r0, #255	; 0xff
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    877c:	4d04      	ldr	r5, [pc, #16]	; (8790 <ValidateDataRange+0x64>)
    877e:	5c28      	ldrb	r0, [r5, r0]
    8780:	4288      	cmp	r0, r1
    8782:	d9de      	bls.n	8742 <ValidateDataRange+0x16>
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    8784:	4293      	cmp	r3, r2
    8786:	d0e9      	beq.n	875c <ValidateDataRange+0x30>
    8788:	42a3      	cmp	r3, r4
    878a:	d0e9      	beq.n	8760 <ValidateDataRange+0x34>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    878c:	2008      	movs	r0, #8
    878e:	e7d7      	b.n	8740 <ValidateDataRange+0x14>
    8790:	20001350 	.word	0x20001350

00008794 <setDataRange>:
{
    8794:	b570      	push	{r4, r5, r6, lr}
    8796:	000d      	movs	r5, r1
	if((ValidateDataRange(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelId(CHANNEL_ID, &update_dr.channelIndex) != LORAWAN_SUCCESS))
    8798:	2012      	movs	r0, #18
    879a:	4b15      	ldr	r3, [pc, #84]	; (87f0 <setDataRange+0x5c>)
    879c:	4798      	blx	r3
    879e:	0004      	movs	r4, r0
    87a0:	2808      	cmp	r0, #8
    87a2:	d002      	beq.n	87aa <setDataRange+0x16>
		retVal = LORAWAN_INVALID_PARAMETER;
    87a4:	240a      	movs	r4, #10
}
    87a6:	0020      	movs	r0, r4
    87a8:	bd70      	pop	{r4, r5, r6, pc}
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    87aa:	782b      	ldrb	r3, [r5, #0]
    if (channelId >= RegParams.maxChannels)
    87ac:	222a      	movs	r2, #42	; 0x2a
    87ae:	4911      	ldr	r1, [pc, #68]	; (87f4 <setDataRange+0x60>)
    87b0:	568a      	ldrsb	r2, [r1, r2]
    87b2:	4293      	cmp	r3, r2
    87b4:	db01      	blt.n	87ba <setDataRange+0x26>
		retVal = LORAWAN_INVALID_PARAMETER;
    87b6:	3402      	adds	r4, #2
    87b8:	e7f5      	b.n	87a6 <setDataRange+0x12>
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    87ba:	786d      	ldrb	r5, [r5, #1]
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    87bc:	4a0d      	ldr	r2, [pc, #52]	; (87f4 <setDataRange+0x60>)
    87be:	7911      	ldrb	r1, [r2, #4]
    87c0:	7950      	ldrb	r0, [r2, #5]
    87c2:	0200      	lsls	r0, r0, #8
    87c4:	4308      	orrs	r0, r1
    87c6:	7991      	ldrb	r1, [r2, #6]
    87c8:	0409      	lsls	r1, r1, #16
    87ca:	4308      	orrs	r0, r1
    87cc:	79d1      	ldrb	r1, [r2, #7]
    87ce:	0609      	lsls	r1, r1, #24
    87d0:	4301      	orrs	r1, r0
    87d2:	005b      	lsls	r3, r3, #1
    87d4:	185b      	adds	r3, r3, r1
    87d6:	705d      	strb	r5, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    87d8:	4b07      	ldr	r3, [pc, #28]	; (87f8 <setDataRange+0x64>)
    87da:	5cd3      	ldrb	r3, [r2, r3]
    87dc:	4907      	ldr	r1, [pc, #28]	; (87fc <setDataRange+0x68>)
    87de:	5c50      	ldrb	r0, [r2, r1]
    87e0:	0200      	lsls	r0, r0, #8
    87e2:	4318      	orrs	r0, r3
    87e4:	b2c1      	uxtb	r1, r0
    87e6:	0a00      	lsrs	r0, r0, #8
    87e8:	4b05      	ldr	r3, [pc, #20]	; (8800 <setDataRange+0x6c>)
    87ea:	4798      	blx	r3
	return retVal;
    87ec:	e7db      	b.n	87a6 <setDataRange+0x12>
    87ee:	46c0      	nop			; (mov r8, r8)
    87f0:	0000872d 	.word	0x0000872d
    87f4:	20001350 	.word	0x20001350
    87f8:	0000020e 	.word	0x0000020e
    87fc:	0000020f 	.word	0x0000020f
    8800:	0000a0e1 	.word	0x0000a0e1

00008804 <LORAREG_GetAttr_RxWindowSizeT1>:
{
    8804:	b570      	push	{r4, r5, r6, lr}
    8806:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    8808:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    880a:	23a8      	movs	r3, #168	; 0xa8
    880c:	005b      	lsls	r3, r3, #1
    880e:	4a0f      	ldr	r2, [pc, #60]	; (884c <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    8810:	5cd3      	ldrb	r3, [r2, r3]
    8812:	42a3      	cmp	r3, r4
    8814:	d205      	bcs.n	8822 <LORAREG_GetAttr_RxWindowSizeT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    8816:	200f      	movs	r0, #15
    8818:	4b0d      	ldr	r3, [pc, #52]	; (8850 <LORAREG_GetAttr_RxWindowSizeT1+0x4c>)
    881a:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    881c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    881e:	2808      	cmp	r0, #8
    8820:	d112      	bne.n	8848 <LORAREG_GetAttr_RxWindowSizeT1+0x44>
	    *(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;	
    8822:	490a      	ldr	r1, [pc, #40]	; (884c <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    8824:	780b      	ldrb	r3, [r1, #0]
    8826:	784a      	ldrb	r2, [r1, #1]
    8828:	0212      	lsls	r2, r2, #8
    882a:	431a      	orrs	r2, r3
    882c:	788b      	ldrb	r3, [r1, #2]
    882e:	041b      	lsls	r3, r3, #16
    8830:	431a      	orrs	r2, r3
    8832:	78cb      	ldrb	r3, [r1, #3]
    8834:	061b      	lsls	r3, r3, #24
    8836:	4313      	orrs	r3, r2
    8838:	00e4      	lsls	r4, r4, #3
    883a:	5ce2      	ldrb	r2, [r4, r3]
    883c:	18e4      	adds	r4, r4, r3
    883e:	7863      	ldrb	r3, [r4, #1]
    8840:	021b      	lsls	r3, r3, #8
    8842:	4313      	orrs	r3, r2
    8844:	802b      	strh	r3, [r5, #0]
	return result;
    8846:	2308      	movs	r3, #8
}
    8848:	0018      	movs	r0, r3
    884a:	bd70      	pop	{r4, r5, r6, pc}
    884c:	20001350 	.word	0x20001350
    8850:	00005b99 	.word	0x00005b99

00008854 <LORAREG_GetAttr_RxWindowOffsetT1>:
{
    8854:	b570      	push	{r4, r5, r6, lr}
    8856:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    8858:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    885a:	23a8      	movs	r3, #168	; 0xa8
    885c:	005b      	lsls	r3, r3, #1
    885e:	4a0e      	ldr	r2, [pc, #56]	; (8898 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    8860:	5cd3      	ldrb	r3, [r2, r3]
    8862:	42a3      	cmp	r3, r4
    8864:	d205      	bcs.n	8872 <LORAREG_GetAttr_RxWindowOffsetT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    8866:	200f      	movs	r0, #15
    8868:	4b0c      	ldr	r3, [pc, #48]	; (889c <LORAREG_GetAttr_RxWindowOffsetT1+0x48>)
    886a:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    886c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    886e:	2808      	cmp	r0, #8
    8870:	d110      	bne.n	8894 <LORAREG_GetAttr_RxWindowOffsetT1+0x40>
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    8872:	4909      	ldr	r1, [pc, #36]	; (8898 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    8874:	780b      	ldrb	r3, [r1, #0]
    8876:	784a      	ldrb	r2, [r1, #1]
    8878:	0212      	lsls	r2, r2, #8
    887a:	431a      	orrs	r2, r3
    887c:	788b      	ldrb	r3, [r1, #2]
    887e:	041b      	lsls	r3, r3, #16
    8880:	431a      	orrs	r2, r3
    8882:	78cb      	ldrb	r3, [r1, #3]
    8884:	061b      	lsls	r3, r3, #24
    8886:	4313      	orrs	r3, r2
    8888:	00e4      	lsls	r4, r4, #3
    888a:	18e3      	adds	r3, r4, r3
    888c:	791b      	ldrb	r3, [r3, #4]
    888e:	b25b      	sxtb	r3, r3
    8890:	702b      	strb	r3, [r5, #0]
	return result;
    8892:	2308      	movs	r3, #8
}
    8894:	0018      	movs	r0, r3
    8896:	bd70      	pop	{r4, r5, r6, pc}
    8898:	20001350 	.word	0x20001350
    889c:	00005b99 	.word	0x00005b99

000088a0 <LORAREG_GetAttr_MaxPayloadT1>:
{
    88a0:	b570      	push	{r4, r5, r6, lr}
    88a2:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    88a4:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    88a6:	23a8      	movs	r3, #168	; 0xa8
    88a8:	005b      	lsls	r3, r3, #1
    88aa:	4a0e      	ldr	r2, [pc, #56]	; (88e4 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    88ac:	5cd3      	ldrb	r3, [r2, r3]
    88ae:	42a3      	cmp	r3, r4
    88b0:	d205      	bcs.n	88be <LORAREG_GetAttr_MaxPayloadT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    88b2:	200f      	movs	r0, #15
    88b4:	4b0c      	ldr	r3, [pc, #48]	; (88e8 <LORAREG_GetAttr_MaxPayloadT1+0x48>)
    88b6:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    88b8:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    88ba:	2808      	cmp	r0, #8
    88bc:	d10f      	bne.n	88de <LORAREG_GetAttr_MaxPayloadT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    88be:	4909      	ldr	r1, [pc, #36]	; (88e4 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    88c0:	780b      	ldrb	r3, [r1, #0]
    88c2:	784a      	ldrb	r2, [r1, #1]
    88c4:	0212      	lsls	r2, r2, #8
    88c6:	431a      	orrs	r2, r3
    88c8:	788b      	ldrb	r3, [r1, #2]
    88ca:	041b      	lsls	r3, r3, #16
    88cc:	431a      	orrs	r2, r3
    88ce:	78cb      	ldrb	r3, [r1, #3]
    88d0:	061b      	lsls	r3, r3, #24
    88d2:	4313      	orrs	r3, r2
    88d4:	00e4      	lsls	r4, r4, #3
    88d6:	18e3      	adds	r3, r4, r3
    88d8:	789b      	ldrb	r3, [r3, #2]
    88da:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    88dc:	2308      	movs	r3, #8
}
    88de:	0018      	movs	r0, r3
    88e0:	bd70      	pop	{r4, r5, r6, pc}
    88e2:	46c0      	nop			; (mov r8, r8)
    88e4:	20001350 	.word	0x20001350
    88e8:	00005b99 	.word	0x00005b99

000088ec <LORAREG_GetAttr_ModulationAttrT1>:
{
    88ec:	b570      	push	{r4, r5, r6, lr}
    88ee:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    88f0:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    88f2:	23a8      	movs	r3, #168	; 0xa8
    88f4:	005b      	lsls	r3, r3, #1
    88f6:	4a0e      	ldr	r2, [pc, #56]	; (8930 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    88f8:	5cd3      	ldrb	r3, [r2, r3]
    88fa:	42a3      	cmp	r3, r4
    88fc:	d205      	bcs.n	890a <LORAREG_GetAttr_ModulationAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    88fe:	200f      	movs	r0, #15
    8900:	4b0c      	ldr	r3, [pc, #48]	; (8934 <LORAREG_GetAttr_ModulationAttrT1+0x48>)
    8902:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    8904:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    8906:	2808      	cmp	r0, #8
    8908:	d10f      	bne.n	892a <LORAREG_GetAttr_ModulationAttrT1+0x3e>
	    *(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    890a:	4909      	ldr	r1, [pc, #36]	; (8930 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    890c:	780b      	ldrb	r3, [r1, #0]
    890e:	784a      	ldrb	r2, [r1, #1]
    8910:	0212      	lsls	r2, r2, #8
    8912:	431a      	orrs	r2, r3
    8914:	788b      	ldrb	r3, [r1, #2]
    8916:	041b      	lsls	r3, r3, #16
    8918:	431a      	orrs	r2, r3
    891a:	78cb      	ldrb	r3, [r1, #3]
    891c:	061b      	lsls	r3, r3, #24
    891e:	4313      	orrs	r3, r2
    8920:	00e4      	lsls	r4, r4, #3
    8922:	18e3      	adds	r3, r4, r3
    8924:	79db      	ldrb	r3, [r3, #7]
    8926:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8928:	2308      	movs	r3, #8
}
    892a:	0018      	movs	r0, r3
    892c:	bd70      	pop	{r4, r5, r6, pc}
    892e:	46c0      	nop			; (mov r8, r8)
    8930:	20001350 	.word	0x20001350
    8934:	00005b99 	.word	0x00005b99

00008938 <LORAREG_GetAttr_BandwidthAttrT1>:
{
    8938:	b570      	push	{r4, r5, r6, lr}
    893a:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    893c:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    893e:	23a8      	movs	r3, #168	; 0xa8
    8940:	005b      	lsls	r3, r3, #1
    8942:	4a0e      	ldr	r2, [pc, #56]	; (897c <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    8944:	5cd3      	ldrb	r3, [r2, r3]
    8946:	42a3      	cmp	r3, r4
    8948:	d205      	bcs.n	8956 <LORAREG_GetAttr_BandwidthAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    894a:	200f      	movs	r0, #15
    894c:	4b0c      	ldr	r3, [pc, #48]	; (8980 <LORAREG_GetAttr_BandwidthAttrT1+0x48>)
    894e:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    8950:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    8952:	2808      	cmp	r0, #8
    8954:	d10f      	bne.n	8976 <LORAREG_GetAttr_BandwidthAttrT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    8956:	4909      	ldr	r1, [pc, #36]	; (897c <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    8958:	780b      	ldrb	r3, [r1, #0]
    895a:	784a      	ldrb	r2, [r1, #1]
    895c:	0212      	lsls	r2, r2, #8
    895e:	431a      	orrs	r2, r3
    8960:	788b      	ldrb	r3, [r1, #2]
    8962:	041b      	lsls	r3, r3, #16
    8964:	431a      	orrs	r2, r3
    8966:	78cb      	ldrb	r3, [r1, #3]
    8968:	061b      	lsls	r3, r3, #24
    896a:	4313      	orrs	r3, r2
    896c:	00e4      	lsls	r4, r4, #3
    896e:	18e3      	adds	r3, r4, r3
    8970:	799b      	ldrb	r3, [r3, #6]
    8972:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    8974:	2308      	movs	r3, #8
}
    8976:	0018      	movs	r0, r3
    8978:	bd70      	pop	{r4, r5, r6, pc}
    897a:	46c0      	nop			; (mov r8, r8)
    897c:	20001350 	.word	0x20001350
    8980:	00005b99 	.word	0x00005b99

00008984 <LORAREG_GetAttr_SpreadFactorT1>:
{
    8984:	b570      	push	{r4, r5, r6, lr}
    8986:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    8988:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    898a:	23a8      	movs	r3, #168	; 0xa8
    898c:	005b      	lsls	r3, r3, #1
    898e:	4a0e      	ldr	r2, [pc, #56]	; (89c8 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    8990:	5cd3      	ldrb	r3, [r2, r3]
    8992:	42a3      	cmp	r3, r4
    8994:	d205      	bcs.n	89a2 <LORAREG_GetAttr_SpreadFactorT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    8996:	200f      	movs	r0, #15
    8998:	4b0c      	ldr	r3, [pc, #48]	; (89cc <LORAREG_GetAttr_SpreadFactorT1+0x48>)
    899a:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    899c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    899e:	2808      	cmp	r0, #8
    89a0:	d10f      	bne.n	89c2 <LORAREG_GetAttr_SpreadFactorT1+0x3e>
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    89a2:	4909      	ldr	r1, [pc, #36]	; (89c8 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    89a4:	780b      	ldrb	r3, [r1, #0]
    89a6:	784a      	ldrb	r2, [r1, #1]
    89a8:	0212      	lsls	r2, r2, #8
    89aa:	431a      	orrs	r2, r3
    89ac:	788b      	ldrb	r3, [r1, #2]
    89ae:	041b      	lsls	r3, r3, #16
    89b0:	431a      	orrs	r2, r3
    89b2:	78cb      	ldrb	r3, [r1, #3]
    89b4:	061b      	lsls	r3, r3, #24
    89b6:	4313      	orrs	r3, r2
    89b8:	00e4      	lsls	r4, r4, #3
    89ba:	18e3      	adds	r3, r4, r3
    89bc:	795b      	ldrb	r3, [r3, #5]
    89be:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    89c0:	2308      	movs	r3, #8
}
    89c2:	0018      	movs	r0, r3
    89c4:	bd70      	pop	{r4, r5, r6, pc}
    89c6:	46c0      	nop			; (mov r8, r8)
    89c8:	20001350 	.word	0x20001350
    89cc:	00005b99 	.word	0x00005b99

000089d0 <ValidateTxFreqT1>:
{
    89d0:	b530      	push	{r4, r5, lr}
    89d2:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    89d4:	2208      	movs	r2, #8
    89d6:	4668      	mov	r0, sp
    89d8:	4b20      	ldr	r3, [pc, #128]	; (8a5c <ValidateTxFreqT1+0x8c>)
    89da:	4798      	blx	r3
	if(ChIndex > RegParams.maxChannels)
    89dc:	466b      	mov	r3, sp
    89de:	7919      	ldrb	r1, [r3, #4]
    89e0:	232a      	movs	r3, #42	; 0x2a
    89e2:	4a1f      	ldr	r2, [pc, #124]	; (8a60 <ValidateTxFreqT1+0x90>)
    89e4:	56d3      	ldrsb	r3, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    89e6:	2008      	movs	r0, #8
	if(ChIndex > RegParams.maxChannels)
    89e8:	4299      	cmp	r1, r3
    89ea:	dd00      	ble.n	89ee <ValidateTxFreqT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    89ec:	3002      	adds	r0, #2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    89ee:	9c00      	ldr	r4, [sp, #0]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    89f0:	4d1b      	ldr	r5, [pc, #108]	; (8a60 <ValidateTxFreqT1+0x90>)
    89f2:	2344      	movs	r3, #68	; 0x44
    89f4:	33ff      	adds	r3, #255	; 0xff
    89f6:	5ceb      	ldrb	r3, [r5, r3]
    89f8:	22a2      	movs	r2, #162	; 0xa2
    89fa:	0052      	lsls	r2, r2, #1
    89fc:	5caa      	ldrb	r2, [r5, r2]
    89fe:	0212      	lsls	r2, r2, #8
    8a00:	431a      	orrs	r2, r3
    8a02:	2346      	movs	r3, #70	; 0x46
    8a04:	33ff      	adds	r3, #255	; 0xff
    8a06:	5ceb      	ldrb	r3, [r5, r3]
    8a08:	041b      	lsls	r3, r3, #16
    8a0a:	431a      	orrs	r2, r3
    8a0c:	23a3      	movs	r3, #163	; 0xa3
    8a0e:	005b      	lsls	r3, r3, #1
    8a10:	5ceb      	ldrb	r3, [r5, r3]
    8a12:	061b      	lsls	r3, r3, #24
    8a14:	4313      	orrs	r3, r2
    8a16:	4a13      	ldr	r2, [pc, #76]	; (8a64 <ValidateTxFreqT1+0x94>)
    8a18:	434a      	muls	r2, r1
    8a1a:	189b      	adds	r3, r3, r2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    8a1c:	429c      	cmp	r4, r3
    8a1e:	d01b      	beq.n	8a58 <ValidateTxFreqT1+0x88>
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    8a20:	2354      	movs	r3, #84	; 0x54
    8a22:	33ff      	adds	r3, #255	; 0xff
    8a24:	5ceb      	ldrb	r3, [r5, r3]
    8a26:	1ac9      	subs	r1, r1, r3
    8a28:	4b0f      	ldr	r3, [pc, #60]	; (8a68 <ValidateTxFreqT1+0x98>)
    8a2a:	4359      	muls	r1, r3
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    8a2c:	2348      	movs	r3, #72	; 0x48
    8a2e:	33ff      	adds	r3, #255	; 0xff
    8a30:	5ceb      	ldrb	r3, [r5, r3]
    8a32:	22a4      	movs	r2, #164	; 0xa4
    8a34:	0052      	lsls	r2, r2, #1
    8a36:	5caa      	ldrb	r2, [r5, r2]
    8a38:	0212      	lsls	r2, r2, #8
    8a3a:	4313      	orrs	r3, r2
    8a3c:	224a      	movs	r2, #74	; 0x4a
    8a3e:	32ff      	adds	r2, #255	; 0xff
    8a40:	5caa      	ldrb	r2, [r5, r2]
    8a42:	0412      	lsls	r2, r2, #16
    8a44:	431a      	orrs	r2, r3
    8a46:	23a5      	movs	r3, #165	; 0xa5
    8a48:	005b      	lsls	r3, r3, #1
    8a4a:	5ceb      	ldrb	r3, [r5, r3]
    8a4c:	061b      	lsls	r3, r3, #24
    8a4e:	4313      	orrs	r3, r2
    8a50:	18cb      	adds	r3, r1, r3
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    8a52:	429c      	cmp	r4, r3
    8a54:	d000      	beq.n	8a58 <ValidateTxFreqT1+0x88>
		result = LORAWAN_INVALID_PARAMETER;
    8a56:	200a      	movs	r0, #10
}
    8a58:	b003      	add	sp, #12
    8a5a:	bd30      	pop	{r4, r5, pc}
    8a5c:	00015bd5 	.word	0x00015bd5
    8a60:	20001350 	.word	0x20001350
    8a64:	00030d40 	.word	0x00030d40
    8a68:	00186a00 	.word	0x00186a00

00008a6c <LORAREG_GetAttr_NewTxChConfigT1>:
{
    8a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a6e:	46ce      	mov	lr, r9
    8a70:	4647      	mov	r7, r8
    8a72:	b580      	push	{r7, lr}
    8a74:	b083      	sub	sp, #12
    8a76:	0016      	movs	r6, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    8a78:	788d      	ldrb	r5, [r1, #2]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    8a7a:	23a8      	movs	r3, #168	; 0xa8
    8a7c:	005b      	lsls	r3, r3, #1
    8a7e:	4a63      	ldr	r2, [pc, #396]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8a80:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    8a82:	240a      	movs	r4, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    8a84:	42ab      	cmp	r3, r5
    8a86:	d300      	bcc.n	8a8a <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
    8a88:	e09a      	b.n	8bc0 <LORAREG_GetAttr_NewTxChConfigT1+0x154>
}
    8a8a:	0020      	movs	r0, r4
    8a8c:	b003      	add	sp, #12
    8a8e:	bc0c      	pop	{r2, r3}
    8a90:	4690      	mov	r8, r2
    8a92:	4699      	mov	r9, r3
    8a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = SearchAvailableChannel1 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    8a96:	4b5d      	ldr	r3, [pc, #372]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8a98:	4699      	mov	r9, r3
    8a9a:	232a      	movs	r3, #42	; 0x2a
    8a9c:	464a      	mov	r2, r9
    8a9e:	5cd0      	ldrb	r0, [r2, r3]
    8aa0:	466b      	mov	r3, sp
    8aa2:	3307      	adds	r3, #7
    8aa4:	002a      	movs	r2, r5
    8aa6:	2101      	movs	r1, #1
    8aa8:	4c59      	ldr	r4, [pc, #356]	; (8c10 <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    8aaa:	47a0      	blx	r4
    8aac:	0004      	movs	r4, r0
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    8aae:	464b      	mov	r3, r9
    8ab0:	781b      	ldrb	r3, [r3, #0]
    8ab2:	464a      	mov	r2, r9
    8ab4:	7852      	ldrb	r2, [r2, #1]
    8ab6:	0212      	lsls	r2, r2, #8
    8ab8:	431a      	orrs	r2, r3
    8aba:	464b      	mov	r3, r9
    8abc:	789b      	ldrb	r3, [r3, #2]
    8abe:	041b      	lsls	r3, r3, #16
    8ac0:	431a      	orrs	r2, r3
    8ac2:	464b      	mov	r3, r9
    8ac4:	78db      	ldrb	r3, [r3, #3]
    8ac6:	061b      	lsls	r3, r3, #24
    8ac8:	4313      	orrs	r3, r2
    8aca:	00ed      	lsls	r5, r5, #3
    8acc:	18eb      	adds	r3, r5, r3
    8ace:	795b      	ldrb	r3, [r3, #5]
    8ad0:	72f3      	strb	r3, [r6, #11]
	if (result == LORAWAN_SUCCESS)
    8ad2:	2c08      	cmp	r4, #8
    8ad4:	d1d9      	bne.n	8a8a <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    8ad6:	007f      	lsls	r7, r7, #1
    8ad8:	4643      	mov	r3, r8
    8ada:	1bdb      	subs	r3, r3, r7
    8adc:	b2db      	uxtb	r3, r3
		if (channelIndex < RegParams.cmnParams.paramsType1.Max_125khzChan)
    8ade:	466a      	mov	r2, sp
    8ae0:	3207      	adds	r2, #7
    8ae2:	7812      	ldrb	r2, [r2, #0]
    8ae4:	2154      	movs	r1, #84	; 0x54
    8ae6:	31ff      	adds	r1, #255	; 0xff
    8ae8:	4848      	ldr	r0, [pc, #288]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8aea:	5c41      	ldrb	r1, [r0, r1]
    8aec:	4291      	cmp	r1, r2
    8aee:	d93c      	bls.n	8b6a <LORAREG_GetAttr_NewTxChConfigT1+0xfe>
			radioConfig->bandwidth = BW_125KHZ;
    8af0:	2107      	movs	r1, #7
    8af2:	72b1      	strb	r1, [r6, #10]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    8af4:	2144      	movs	r1, #68	; 0x44
    8af6:	31ff      	adds	r1, #255	; 0xff
    8af8:	5c41      	ldrb	r1, [r0, r1]
    8afa:	25a2      	movs	r5, #162	; 0xa2
    8afc:	006d      	lsls	r5, r5, #1
    8afe:	5d45      	ldrb	r5, [r0, r5]
    8b00:	022d      	lsls	r5, r5, #8
    8b02:	430d      	orrs	r5, r1
    8b04:	2146      	movs	r1, #70	; 0x46
    8b06:	31ff      	adds	r1, #255	; 0xff
    8b08:	5c41      	ldrb	r1, [r0, r1]
    8b0a:	0409      	lsls	r1, r1, #16
    8b0c:	430d      	orrs	r5, r1
    8b0e:	21a3      	movs	r1, #163	; 0xa3
    8b10:	0049      	lsls	r1, r1, #1
    8b12:	5c41      	ldrb	r1, [r0, r1]
    8b14:	0609      	lsls	r1, r1, #24
    8b16:	4329      	orrs	r1, r5
    8b18:	4d3e      	ldr	r5, [pc, #248]	; (8c14 <LORAREG_GetAttr_NewTxChConfigT1+0x1a8>)
    8b1a:	436a      	muls	r2, r5
    8b1c:	188a      	adds	r2, r1, r2
			radioConfig->frequency = GenerateFrequency1 (channelIndex);
    8b1e:	6032      	str	r2, [r6, #0]
			radioConfig->txPower = txPower;
    8b20:	7233      	strb	r3, [r6, #8]
			if(RegParams.band == ISM_NA915)
    8b22:	232e      	movs	r3, #46	; 0x2e
    8b24:	5cc3      	ldrb	r3, [r0, r3]
    8b26:	2b02      	cmp	r3, #2
    8b28:	d01b      	beq.n	8b62 <LORAREG_GetAttr_NewTxChConfigT1+0xf6>
		radioConfig->freq_hop_period = DISABLED;
    8b2a:	2300      	movs	r3, #0
    8b2c:	80b3      	strh	r3, [r6, #4]
		radioConfig->modulation = MODULATION_LORA;
    8b2e:	3301      	adds	r3, #1
    8b30:	7273      	strb	r3, [r6, #9]
		RegParams.lastUsedChannelIndex = channelIndex;
    8b32:	466b      	mov	r3, sp
    8b34:	79d9      	ldrb	r1, [r3, #7]
    8b36:	232f      	movs	r3, #47	; 0x2f
    8b38:	4a34      	ldr	r2, [pc, #208]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8b3a:	54d1      	strb	r1, [r2, r3]
    8b3c:	e7a5      	b.n	8a8a <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
				radioConfig->sf = SF_10;
    8b3e:	3308      	adds	r3, #8
    8b40:	72f3      	strb	r3, [r6, #11]
    8b42:	e001      	b.n	8b48 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
			radioConfig->sf = SF_8;
    8b44:	2308      	movs	r3, #8
    8b46:	72f3      	strb	r3, [r6, #11]
		PDS_STORE(RegParams.regParamItems.lastUsedSB);
    8b48:	4b30      	ldr	r3, [pc, #192]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8b4a:	2283      	movs	r2, #131	; 0x83
    8b4c:	0092      	lsls	r2, r2, #2
    8b4e:	5c9a      	ldrb	r2, [r3, r2]
    8b50:	4931      	ldr	r1, [pc, #196]	; (8c18 <LORAREG_GetAttr_NewTxChConfigT1+0x1ac>)
    8b52:	5c58      	ldrb	r0, [r3, r1]
    8b54:	0200      	lsls	r0, r0, #8
    8b56:	4310      	orrs	r0, r2
    8b58:	b2c1      	uxtb	r1, r0
    8b5a:	0a00      	lsrs	r0, r0, #8
    8b5c:	4b2f      	ldr	r3, [pc, #188]	; (8c1c <LORAREG_GetAttr_NewTxChConfigT1+0x1b0>)
    8b5e:	4798      	blx	r3
    8b60:	e7b7      	b.n	8ad2 <LORAREG_GetAttr_NewTxChConfigT1+0x66>
    			radioConfig->ecrConfig.override = true;
    8b62:	3b01      	subs	r3, #1
    8b64:	71f3      	strb	r3, [r6, #7]
			    radioConfig->ecrConfig.ecr = CR_4_5;	 
    8b66:	71b3      	strb	r3, [r6, #6]
    8b68:	e7df      	b.n	8b2a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			radioConfig->bandwidth = BW_500KHZ;
    8b6a:	2109      	movs	r1, #9
    8b6c:	72b1      	strb	r1, [r6, #10]
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    8b6e:	4927      	ldr	r1, [pc, #156]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8b70:	2054      	movs	r0, #84	; 0x54
    8b72:	30ff      	adds	r0, #255	; 0xff
    8b74:	5c08      	ldrb	r0, [r1, r0]
    8b76:	1a12      	subs	r2, r2, r0
    8b78:	4829      	ldr	r0, [pc, #164]	; (8c20 <LORAREG_GetAttr_NewTxChConfigT1+0x1b4>)
    8b7a:	4342      	muls	r2, r0
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    8b7c:	2048      	movs	r0, #72	; 0x48
    8b7e:	30ff      	adds	r0, #255	; 0xff
    8b80:	5c08      	ldrb	r0, [r1, r0]
    8b82:	25a4      	movs	r5, #164	; 0xa4
    8b84:	006d      	lsls	r5, r5, #1
    8b86:	5d4d      	ldrb	r5, [r1, r5]
    8b88:	022d      	lsls	r5, r5, #8
    8b8a:	4305      	orrs	r5, r0
    8b8c:	204a      	movs	r0, #74	; 0x4a
    8b8e:	30ff      	adds	r0, #255	; 0xff
    8b90:	5c08      	ldrb	r0, [r1, r0]
    8b92:	0400      	lsls	r0, r0, #16
    8b94:	4305      	orrs	r5, r0
    8b96:	20a5      	movs	r0, #165	; 0xa5
    8b98:	0040      	lsls	r0, r0, #1
    8b9a:	5c08      	ldrb	r0, [r1, r0]
    8b9c:	0600      	lsls	r0, r0, #24
    8b9e:	4328      	orrs	r0, r5
    8ba0:	1812      	adds	r2, r2, r0
			radioConfig->frequency = GenerateFrequency2 (channelIndex);
    8ba2:	6032      	str	r2, [r6, #0]
			if( RegParams.band == ISM_NA915)
    8ba4:	222e      	movs	r2, #46	; 0x2e
    8ba6:	5c8a      	ldrb	r2, [r1, r2]
    8ba8:	2a02      	cmp	r2, #2
    8baa:	d003      	beq.n	8bb4 <LORAREG_GetAttr_NewTxChConfigT1+0x148>
			if (txPower <= 26)
    8bac:	2b1a      	cmp	r3, #26
    8bae:	d804      	bhi.n	8bba <LORAREG_GetAttr_NewTxChConfigT1+0x14e>
				radioConfig->txPower = txPower;
    8bb0:	7233      	strb	r3, [r6, #8]
    8bb2:	e7ba      	b.n	8b2a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			    radioConfig->ecrConfig.override = false;
    8bb4:	2200      	movs	r2, #0
    8bb6:	71f2      	strb	r2, [r6, #7]
    8bb8:	e7f8      	b.n	8bac <LORAREG_GetAttr_NewTxChConfigT1+0x140>
				radioConfig->txPower = 26;
    8bba:	231a      	movs	r3, #26
    8bbc:	7233      	strb	r3, [r6, #8]
    8bbe:	e7b4      	b.n	8b2a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    8bc0:	784f      	ldrb	r7, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    8bc2:	232d      	movs	r3, #45	; 0x2d
    8bc4:	4a11      	ldr	r2, [pc, #68]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8bc6:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    8bc8:	240a      	movs	r4, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    8bca:	429f      	cmp	r7, r3
    8bcc:	dd00      	ble.n	8bd0 <LORAREG_GetAttr_NewTxChConfigT1+0x164>
    8bce:	e75c      	b.n	8a8a <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    8bd0:	2328      	movs	r3, #40	; 0x28
    8bd2:	5cd3      	ldrb	r3, [r2, r3]
    8bd4:	4698      	mov	r8, r3
	if (transmissionType == 1) // data message (not join request), it should search in all
    8bd6:	780b      	ldrb	r3, [r1, #0]
    8bd8:	2b00      	cmp	r3, #0
    8bda:	d000      	beq.n	8bde <LORAREG_GetAttr_NewTxChConfigT1+0x172>
    8bdc:	e75b      	b.n	8a96 <LORAREG_GetAttr_NewTxChConfigT1+0x2a>
		result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_125khzChan, transmissionType,DR0, &channelIndex);
    8bde:	466b      	mov	r3, sp
    8be0:	1ddd      	adds	r5, r3, #7
    8be2:	2354      	movs	r3, #84	; 0x54
    8be4:	33ff      	adds	r3, #255	; 0xff
    8be6:	4a09      	ldr	r2, [pc, #36]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8be8:	5cd0      	ldrb	r0, [r2, r3]
    8bea:	002b      	movs	r3, r5
    8bec:	2200      	movs	r2, #0
    8bee:	2100      	movs	r1, #0
    8bf0:	4c07      	ldr	r4, [pc, #28]	; (8c10 <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    8bf2:	47a0      	blx	r4
    8bf4:	0004      	movs	r4, r0
		if(channelIndex < MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    8bf6:	782b      	ldrb	r3, [r5, #0]
    8bf8:	2b3f      	cmp	r3, #63	; 0x3f
    8bfa:	d8a3      	bhi.n	8b44 <LORAREG_GetAttr_NewTxChConfigT1+0xd8>
			if( RegParams.band == ISM_NA915)
    8bfc:	232e      	movs	r3, #46	; 0x2e
    8bfe:	4a03      	ldr	r2, [pc, #12]	; (8c0c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    8c00:	5cd3      	ldrb	r3, [r2, r3]
    8c02:	2b02      	cmp	r3, #2
    8c04:	d09b      	beq.n	8b3e <LORAREG_GetAttr_NewTxChConfigT1+0xd2>
				radioConfig->sf = SF_12;
    8c06:	230c      	movs	r3, #12
    8c08:	72f3      	strb	r3, [r6, #11]
    8c0a:	e79d      	b.n	8b48 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
    8c0c:	20001350 	.word	0x20001350
    8c10:	0000608d 	.word	0x0000608d
    8c14:	00030d40 	.word	0x00030d40
    8c18:	0000020d 	.word	0x0000020d
    8c1c:	0000a0e1 	.word	0x0000a0e1
    8c20:	00186a00 	.word	0x00186a00

00008c24 <LORAREG_InitGetAttrFnPtrsNA>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    8c24:	4b2b      	ldr	r3, [pc, #172]	; (8cd4 <LORAREG_InitGetAttrFnPtrsNA+0xb0>)
    8c26:	4a2c      	ldr	r2, [pc, #176]	; (8cd8 <LORAREG_InitGetAttrFnPtrsNA+0xb4>)
    8c28:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    8c2a:	4a2c      	ldr	r2, [pc, #176]	; (8cdc <LORAREG_InitGetAttrFnPtrsNA+0xb8>)
    8c2c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    8c2e:	4a2c      	ldr	r2, [pc, #176]	; (8ce0 <LORAREG_InitGetAttrFnPtrsNA+0xbc>)
    8c30:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    8c32:	4a2c      	ldr	r2, [pc, #176]	; (8ce4 <LORAREG_InitGetAttrFnPtrsNA+0xc0>)
    8c34:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    8c36:	4a2c      	ldr	r2, [pc, #176]	; (8ce8 <LORAREG_InitGetAttrFnPtrsNA+0xc4>)
    8c38:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    8c3a:	4a2c      	ldr	r2, [pc, #176]	; (8cec <LORAREG_InitGetAttrFnPtrsNA+0xc8>)
    8c3c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    8c3e:	4a2c      	ldr	r2, [pc, #176]	; (8cf0 <LORAREG_InitGetAttrFnPtrsNA+0xcc>)
    8c40:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    8c42:	4a2c      	ldr	r2, [pc, #176]	; (8cf4 <LORAREG_InitGetAttrFnPtrsNA+0xd0>)
    8c44:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    8c46:	4a2c      	ldr	r2, [pc, #176]	; (8cf8 <LORAREG_InitGetAttrFnPtrsNA+0xd4>)
    8c48:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    8c4a:	4a2c      	ldr	r2, [pc, #176]	; (8cfc <LORAREG_InitGetAttrFnPtrsNA+0xd8>)
    8c4c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    8c4e:	4a2c      	ldr	r2, [pc, #176]	; (8d00 <LORAREG_InitGetAttrFnPtrsNA+0xdc>)
    8c50:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    8c52:	4a2c      	ldr	r2, [pc, #176]	; (8d04 <LORAREG_InitGetAttrFnPtrsNA+0xe0>)
    8c54:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    8c56:	4a2c      	ldr	r2, [pc, #176]	; (8d08 <LORAREG_InitGetAttrFnPtrsNA+0xe4>)
    8c58:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    8c5a:	4a2c      	ldr	r2, [pc, #176]	; (8d0c <LORAREG_InitGetAttrFnPtrsNA+0xe8>)
    8c5c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    8c5e:	4a2c      	ldr	r2, [pc, #176]	; (8d10 <LORAREG_InitGetAttrFnPtrsNA+0xec>)
    8c60:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    8c62:	492c      	ldr	r1, [pc, #176]	; (8d14 <LORAREG_InitGetAttrFnPtrsNA+0xf0>)
    8c64:	2280      	movs	r2, #128	; 0x80
    8c66:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    8c68:	4a2b      	ldr	r2, [pc, #172]	; (8d18 <LORAREG_InitGetAttrFnPtrsNA+0xf4>)
    8c6a:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    8c6c:	492b      	ldr	r1, [pc, #172]	; (8d1c <LORAREG_InitGetAttrFnPtrsNA+0xf8>)
    8c6e:	228c      	movs	r2, #140	; 0x8c
    8c70:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    8c72:	492b      	ldr	r1, [pc, #172]	; (8d20 <LORAREG_InitGetAttrFnPtrsNA+0xfc>)
    8c74:	3204      	adds	r2, #4
    8c76:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    8c78:	492a      	ldr	r1, [pc, #168]	; (8d24 <LORAREG_InitGetAttrFnPtrsNA+0x100>)
    8c7a:	3204      	adds	r2, #4
    8c7c:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    8c7e:	492a      	ldr	r1, [pc, #168]	; (8d28 <LORAREG_InitGetAttrFnPtrsNA+0x104>)
    8c80:	3204      	adds	r2, #4
    8c82:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    8c84:	4929      	ldr	r1, [pc, #164]	; (8d2c <LORAREG_InitGetAttrFnPtrsNA+0x108>)
    8c86:	3204      	adds	r2, #4
    8c88:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    8c8a:	4929      	ldr	r1, [pc, #164]	; (8d30 <LORAREG_InitGetAttrFnPtrsNA+0x10c>)
    8c8c:	3204      	adds	r2, #4
    8c8e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    8c90:	4928      	ldr	r1, [pc, #160]	; (8d34 <LORAREG_InitGetAttrFnPtrsNA+0x110>)
    8c92:	3204      	adds	r2, #4
    8c94:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    8c96:	4928      	ldr	r1, [pc, #160]	; (8d38 <LORAREG_InitGetAttrFnPtrsNA+0x114>)
    8c98:	3204      	adds	r2, #4
    8c9a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    8c9c:	4927      	ldr	r1, [pc, #156]	; (8d3c <LORAREG_InitGetAttrFnPtrsNA+0x118>)
    8c9e:	3204      	adds	r2, #4
    8ca0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    8ca2:	4927      	ldr	r1, [pc, #156]	; (8d40 <LORAREG_InitGetAttrFnPtrsNA+0x11c>)
    8ca4:	3204      	adds	r2, #4
    8ca6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    8ca8:	4926      	ldr	r1, [pc, #152]	; (8d44 <LORAREG_InitGetAttrFnPtrsNA+0x120>)
    8caa:	3204      	adds	r2, #4
    8cac:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    8cae:	4926      	ldr	r1, [pc, #152]	; (8d48 <LORAREG_InitGetAttrFnPtrsNA+0x124>)
    8cb0:	3204      	adds	r2, #4
    8cb2:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    8cb4:	4925      	ldr	r1, [pc, #148]	; (8d4c <LORAREG_InitGetAttrFnPtrsNA+0x128>)
    8cb6:	3204      	adds	r2, #4
    8cb8:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    8cba:	4925      	ldr	r1, [pc, #148]	; (8d50 <LORAREG_InitGetAttrFnPtrsNA+0x12c>)
    8cbc:	3204      	adds	r2, #4
    8cbe:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    8cc0:	4924      	ldr	r1, [pc, #144]	; (8d54 <LORAREG_InitGetAttrFnPtrsNA+0x130>)
    8cc2:	3204      	adds	r2, #4
    8cc4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    8cc6:	4924      	ldr	r1, [pc, #144]	; (8d58 <LORAREG_InitGetAttrFnPtrsNA+0x134>)
    8cc8:	3214      	adds	r2, #20
    8cca:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    8ccc:	4923      	ldr	r1, [pc, #140]	; (8d5c <LORAREG_InitGetAttrFnPtrsNA+0x138>)
    8cce:	3204      	adds	r2, #4
    8cd0:	5099      	str	r1, [r3, r2]
}
    8cd2:	4770      	bx	lr
    8cd4:	20000ba0 	.word	0x20000ba0
    8cd8:	00005ac1 	.word	0x00005ac1
    8cdc:	00008805 	.word	0x00008805
    8ce0:	00008855 	.word	0x00008855
    8ce4:	000088a1 	.word	0x000088a1
    8ce8:	00005909 	.word	0x00005909
    8cec:	00005919 	.word	0x00005919
    8cf0:	00005935 	.word	0x00005935
    8cf4:	00005945 	.word	0x00005945
    8cf8:	000069b5 	.word	0x000069b5
    8cfc:	00005955 	.word	0x00005955
    8d00:	00005965 	.word	0x00005965
    8d04:	00006889 	.word	0x00006889
    8d08:	00005c75 	.word	0x00005c75
    8d0c:	000059b5 	.word	0x000059b5
    8d10:	000067dd 	.word	0x000067dd
    8d14:	0000673d 	.word	0x0000673d
    8d18:	00005a01 	.word	0x00005a01
    8d1c:	000088ed 	.word	0x000088ed
    8d20:	00008939 	.word	0x00008939
    8d24:	00008985 	.word	0x00008985
    8d28:	00005a0b 	.word	0x00005a0b
    8d2c:	00005a15 	.word	0x00005a15
    8d30:	00005a1f 	.word	0x00005a1f
    8d34:	00005a29 	.word	0x00005a29
    8d38:	00005a35 	.word	0x00005a35
    8d3c:	00005a41 	.word	0x00005a41
    8d40:	00005a4b 	.word	0x00005a4b
    8d44:	00005a53 	.word	0x00005a53
    8d48:	00005a5b 	.word	0x00005a5b
    8d4c:	00008a6d 	.word	0x00008a6d
    8d50:	00006299 	.word	0x00006299
    8d54:	00005a85 	.word	0x00005a85
    8d58:	00005a65 	.word	0x00005a65
    8d5c:	00005a75 	.word	0x00005a75

00008d60 <LORAREG_InitGetAttrFnPtrsEU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    8d60:	4b2d      	ldr	r3, [pc, #180]	; (8e18 <LORAREG_InitGetAttrFnPtrsEU+0xb8>)
    8d62:	4a2e      	ldr	r2, [pc, #184]	; (8e1c <LORAREG_InitGetAttrFnPtrsEU+0xbc>)
    8d64:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    8d66:	4a2e      	ldr	r2, [pc, #184]	; (8e20 <LORAREG_InitGetAttrFnPtrsEU+0xc0>)
    8d68:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    8d6a:	4a2e      	ldr	r2, [pc, #184]	; (8e24 <LORAREG_InitGetAttrFnPtrsEU+0xc4>)
    8d6c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    8d6e:	4a2e      	ldr	r2, [pc, #184]	; (8e28 <LORAREG_InitGetAttrFnPtrsEU+0xc8>)
    8d70:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    8d72:	4a2e      	ldr	r2, [pc, #184]	; (8e2c <LORAREG_InitGetAttrFnPtrsEU+0xcc>)
    8d74:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    8d76:	4a2e      	ldr	r2, [pc, #184]	; (8e30 <LORAREG_InitGetAttrFnPtrsEU+0xd0>)
    8d78:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    8d7a:	4a2e      	ldr	r2, [pc, #184]	; (8e34 <LORAREG_InitGetAttrFnPtrsEU+0xd4>)
    8d7c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    8d7e:	4a2e      	ldr	r2, [pc, #184]	; (8e38 <LORAREG_InitGetAttrFnPtrsEU+0xd8>)
    8d80:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    8d82:	4a2e      	ldr	r2, [pc, #184]	; (8e3c <LORAREG_InitGetAttrFnPtrsEU+0xdc>)
    8d84:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    8d86:	4a2e      	ldr	r2, [pc, #184]	; (8e40 <LORAREG_InitGetAttrFnPtrsEU+0xe0>)
    8d88:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    8d8a:	4a2e      	ldr	r2, [pc, #184]	; (8e44 <LORAREG_InitGetAttrFnPtrsEU+0xe4>)
    8d8c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    8d8e:	4a2e      	ldr	r2, [pc, #184]	; (8e48 <LORAREG_InitGetAttrFnPtrsEU+0xe8>)
    8d90:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    8d92:	4a2e      	ldr	r2, [pc, #184]	; (8e4c <LORAREG_InitGetAttrFnPtrsEU+0xec>)
    8d94:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    8d96:	4a2e      	ldr	r2, [pc, #184]	; (8e50 <LORAREG_InitGetAttrFnPtrsEU+0xf0>)
    8d98:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    8d9a:	4a2e      	ldr	r2, [pc, #184]	; (8e54 <LORAREG_InitGetAttrFnPtrsEU+0xf4>)
    8d9c:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    8d9e:	492e      	ldr	r1, [pc, #184]	; (8e58 <LORAREG_InitGetAttrFnPtrsEU+0xf8>)
    8da0:	2280      	movs	r2, #128	; 0x80
    8da2:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    8da4:	4a2d      	ldr	r2, [pc, #180]	; (8e5c <LORAREG_InitGetAttrFnPtrsEU+0xfc>)
    8da6:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    8da8:	492d      	ldr	r1, [pc, #180]	; (8e60 <LORAREG_InitGetAttrFnPtrsEU+0x100>)
    8daa:	228c      	movs	r2, #140	; 0x8c
    8dac:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    8dae:	492d      	ldr	r1, [pc, #180]	; (8e64 <LORAREG_InitGetAttrFnPtrsEU+0x104>)
    8db0:	3204      	adds	r2, #4
    8db2:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    8db4:	492c      	ldr	r1, [pc, #176]	; (8e68 <LORAREG_InitGetAttrFnPtrsEU+0x108>)
    8db6:	3204      	adds	r2, #4
    8db8:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    8dba:	492c      	ldr	r1, [pc, #176]	; (8e6c <LORAREG_InitGetAttrFnPtrsEU+0x10c>)
    8dbc:	3204      	adds	r2, #4
    8dbe:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    8dc0:	492b      	ldr	r1, [pc, #172]	; (8e70 <LORAREG_InitGetAttrFnPtrsEU+0x110>)
    8dc2:	3204      	adds	r2, #4
    8dc4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    8dc6:	492b      	ldr	r1, [pc, #172]	; (8e74 <LORAREG_InitGetAttrFnPtrsEU+0x114>)
    8dc8:	3204      	adds	r2, #4
    8dca:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    8dcc:	492a      	ldr	r1, [pc, #168]	; (8e78 <LORAREG_InitGetAttrFnPtrsEU+0x118>)
    8dce:	3204      	adds	r2, #4
    8dd0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    8dd2:	492a      	ldr	r1, [pc, #168]	; (8e7c <LORAREG_InitGetAttrFnPtrsEU+0x11c>)
    8dd4:	3204      	adds	r2, #4
    8dd6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    8dd8:	4929      	ldr	r1, [pc, #164]	; (8e80 <LORAREG_InitGetAttrFnPtrsEU+0x120>)
    8dda:	3204      	adds	r2, #4
    8ddc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    8dde:	4929      	ldr	r1, [pc, #164]	; (8e84 <LORAREG_InitGetAttrFnPtrsEU+0x124>)
    8de0:	3204      	adds	r2, #4
    8de2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    8de4:	4928      	ldr	r1, [pc, #160]	; (8e88 <LORAREG_InitGetAttrFnPtrsEU+0x128>)
    8de6:	3204      	adds	r2, #4
    8de8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    8dea:	4928      	ldr	r1, [pc, #160]	; (8e8c <LORAREG_InitGetAttrFnPtrsEU+0x12c>)
    8dec:	3204      	adds	r2, #4
    8dee:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    8df0:	4927      	ldr	r1, [pc, #156]	; (8e90 <LORAREG_InitGetAttrFnPtrsEU+0x130>)
    8df2:	3204      	adds	r2, #4
    8df4:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    8df6:	4927      	ldr	r1, [pc, #156]	; (8e94 <LORAREG_InitGetAttrFnPtrsEU+0x134>)
    8df8:	3204      	adds	r2, #4
    8dfa:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    8dfc:	4926      	ldr	r1, [pc, #152]	; (8e98 <LORAREG_InitGetAttrFnPtrsEU+0x138>)
    8dfe:	3204      	adds	r2, #4
    8e00:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    8e02:	4926      	ldr	r1, [pc, #152]	; (8e9c <LORAREG_InitGetAttrFnPtrsEU+0x13c>)
    8e04:	320c      	adds	r2, #12
    8e06:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    8e08:	4925      	ldr	r1, [pc, #148]	; (8ea0 <LORAREG_InitGetAttrFnPtrsEU+0x140>)
    8e0a:	3208      	adds	r2, #8
    8e0c:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    8e0e:	4925      	ldr	r1, [pc, #148]	; (8ea4 <LORAREG_InitGetAttrFnPtrsEU+0x144>)
    8e10:	3204      	adds	r2, #4
    8e12:	5099      	str	r1, [r3, r2]
}
    8e14:	4770      	bx	lr
    8e16:	46c0      	nop			; (mov r8, r8)
    8e18:	20000ba0 	.word	0x20000ba0
    8e1c:	00006d11 	.word	0x00006d11
    8e20:	000084a5 	.word	0x000084a5
    8e24:	000084e5 	.word	0x000084e5
    8e28:	00008521 	.word	0x00008521
    8e2c:	00005909 	.word	0x00005909
    8e30:	00005919 	.word	0x00005919
    8e34:	00005935 	.word	0x00005935
    8e38:	00005945 	.word	0x00005945
    8e3c:	000069b5 	.word	0x000069b5
    8e40:	00005955 	.word	0x00005955
    8e44:	00005965 	.word	0x00005965
    8e48:	00006c15 	.word	0x00006c15
    8e4c:	00005c75 	.word	0x00005c75
    8e50:	000059b5 	.word	0x000059b5
    8e54:	00006ba9 	.word	0x00006ba9
    8e58:	0000673d 	.word	0x0000673d
    8e5c:	00005c2d 	.word	0x00005c2d
    8e60:	00008559 	.word	0x00008559
    8e64:	00008591 	.word	0x00008591
    8e68:	000085c9 	.word	0x000085c9
    8e6c:	00006a15 	.word	0x00006a15
    8e70:	00005a15 	.word	0x00005a15
    8e74:	00005a1f 	.word	0x00005a1f
    8e78:	00005a29 	.word	0x00005a29
    8e7c:	00005a35 	.word	0x00005a35
    8e80:	00005a41 	.word	0x00005a41
    8e84:	00005a4b 	.word	0x00005a4b
    8e88:	00005a53 	.word	0x00005a53
    8e8c:	00005a5b 	.word	0x00005a5b
    8e90:	00008639 	.word	0x00008639
    8e94:	000075a5 	.word	0x000075a5
    8e98:	00005a85 	.word	0x00005a85
    8e9c:	000069cd 	.word	0x000069cd
    8ea0:	00005a65 	.word	0x00005a65
    8ea4:	00005a75 	.word	0x00005a75

00008ea8 <LORAREG_InitGetAttrFnPtrsAS>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    8ea8:	4b2d      	ldr	r3, [pc, #180]	; (8f60 <LORAREG_InitGetAttrFnPtrsAS+0xb8>)
    8eaa:	4a2e      	ldr	r2, [pc, #184]	; (8f64 <LORAREG_InitGetAttrFnPtrsAS+0xbc>)
    8eac:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    8eae:	4a2e      	ldr	r2, [pc, #184]	; (8f68 <LORAREG_InitGetAttrFnPtrsAS+0xc0>)
    8eb0:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    8eb2:	4a2e      	ldr	r2, [pc, #184]	; (8f6c <LORAREG_InitGetAttrFnPtrsAS+0xc4>)
    8eb4:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    8eb6:	4a2e      	ldr	r2, [pc, #184]	; (8f70 <LORAREG_InitGetAttrFnPtrsAS+0xc8>)
    8eb8:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    8eba:	4a2e      	ldr	r2, [pc, #184]	; (8f74 <LORAREG_InitGetAttrFnPtrsAS+0xcc>)
    8ebc:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    8ebe:	4a2e      	ldr	r2, [pc, #184]	; (8f78 <LORAREG_InitGetAttrFnPtrsAS+0xd0>)
    8ec0:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    8ec2:	4a2e      	ldr	r2, [pc, #184]	; (8f7c <LORAREG_InitGetAttrFnPtrsAS+0xd4>)
    8ec4:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    8ec6:	4a2e      	ldr	r2, [pc, #184]	; (8f80 <LORAREG_InitGetAttrFnPtrsAS+0xd8>)
    8ec8:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    8eca:	4a2e      	ldr	r2, [pc, #184]	; (8f84 <LORAREG_InitGetAttrFnPtrsAS+0xdc>)
    8ecc:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    8ece:	4a2e      	ldr	r2, [pc, #184]	; (8f88 <LORAREG_InitGetAttrFnPtrsAS+0xe0>)
    8ed0:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    8ed2:	4a2e      	ldr	r2, [pc, #184]	; (8f8c <LORAREG_InitGetAttrFnPtrsAS+0xe4>)
    8ed4:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    8ed6:	4a2e      	ldr	r2, [pc, #184]	; (8f90 <LORAREG_InitGetAttrFnPtrsAS+0xe8>)
    8ed8:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    8eda:	4a2e      	ldr	r2, [pc, #184]	; (8f94 <LORAREG_InitGetAttrFnPtrsAS+0xec>)
    8edc:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    8ede:	4a2e      	ldr	r2, [pc, #184]	; (8f98 <LORAREG_InitGetAttrFnPtrsAS+0xf0>)
    8ee0:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    8ee2:	4a2e      	ldr	r2, [pc, #184]	; (8f9c <LORAREG_InitGetAttrFnPtrsAS+0xf4>)
    8ee4:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    8ee6:	492e      	ldr	r1, [pc, #184]	; (8fa0 <LORAREG_InitGetAttrFnPtrsAS+0xf8>)
    8ee8:	2280      	movs	r2, #128	; 0x80
    8eea:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    8eec:	492d      	ldr	r1, [pc, #180]	; (8fa4 <LORAREG_InitGetAttrFnPtrsAS+0xfc>)
    8eee:	320c      	adds	r2, #12
    8ef0:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    8ef2:	492d      	ldr	r1, [pc, #180]	; (8fa8 <LORAREG_InitGetAttrFnPtrsAS+0x100>)
    8ef4:	3204      	adds	r2, #4
    8ef6:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    8ef8:	492c      	ldr	r1, [pc, #176]	; (8fac <LORAREG_InitGetAttrFnPtrsAS+0x104>)
    8efa:	3204      	adds	r2, #4
    8efc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    8efe:	492c      	ldr	r1, [pc, #176]	; (8fb0 <LORAREG_InitGetAttrFnPtrsAS+0x108>)
    8f00:	3208      	adds	r2, #8
    8f02:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    8f04:	492b      	ldr	r1, [pc, #172]	; (8fb4 <LORAREG_InitGetAttrFnPtrsAS+0x10c>)
    8f06:	3204      	adds	r2, #4
    8f08:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    8f0a:	492b      	ldr	r1, [pc, #172]	; (8fb8 <LORAREG_InitGetAttrFnPtrsAS+0x110>)
    8f0c:	3204      	adds	r2, #4
    8f0e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    8f10:	492a      	ldr	r1, [pc, #168]	; (8fbc <LORAREG_InitGetAttrFnPtrsAS+0x114>)
    8f12:	3204      	adds	r2, #4
    8f14:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    8f16:	492a      	ldr	r1, [pc, #168]	; (8fc0 <LORAREG_InitGetAttrFnPtrsAS+0x118>)
    8f18:	3204      	adds	r2, #4
    8f1a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    8f1c:	4929      	ldr	r1, [pc, #164]	; (8fc4 <LORAREG_InitGetAttrFnPtrsAS+0x11c>)
    8f1e:	3204      	adds	r2, #4
    8f20:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    8f22:	4929      	ldr	r1, [pc, #164]	; (8fc8 <LORAREG_InitGetAttrFnPtrsAS+0x120>)
    8f24:	3204      	adds	r2, #4
    8f26:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    8f28:	4928      	ldr	r1, [pc, #160]	; (8fcc <LORAREG_InitGetAttrFnPtrsAS+0x124>)
    8f2a:	3204      	adds	r2, #4
    8f2c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    8f2e:	4928      	ldr	r1, [pc, #160]	; (8fd0 <LORAREG_InitGetAttrFnPtrsAS+0x128>)
    8f30:	3204      	adds	r2, #4
    8f32:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    8f34:	4927      	ldr	r1, [pc, #156]	; (8fd4 <LORAREG_InitGetAttrFnPtrsAS+0x12c>)
    8f36:	3204      	adds	r2, #4
    8f38:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    8f3a:	4927      	ldr	r1, [pc, #156]	; (8fd8 <LORAREG_InitGetAttrFnPtrsAS+0x130>)
    8f3c:	3204      	adds	r2, #4
    8f3e:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    8f40:	4926      	ldr	r1, [pc, #152]	; (8fdc <LORAREG_InitGetAttrFnPtrsAS+0x134>)
    8f42:	320c      	adds	r2, #12
    8f44:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    8f46:	4926      	ldr	r1, [pc, #152]	; (8fe0 <LORAREG_InitGetAttrFnPtrsAS+0x138>)
    8f48:	3208      	adds	r2, #8
    8f4a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    8f4c:	4925      	ldr	r1, [pc, #148]	; (8fe4 <LORAREG_InitGetAttrFnPtrsAS+0x13c>)
    8f4e:	3204      	adds	r2, #4
    8f50:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    8f52:	4a25      	ldr	r2, [pc, #148]	; (8fe8 <LORAREG_InitGetAttrFnPtrsAS+0x140>)
    8f54:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    8f56:	4925      	ldr	r1, [pc, #148]	; (8fec <LORAREG_InitGetAttrFnPtrsAS+0x144>)
    8f58:	2298      	movs	r2, #152	; 0x98
    8f5a:	5099      	str	r1, [r3, r2]
}
    8f5c:	4770      	bx	lr
    8f5e:	46c0      	nop			; (mov r8, r8)
    8f60:	20000ba0 	.word	0x20000ba0
    8f64:	00006e4d 	.word	0x00006e4d
    8f68:	000084a5 	.word	0x000084a5
    8f6c:	000084e5 	.word	0x000084e5
    8f70:	00008441 	.word	0x00008441
    8f74:	00005909 	.word	0x00005909
    8f78:	00005919 	.word	0x00005919
    8f7c:	00005935 	.word	0x00005935
    8f80:	00005945 	.word	0x00005945
    8f84:	000069b5 	.word	0x000069b5
    8f88:	00005955 	.word	0x00005955
    8f8c:	00005965 	.word	0x00005965
    8f90:	00006c15 	.word	0x00006c15
    8f94:	00005c75 	.word	0x00005c75
    8f98:	000059b5 	.word	0x000059b5
    8f9c:	00006d59 	.word	0x00006d59
    8fa0:	0000673d 	.word	0x0000673d
    8fa4:	00008559 	.word	0x00008559
    8fa8:	00008591 	.word	0x00008591
    8fac:	000085c9 	.word	0x000085c9
    8fb0:	00005a15 	.word	0x00005a15
    8fb4:	00005a1f 	.word	0x00005a1f
    8fb8:	00005a29 	.word	0x00005a29
    8fbc:	00005a35 	.word	0x00005a35
    8fc0:	00005a41 	.word	0x00005a41
    8fc4:	00005a4b 	.word	0x00005a4b
    8fc8:	00005a53 	.word	0x00005a53
    8fcc:	00005a5b 	.word	0x00005a5b
    8fd0:	00008639 	.word	0x00008639
    8fd4:	000075a5 	.word	0x000075a5
    8fd8:	00005a85 	.word	0x00005a85
    8fdc:	000069cd 	.word	0x000069cd
    8fe0:	00005a65 	.word	0x00005a65
    8fe4:	00005a75 	.word	0x00005a75
    8fe8:	00005c2d 	.word	0x00005c2d
    8fec:	00006a15 	.word	0x00006a15

00008ff0 <LORAREG_InitGetAttrFnPtrsAU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    8ff0:	4b2b      	ldr	r3, [pc, #172]	; (90a0 <LORAREG_InitGetAttrFnPtrsAU+0xb0>)
    8ff2:	4a2c      	ldr	r2, [pc, #176]	; (90a4 <LORAREG_InitGetAttrFnPtrsAU+0xb4>)
    8ff4:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    8ff6:	4a2c      	ldr	r2, [pc, #176]	; (90a8 <LORAREG_InitGetAttrFnPtrsAU+0xb8>)
    8ff8:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    8ffa:	4a2c      	ldr	r2, [pc, #176]	; (90ac <LORAREG_InitGetAttrFnPtrsAU+0xbc>)
    8ffc:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    8ffe:	4a2c      	ldr	r2, [pc, #176]	; (90b0 <LORAREG_InitGetAttrFnPtrsAU+0xc0>)
    9000:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9002:	4a2c      	ldr	r2, [pc, #176]	; (90b4 <LORAREG_InitGetAttrFnPtrsAU+0xc4>)
    9004:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9006:	4a2c      	ldr	r2, [pc, #176]	; (90b8 <LORAREG_InitGetAttrFnPtrsAU+0xc8>)
    9008:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    900a:	4a2c      	ldr	r2, [pc, #176]	; (90bc <LORAREG_InitGetAttrFnPtrsAU+0xcc>)
    900c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    900e:	4a2c      	ldr	r2, [pc, #176]	; (90c0 <LORAREG_InitGetAttrFnPtrsAU+0xd0>)
    9010:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9012:	4a2c      	ldr	r2, [pc, #176]	; (90c4 <LORAREG_InitGetAttrFnPtrsAU+0xd4>)
    9014:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9016:	4a2c      	ldr	r2, [pc, #176]	; (90c8 <LORAREG_InitGetAttrFnPtrsAU+0xd8>)
    9018:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    901a:	4a2c      	ldr	r2, [pc, #176]	; (90cc <LORAREG_InitGetAttrFnPtrsAU+0xdc>)
    901c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    901e:	4a2c      	ldr	r2, [pc, #176]	; (90d0 <LORAREG_InitGetAttrFnPtrsAU+0xe0>)
    9020:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9022:	4a2c      	ldr	r2, [pc, #176]	; (90d4 <LORAREG_InitGetAttrFnPtrsAU+0xe4>)
    9024:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9026:	4a2c      	ldr	r2, [pc, #176]	; (90d8 <LORAREG_InitGetAttrFnPtrsAU+0xe8>)
    9028:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    902a:	4a2c      	ldr	r2, [pc, #176]	; (90dc <LORAREG_InitGetAttrFnPtrsAU+0xec>)
    902c:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    902e:	492c      	ldr	r1, [pc, #176]	; (90e0 <LORAREG_InitGetAttrFnPtrsAU+0xf0>)
    9030:	2280      	movs	r2, #128	; 0x80
    9032:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    9034:	4a2b      	ldr	r2, [pc, #172]	; (90e4 <LORAREG_InitGetAttrFnPtrsAU+0xf4>)
    9036:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;	
    9038:	4a2b      	ldr	r2, [pc, #172]	; (90e8 <LORAREG_InitGetAttrFnPtrsAU+0xf8>)
    903a:	67da      	str	r2, [r3, #124]	; 0x7c
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    903c:	492b      	ldr	r1, [pc, #172]	; (90ec <LORAREG_InitGetAttrFnPtrsAU+0xfc>)
    903e:	228c      	movs	r2, #140	; 0x8c
    9040:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    9042:	492b      	ldr	r1, [pc, #172]	; (90f0 <LORAREG_InitGetAttrFnPtrsAU+0x100>)
    9044:	3204      	adds	r2, #4
    9046:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    9048:	492a      	ldr	r1, [pc, #168]	; (90f4 <LORAREG_InitGetAttrFnPtrsAU+0x104>)
    904a:	3204      	adds	r2, #4
    904c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    904e:	492a      	ldr	r1, [pc, #168]	; (90f8 <LORAREG_InitGetAttrFnPtrsAU+0x108>)
    9050:	3208      	adds	r2, #8
    9052:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9054:	4929      	ldr	r1, [pc, #164]	; (90fc <LORAREG_InitGetAttrFnPtrsAU+0x10c>)
    9056:	3204      	adds	r2, #4
    9058:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    905a:	4929      	ldr	r1, [pc, #164]	; (9100 <LORAREG_InitGetAttrFnPtrsAU+0x110>)
    905c:	3204      	adds	r2, #4
    905e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9060:	4928      	ldr	r1, [pc, #160]	; (9104 <LORAREG_InitGetAttrFnPtrsAU+0x114>)
    9062:	3204      	adds	r2, #4
    9064:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9066:	4928      	ldr	r1, [pc, #160]	; (9108 <LORAREG_InitGetAttrFnPtrsAU+0x118>)
    9068:	3204      	adds	r2, #4
    906a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    906c:	4927      	ldr	r1, [pc, #156]	; (910c <LORAREG_InitGetAttrFnPtrsAU+0x11c>)
    906e:	3204      	adds	r2, #4
    9070:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9072:	4927      	ldr	r1, [pc, #156]	; (9110 <LORAREG_InitGetAttrFnPtrsAU+0x120>)
    9074:	3204      	adds	r2, #4
    9076:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9078:	4926      	ldr	r1, [pc, #152]	; (9114 <LORAREG_InitGetAttrFnPtrsAU+0x124>)
    907a:	3204      	adds	r2, #4
    907c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    907e:	4926      	ldr	r1, [pc, #152]	; (9118 <LORAREG_InitGetAttrFnPtrsAU+0x128>)
    9080:	3204      	adds	r2, #4
    9082:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    9084:	4925      	ldr	r1, [pc, #148]	; (911c <LORAREG_InitGetAttrFnPtrsAU+0x12c>)
    9086:	3204      	adds	r2, #4
    9088:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    908a:	4925      	ldr	r1, [pc, #148]	; (9120 <LORAREG_InitGetAttrFnPtrsAU+0x130>)
    908c:	3204      	adds	r2, #4
    908e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9090:	4924      	ldr	r1, [pc, #144]	; (9124 <LORAREG_InitGetAttrFnPtrsAU+0x134>)
    9092:	3214      	adds	r2, #20
    9094:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9096:	4924      	ldr	r1, [pc, #144]	; (9128 <LORAREG_InitGetAttrFnPtrsAU+0x138>)
    9098:	3204      	adds	r2, #4
    909a:	5099      	str	r1, [r3, r2]
}
    909c:	4770      	bx	lr
    909e:	46c0      	nop			; (mov r8, r8)
    90a0:	20000ba0 	.word	0x20000ba0
    90a4:	00005ac1 	.word	0x00005ac1
    90a8:	00008805 	.word	0x00008805
    90ac:	00008855 	.word	0x00008855
    90b0:	000088a1 	.word	0x000088a1
    90b4:	00005909 	.word	0x00005909
    90b8:	00005919 	.word	0x00005919
    90bc:	00005935 	.word	0x00005935
    90c0:	00005945 	.word	0x00005945
    90c4:	000069b5 	.word	0x000069b5
    90c8:	00005955 	.word	0x00005955
    90cc:	00005965 	.word	0x00005965
    90d0:	00006889 	.word	0x00006889
    90d4:	00005c75 	.word	0x00005c75
    90d8:	000059b5 	.word	0x000059b5
    90dc:	000067dd 	.word	0x000067dd
    90e0:	0000673d 	.word	0x0000673d
    90e4:	00005a01 	.word	0x00005a01
    90e8:	00005a0b 	.word	0x00005a0b
    90ec:	000088ed 	.word	0x000088ed
    90f0:	00008939 	.word	0x00008939
    90f4:	00008985 	.word	0x00008985
    90f8:	00005a15 	.word	0x00005a15
    90fc:	00005a1f 	.word	0x00005a1f
    9100:	00005a29 	.word	0x00005a29
    9104:	00005a35 	.word	0x00005a35
    9108:	00005a41 	.word	0x00005a41
    910c:	00005a4b 	.word	0x00005a4b
    9110:	00005a53 	.word	0x00005a53
    9114:	00005a5b 	.word	0x00005a5b
    9118:	00008a6d 	.word	0x00008a6d
    911c:	00006299 	.word	0x00006299
    9120:	00005a85 	.word	0x00005a85
    9124:	00005a65 	.word	0x00005a65
    9128:	00005a75 	.word	0x00005a75

0000912c <LORAREG_InitGetAttrFnPtrsIN>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    912c:	4b2a      	ldr	r3, [pc, #168]	; (91d8 <LORAREG_InitGetAttrFnPtrsIN+0xac>)
    912e:	4a2b      	ldr	r2, [pc, #172]	; (91dc <LORAREG_InitGetAttrFnPtrsIN+0xb0>)
    9130:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9132:	4a2b      	ldr	r2, [pc, #172]	; (91e0 <LORAREG_InitGetAttrFnPtrsIN+0xb4>)
    9134:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9136:	4a2b      	ldr	r2, [pc, #172]	; (91e4 <LORAREG_InitGetAttrFnPtrsIN+0xb8>)
    9138:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    913a:	4a2b      	ldr	r2, [pc, #172]	; (91e8 <LORAREG_InitGetAttrFnPtrsIN+0xbc>)
    913c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    913e:	4a2b      	ldr	r2, [pc, #172]	; (91ec <LORAREG_InitGetAttrFnPtrsIN+0xc0>)
    9140:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9142:	4a2b      	ldr	r2, [pc, #172]	; (91f0 <LORAREG_InitGetAttrFnPtrsIN+0xc4>)
    9144:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9146:	4a2b      	ldr	r2, [pc, #172]	; (91f4 <LORAREG_InitGetAttrFnPtrsIN+0xc8>)
    9148:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    914a:	4a2b      	ldr	r2, [pc, #172]	; (91f8 <LORAREG_InitGetAttrFnPtrsIN+0xcc>)
    914c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    914e:	4a2b      	ldr	r2, [pc, #172]	; (91fc <LORAREG_InitGetAttrFnPtrsIN+0xd0>)
    9150:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9152:	4a2b      	ldr	r2, [pc, #172]	; (9200 <LORAREG_InitGetAttrFnPtrsIN+0xd4>)
    9154:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9156:	4a2b      	ldr	r2, [pc, #172]	; (9204 <LORAREG_InitGetAttrFnPtrsIN+0xd8>)
    9158:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    915a:	4a2b      	ldr	r2, [pc, #172]	; (9208 <LORAREG_InitGetAttrFnPtrsIN+0xdc>)
    915c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    915e:	4a2b      	ldr	r2, [pc, #172]	; (920c <LORAREG_InitGetAttrFnPtrsIN+0xe0>)
    9160:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9162:	4a2b      	ldr	r2, [pc, #172]	; (9210 <LORAREG_InitGetAttrFnPtrsIN+0xe4>)
    9164:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType3;
    9166:	4a2b      	ldr	r2, [pc, #172]	; (9214 <LORAREG_InitGetAttrFnPtrsIN+0xe8>)
    9168:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    916a:	492b      	ldr	r1, [pc, #172]	; (9218 <LORAREG_InitGetAttrFnPtrsIN+0xec>)
    916c:	2280      	movs	r2, #128	; 0x80
    916e:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9170:	492a      	ldr	r1, [pc, #168]	; (921c <LORAREG_InitGetAttrFnPtrsIN+0xf0>)
    9172:	320c      	adds	r2, #12
    9174:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9176:	492a      	ldr	r1, [pc, #168]	; (9220 <LORAREG_InitGetAttrFnPtrsIN+0xf4>)
    9178:	3204      	adds	r2, #4
    917a:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    917c:	4929      	ldr	r1, [pc, #164]	; (9224 <LORAREG_InitGetAttrFnPtrsIN+0xf8>)
    917e:	3204      	adds	r2, #4
    9180:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9182:	4929      	ldr	r1, [pc, #164]	; (9228 <LORAREG_InitGetAttrFnPtrsIN+0xfc>)
    9184:	3208      	adds	r2, #8
    9186:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9188:	4928      	ldr	r1, [pc, #160]	; (922c <LORAREG_InitGetAttrFnPtrsIN+0x100>)
    918a:	3204      	adds	r2, #4
    918c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    918e:	4928      	ldr	r1, [pc, #160]	; (9230 <LORAREG_InitGetAttrFnPtrsIN+0x104>)
    9190:	3204      	adds	r2, #4
    9192:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9194:	4927      	ldr	r1, [pc, #156]	; (9234 <LORAREG_InitGetAttrFnPtrsIN+0x108>)
    9196:	3204      	adds	r2, #4
    9198:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    919a:	4927      	ldr	r1, [pc, #156]	; (9238 <LORAREG_InitGetAttrFnPtrsIN+0x10c>)
    919c:	3204      	adds	r2, #4
    919e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    91a0:	4926      	ldr	r1, [pc, #152]	; (923c <LORAREG_InitGetAttrFnPtrsIN+0x110>)
    91a2:	3204      	adds	r2, #4
    91a4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    91a6:	4926      	ldr	r1, [pc, #152]	; (9240 <LORAREG_InitGetAttrFnPtrsIN+0x114>)
    91a8:	3204      	adds	r2, #4
    91aa:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    91ac:	4925      	ldr	r1, [pc, #148]	; (9244 <LORAREG_InitGetAttrFnPtrsIN+0x118>)
    91ae:	3204      	adds	r2, #4
    91b0:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    91b2:	4925      	ldr	r1, [pc, #148]	; (9248 <LORAREG_InitGetAttrFnPtrsIN+0x11c>)
    91b4:	3204      	adds	r2, #4
    91b6:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    91b8:	4924      	ldr	r1, [pc, #144]	; (924c <LORAREG_InitGetAttrFnPtrsIN+0x120>)
    91ba:	3204      	adds	r2, #4
    91bc:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    91be:	4924      	ldr	r1, [pc, #144]	; (9250 <LORAREG_InitGetAttrFnPtrsIN+0x124>)
    91c0:	3204      	adds	r2, #4
    91c2:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    91c4:	4923      	ldr	r1, [pc, #140]	; (9254 <LORAREG_InitGetAttrFnPtrsIN+0x128>)
    91c6:	320c      	adds	r2, #12
    91c8:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    91ca:	4923      	ldr	r1, [pc, #140]	; (9258 <LORAREG_InitGetAttrFnPtrsIN+0x12c>)
    91cc:	3208      	adds	r2, #8
    91ce:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    91d0:	4922      	ldr	r1, [pc, #136]	; (925c <LORAREG_InitGetAttrFnPtrsIN+0x130>)
    91d2:	3204      	adds	r2, #4
    91d4:	5099      	str	r1, [r3, r2]
}
    91d6:	4770      	bx	lr
    91d8:	20000ba0 	.word	0x20000ba0
    91dc:	00006d11 	.word	0x00006d11
    91e0:	000084a5 	.word	0x000084a5
    91e4:	000084e5 	.word	0x000084e5
    91e8:	00008521 	.word	0x00008521
    91ec:	00005909 	.word	0x00005909
    91f0:	00005919 	.word	0x00005919
    91f4:	00005935 	.word	0x00005935
    91f8:	00005945 	.word	0x00005945
    91fc:	000069b5 	.word	0x000069b5
    9200:	00005955 	.word	0x00005955
    9204:	00005965 	.word	0x00005965
    9208:	00006c15 	.word	0x00006c15
    920c:	00005c75 	.word	0x00005c75
    9210:	000059b5 	.word	0x000059b5
    9214:	00006e95 	.word	0x00006e95
    9218:	0000673d 	.word	0x0000673d
    921c:	00008559 	.word	0x00008559
    9220:	00008591 	.word	0x00008591
    9224:	000085c9 	.word	0x000085c9
    9228:	00005a15 	.word	0x00005a15
    922c:	00005a1f 	.word	0x00005a1f
    9230:	00005a29 	.word	0x00005a29
    9234:	00005a35 	.word	0x00005a35
    9238:	00005a41 	.word	0x00005a41
    923c:	00005a4b 	.word	0x00005a4b
    9240:	00005a53 	.word	0x00005a53
    9244:	00005a5b 	.word	0x00005a5b
    9248:	00008639 	.word	0x00008639
    924c:	000075a5 	.word	0x000075a5
    9250:	00005a85 	.word	0x00005a85
    9254:	000069cd 	.word	0x000069cd
    9258:	00005a65 	.word	0x00005a65
    925c:	00005a75 	.word	0x00005a75

00009260 <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    9260:	4b30      	ldr	r3, [pc, #192]	; (9324 <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    9262:	4a31      	ldr	r2, [pc, #196]	; (9328 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    9264:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9266:	4a31      	ldr	r2, [pc, #196]	; (932c <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    9268:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    926a:	4a31      	ldr	r2, [pc, #196]	; (9330 <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    926c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    926e:	4a31      	ldr	r2, [pc, #196]	; (9334 <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    9270:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9272:	4a31      	ldr	r2, [pc, #196]	; (9338 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    9274:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9276:	4a31      	ldr	r2, [pc, #196]	; (933c <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    9278:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    927a:	4a31      	ldr	r2, [pc, #196]	; (9340 <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    927c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    927e:	4a31      	ldr	r2, [pc, #196]	; (9344 <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    9280:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9282:	4a31      	ldr	r2, [pc, #196]	; (9348 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    9284:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9286:	4a31      	ldr	r2, [pc, #196]	; (934c <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    9288:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    928a:	4a31      	ldr	r2, [pc, #196]	; (9350 <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    928c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    928e:	4a31      	ldr	r2, [pc, #196]	; (9354 <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    9290:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9292:	4a31      	ldr	r2, [pc, #196]	; (9358 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    9294:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9296:	4a31      	ldr	r2, [pc, #196]	; (935c <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    9298:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    929a:	4a31      	ldr	r2, [pc, #196]	; (9360 <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    929c:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    929e:	4931      	ldr	r1, [pc, #196]	; (9364 <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    92a0:	2280      	movs	r2, #128	; 0x80
    92a2:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    92a4:	4930      	ldr	r1, [pc, #192]	; (9368 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    92a6:	320c      	adds	r2, #12
    92a8:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    92aa:	4930      	ldr	r1, [pc, #192]	; (936c <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    92ac:	3204      	adds	r2, #4
    92ae:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    92b0:	492f      	ldr	r1, [pc, #188]	; (9370 <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    92b2:	3204      	adds	r2, #4
    92b4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    92b6:	492f      	ldr	r1, [pc, #188]	; (9374 <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    92b8:	3208      	adds	r2, #8
    92ba:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    92bc:	492e      	ldr	r1, [pc, #184]	; (9378 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    92be:	3204      	adds	r2, #4
    92c0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    92c2:	492e      	ldr	r1, [pc, #184]	; (937c <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    92c4:	3204      	adds	r2, #4
    92c6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    92c8:	492d      	ldr	r1, [pc, #180]	; (9380 <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    92ca:	3204      	adds	r2, #4
    92cc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    92ce:	492d      	ldr	r1, [pc, #180]	; (9384 <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    92d0:	3204      	adds	r2, #4
    92d2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    92d4:	492c      	ldr	r1, [pc, #176]	; (9388 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    92d6:	3204      	adds	r2, #4
    92d8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    92da:	492c      	ldr	r1, [pc, #176]	; (938c <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    92dc:	3204      	adds	r2, #4
    92de:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    92e0:	492b      	ldr	r1, [pc, #172]	; (9390 <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    92e2:	3204      	adds	r2, #4
    92e4:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    92e6:	492b      	ldr	r1, [pc, #172]	; (9394 <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    92e8:	3204      	adds	r2, #4
    92ea:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    92ec:	492a      	ldr	r1, [pc, #168]	; (9398 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    92ee:	3204      	adds	r2, #4
    92f0:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    92f2:	492a      	ldr	r1, [pc, #168]	; (939c <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    92f4:	3204      	adds	r2, #4
    92f6:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    92f8:	4929      	ldr	r1, [pc, #164]	; (93a0 <LORAREG_InitGetAttrFnPtrsJP+0x140>)
    92fa:	3204      	adds	r2, #4
    92fc:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    92fe:	4929      	ldr	r1, [pc, #164]	; (93a4 <LORAREG_InitGetAttrFnPtrsJP+0x144>)
    9300:	3204      	adds	r2, #4
    9302:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9304:	4928      	ldr	r1, [pc, #160]	; (93a8 <LORAREG_InitGetAttrFnPtrsJP+0x148>)
    9306:	3204      	adds	r2, #4
    9308:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    930a:	4928      	ldr	r1, [pc, #160]	; (93ac <LORAREG_InitGetAttrFnPtrsJP+0x14c>)
    930c:	3208      	adds	r2, #8
    930e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9310:	4927      	ldr	r1, [pc, #156]	; (93b0 <LORAREG_InitGetAttrFnPtrsJP+0x150>)
    9312:	3204      	adds	r2, #4
    9314:	5099      	str	r1, [r3, r2]
	pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    9316:	4a27      	ldr	r2, [pc, #156]	; (93b4 <LORAREG_InitGetAttrFnPtrsJP+0x154>)
    9318:	679a      	str	r2, [r3, #120]	; 0x78
	pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    931a:	4927      	ldr	r1, [pc, #156]	; (93b8 <LORAREG_InitGetAttrFnPtrsJP+0x158>)
    931c:	2298      	movs	r2, #152	; 0x98
    931e:	5099      	str	r1, [r3, r2]
}
    9320:	4770      	bx	lr
    9322:	46c0      	nop			; (mov r8, r8)
    9324:	20000ba0 	.word	0x20000ba0
    9328:	00006e4d 	.word	0x00006e4d
    932c:	000084a5 	.word	0x000084a5
    9330:	000084e5 	.word	0x000084e5
    9334:	00008441 	.word	0x00008441
    9338:	00005909 	.word	0x00005909
    933c:	00005919 	.word	0x00005919
    9340:	00005935 	.word	0x00005935
    9344:	00005945 	.word	0x00005945
    9348:	000069b5 	.word	0x000069b5
    934c:	00005955 	.word	0x00005955
    9350:	00005965 	.word	0x00005965
    9354:	00006c15 	.word	0x00006c15
    9358:	00005c75 	.word	0x00005c75
    935c:	000059b5 	.word	0x000059b5
    9360:	00006d59 	.word	0x00006d59
    9364:	0000673d 	.word	0x0000673d
    9368:	00008559 	.word	0x00008559
    936c:	00008591 	.word	0x00008591
    9370:	000085c9 	.word	0x000085c9
    9374:	00005a15 	.word	0x00005a15
    9378:	00005a1f 	.word	0x00005a1f
    937c:	00005a29 	.word	0x00005a29
    9380:	00005a35 	.word	0x00005a35
    9384:	00005a41 	.word	0x00005a41
    9388:	00005a4b 	.word	0x00005a4b
    938c:	00005a53 	.word	0x00005a53
    9390:	00005a5b 	.word	0x00005a5b
    9394:	00008639 	.word	0x00008639
    9398:	000075a5 	.word	0x000075a5
    939c:	00005a85 	.word	0x00005a85
    93a0:	00005a95 	.word	0x00005a95
    93a4:	00006f1d 	.word	0x00006f1d
    93a8:	000069cd 	.word	0x000069cd
    93ac:	00005a65 	.word	0x00005a65
    93b0:	00005a75 	.word	0x00005a75
    93b4:	00005c2d 	.word	0x00005c2d
    93b8:	00006a15 	.word	0x00006a15

000093bc <LORAREG_InitGetAttrFnPtrsKR>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    93bc:	4b2d      	ldr	r3, [pc, #180]	; (9474 <LORAREG_InitGetAttrFnPtrsKR+0xb8>)
    93be:	4a2e      	ldr	r2, [pc, #184]	; (9478 <LORAREG_InitGetAttrFnPtrsKR+0xbc>)
    93c0:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    93c2:	4a2e      	ldr	r2, [pc, #184]	; (947c <LORAREG_InitGetAttrFnPtrsKR+0xc0>)
    93c4:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    93c6:	4a2e      	ldr	r2, [pc, #184]	; (9480 <LORAREG_InitGetAttrFnPtrsKR+0xc4>)
    93c8:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    93ca:	4a2e      	ldr	r2, [pc, #184]	; (9484 <LORAREG_InitGetAttrFnPtrsKR+0xc8>)
    93cc:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    93ce:	4a2e      	ldr	r2, [pc, #184]	; (9488 <LORAREG_InitGetAttrFnPtrsKR+0xcc>)
    93d0:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    93d2:	4a2e      	ldr	r2, [pc, #184]	; (948c <LORAREG_InitGetAttrFnPtrsKR+0xd0>)
    93d4:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    93d6:	4a2e      	ldr	r2, [pc, #184]	; (9490 <LORAREG_InitGetAttrFnPtrsKR+0xd4>)
    93d8:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    93da:	4a2e      	ldr	r2, [pc, #184]	; (9494 <LORAREG_InitGetAttrFnPtrsKR+0xd8>)
    93dc:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    93de:	4a2e      	ldr	r2, [pc, #184]	; (9498 <LORAREG_InitGetAttrFnPtrsKR+0xdc>)
    93e0:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    93e2:	4a2e      	ldr	r2, [pc, #184]	; (949c <LORAREG_InitGetAttrFnPtrsKR+0xe0>)
    93e4:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    93e6:	4a2e      	ldr	r2, [pc, #184]	; (94a0 <LORAREG_InitGetAttrFnPtrsKR+0xe4>)
    93e8:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    93ea:	4a2e      	ldr	r2, [pc, #184]	; (94a4 <LORAREG_InitGetAttrFnPtrsKR+0xe8>)
    93ec:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    93ee:	4a2e      	ldr	r2, [pc, #184]	; (94a8 <LORAREG_InitGetAttrFnPtrsKR+0xec>)
    93f0:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    93f2:	4a2e      	ldr	r2, [pc, #184]	; (94ac <LORAREG_InitGetAttrFnPtrsKR+0xf0>)
    93f4:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    93f6:	4a2e      	ldr	r2, [pc, #184]	; (94b0 <LORAREG_InitGetAttrFnPtrsKR+0xf4>)
    93f8:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]=LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    93fa:	492e      	ldr	r1, [pc, #184]	; (94b4 <LORAREG_InitGetAttrFnPtrsKR+0xf8>)
    93fc:	2280      	movs	r2, #128	; 0x80
    93fe:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9400:	492d      	ldr	r1, [pc, #180]	; (94b8 <LORAREG_InitGetAttrFnPtrsKR+0xfc>)
    9402:	320c      	adds	r2, #12
    9404:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9406:	492d      	ldr	r1, [pc, #180]	; (94bc <LORAREG_InitGetAttrFnPtrsKR+0x100>)
    9408:	3204      	adds	r2, #4
    940a:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    940c:	492c      	ldr	r1, [pc, #176]	; (94c0 <LORAREG_InitGetAttrFnPtrsKR+0x104>)
    940e:	3204      	adds	r2, #4
    9410:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9412:	492c      	ldr	r1, [pc, #176]	; (94c4 <LORAREG_InitGetAttrFnPtrsKR+0x108>)
    9414:	3208      	adds	r2, #8
    9416:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9418:	492b      	ldr	r1, [pc, #172]	; (94c8 <LORAREG_InitGetAttrFnPtrsKR+0x10c>)
    941a:	3204      	adds	r2, #4
    941c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    941e:	492b      	ldr	r1, [pc, #172]	; (94cc <LORAREG_InitGetAttrFnPtrsKR+0x110>)
    9420:	3204      	adds	r2, #4
    9422:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9424:	492a      	ldr	r1, [pc, #168]	; (94d0 <LORAREG_InitGetAttrFnPtrsKR+0x114>)
    9426:	3204      	adds	r2, #4
    9428:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    942a:	492a      	ldr	r1, [pc, #168]	; (94d4 <LORAREG_InitGetAttrFnPtrsKR+0x118>)
    942c:	3204      	adds	r2, #4
    942e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9430:	4929      	ldr	r1, [pc, #164]	; (94d8 <LORAREG_InitGetAttrFnPtrsKR+0x11c>)
    9432:	3204      	adds	r2, #4
    9434:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9436:	4929      	ldr	r1, [pc, #164]	; (94dc <LORAREG_InitGetAttrFnPtrsKR+0x120>)
    9438:	3204      	adds	r2, #4
    943a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    943c:	4928      	ldr	r1, [pc, #160]	; (94e0 <LORAREG_InitGetAttrFnPtrsKR+0x124>)
    943e:	3204      	adds	r2, #4
    9440:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9442:	4928      	ldr	r1, [pc, #160]	; (94e4 <LORAREG_InitGetAttrFnPtrsKR+0x128>)
    9444:	3204      	adds	r2, #4
    9446:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9448:	4927      	ldr	r1, [pc, #156]	; (94e8 <LORAREG_InitGetAttrFnPtrsKR+0x12c>)
    944a:	3204      	adds	r2, #4
    944c:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    944e:	4927      	ldr	r1, [pc, #156]	; (94ec <LORAREG_InitGetAttrFnPtrsKR+0x130>)
    9450:	3204      	adds	r2, #4
    9452:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    9454:	4926      	ldr	r1, [pc, #152]	; (94f0 <LORAREG_InitGetAttrFnPtrsKR+0x134>)
    9456:	3204      	adds	r2, #4
    9458:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    945a:	4926      	ldr	r1, [pc, #152]	; (94f4 <LORAREG_InitGetAttrFnPtrsKR+0x138>)
    945c:	3204      	adds	r2, #4
    945e:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9460:	4925      	ldr	r1, [pc, #148]	; (94f8 <LORAREG_InitGetAttrFnPtrsKR+0x13c>)
    9462:	3204      	adds	r2, #4
    9464:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9466:	4925      	ldr	r1, [pc, #148]	; (94fc <LORAREG_InitGetAttrFnPtrsKR+0x140>)
    9468:	3208      	adds	r2, #8
    946a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    946c:	4924      	ldr	r1, [pc, #144]	; (9500 <LORAREG_InitGetAttrFnPtrsKR+0x144>)
    946e:	3204      	adds	r2, #4
    9470:	5099      	str	r1, [r3, r2]
}
    9472:	4770      	bx	lr
    9474:	20000ba0 	.word	0x20000ba0
    9478:	00006d11 	.word	0x00006d11
    947c:	000084a5 	.word	0x000084a5
    9480:	000084e5 	.word	0x000084e5
    9484:	00008521 	.word	0x00008521
    9488:	00005909 	.word	0x00005909
    948c:	00005919 	.word	0x00005919
    9490:	00005935 	.word	0x00005935
    9494:	00005945 	.word	0x00005945
    9498:	000069b5 	.word	0x000069b5
    949c:	00005955 	.word	0x00005955
    94a0:	00005965 	.word	0x00005965
    94a4:	00006c15 	.word	0x00006c15
    94a8:	00005c75 	.word	0x00005c75
    94ac:	000059b5 	.word	0x000059b5
    94b0:	00006ba9 	.word	0x00006ba9
    94b4:	0000673d 	.word	0x0000673d
    94b8:	00008559 	.word	0x00008559
    94bc:	00008591 	.word	0x00008591
    94c0:	000085c9 	.word	0x000085c9
    94c4:	00005a15 	.word	0x00005a15
    94c8:	00005a1f 	.word	0x00005a1f
    94cc:	00005a29 	.word	0x00005a29
    94d0:	00005a35 	.word	0x00005a35
    94d4:	00005a41 	.word	0x00005a41
    94d8:	00005a4b 	.word	0x00005a4b
    94dc:	00005a53 	.word	0x00005a53
    94e0:	00005a5b 	.word	0x00005a5b
    94e4:	00008639 	.word	0x00008639
    94e8:	000075a5 	.word	0x000075a5
    94ec:	00005a85 	.word	0x00005a85
    94f0:	00005a95 	.word	0x00005a95
    94f4:	00006f1d 	.word	0x00006f1d
    94f8:	000069cd 	.word	0x000069cd
    94fc:	00005a65 	.word	0x00005a65
    9500:	00005a75 	.word	0x00005a75

00009504 <LORAREG_InitValidateAttrFnPtrsNA>:
    pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    9504:	4b0d      	ldr	r3, [pc, #52]	; (953c <LORAREG_InitValidateAttrFnPtrsNA+0x38>)
    9506:	4a0e      	ldr	r2, [pc, #56]	; (9540 <LORAREG_InitValidateAttrFnPtrsNA+0x3c>)
    9508:	605a      	str	r2, [r3, #4]
    pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    950a:	4a0e      	ldr	r2, [pc, #56]	; (9544 <LORAREG_InitValidateAttrFnPtrsNA+0x40>)
    950c:	609a      	str	r2, [r3, #8]
    pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    950e:	4a0e      	ldr	r2, [pc, #56]	; (9548 <LORAREG_InitValidateAttrFnPtrsNA+0x44>)
    9510:	63da      	str	r2, [r3, #60]	; 0x3c
    pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    9512:	490e      	ldr	r1, [pc, #56]	; (954c <LORAREG_InitValidateAttrFnPtrsNA+0x48>)
    9514:	6419      	str	r1, [r3, #64]	; 0x40
    pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    9516:	490e      	ldr	r1, [pc, #56]	; (9550 <LORAREG_InitValidateAttrFnPtrsNA+0x4c>)
    9518:	6459      	str	r1, [r3, #68]	; 0x44
    pValidateAttr[DATA_RANGE] = ValidateDataRange;
    951a:	490e      	ldr	r1, [pc, #56]	; (9554 <LORAREG_InitValidateAttrFnPtrsNA+0x50>)
    951c:	6499      	str	r1, [r3, #72]	; 0x48
    pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    951e:	490e      	ldr	r1, [pc, #56]	; (9558 <LORAREG_InitValidateAttrFnPtrsNA+0x54>)
    9520:	6559      	str	r1, [r3, #84]	; 0x54
    pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    9522:	65da      	str	r2, [r3, #92]	; 0x5c
    pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    9524:	4a0d      	ldr	r2, [pc, #52]	; (955c <LORAREG_InitValidateAttrFnPtrsNA+0x58>)
    9526:	661a      	str	r2, [r3, #96]	; 0x60
    pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    9528:	4a0d      	ldr	r2, [pc, #52]	; (9560 <LORAREG_InitValidateAttrFnPtrsNA+0x5c>)
    952a:	669a      	str	r2, [r3, #104]	; 0x68
    pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    952c:	4a0d      	ldr	r2, [pc, #52]	; (9564 <LORAREG_InitValidateAttrFnPtrsNA+0x60>)
    952e:	66da      	str	r2, [r3, #108]	; 0x6c
    pValidateAttr[TX_PWR] = ValidateTxPower;
    9530:	4a0d      	ldr	r2, [pc, #52]	; (9568 <LORAREG_InitValidateAttrFnPtrsNA+0x64>)
    9532:	675a      	str	r2, [r3, #116]	; 0x74
    pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    9534:	490d      	ldr	r1, [pc, #52]	; (956c <LORAREG_InitValidateAttrFnPtrsNA+0x68>)
    9536:	22e0      	movs	r2, #224	; 0xe0
    9538:	5099      	str	r1, [r3, r2]
}
    953a:	4770      	bx	lr
    953c:	20000d88 	.word	0x20000d88
    9540:	00005e69 	.word	0x00005e69
    9544:	000089d1 	.word	0x000089d1
    9548:	00005b99 	.word	0x00005b99
    954c:	00005b55 	.word	0x00005b55
    9550:	00005e0d 	.word	0x00005e0d
    9554:	0000872d 	.word	0x0000872d
    9558:	00005be9 	.word	0x00005be9
    955c:	00005e9d 	.word	0x00005e9d
    9560:	00005d35 	.word	0x00005d35
    9564:	00005d09 	.word	0x00005d09
    9568:	00005d1d 	.word	0x00005d1d
    956c:	00008601 	.word	0x00008601

00009570 <LORAREG_InitValidateAttrFnPtrsEU>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreq;
    9570:	4b0d      	ldr	r3, [pc, #52]	; (95a8 <LORAREG_InitValidateAttrFnPtrsEU+0x38>)
    9572:	4a0e      	ldr	r2, [pc, #56]	; (95ac <LORAREG_InitValidateAttrFnPtrsEU+0x3c>)
    9574:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    9576:	4a0e      	ldr	r2, [pc, #56]	; (95b0 <LORAREG_InitValidateAttrFnPtrsEU+0x40>)
    9578:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    957a:	4a0e      	ldr	r2, [pc, #56]	; (95b4 <LORAREG_InitValidateAttrFnPtrsEU+0x44>)
    957c:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    957e:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    9580:	490d      	ldr	r1, [pc, #52]	; (95b8 <LORAREG_InitValidateAttrFnPtrsEU+0x48>)
    9582:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    9584:	490d      	ldr	r1, [pc, #52]	; (95bc <LORAREG_InitValidateAttrFnPtrsEU+0x4c>)
    9586:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    9588:	490d      	ldr	r1, [pc, #52]	; (95c0 <LORAREG_InitValidateAttrFnPtrsEU+0x50>)
    958a:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    958c:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    958e:	4a0d      	ldr	r2, [pc, #52]	; (95c4 <LORAREG_InitValidateAttrFnPtrsEU+0x54>)
    9590:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    9592:	4a0d      	ldr	r2, [pc, #52]	; (95c8 <LORAREG_InitValidateAttrFnPtrsEU+0x58>)
    9594:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    9596:	4a0d      	ldr	r2, [pc, #52]	; (95cc <LORAREG_InitValidateAttrFnPtrsEU+0x5c>)
    9598:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    959a:	4a0d      	ldr	r2, [pc, #52]	; (95d0 <LORAREG_InitValidateAttrFnPtrsEU+0x60>)
    959c:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    959e:	490d      	ldr	r1, [pc, #52]	; (95d4 <LORAREG_InitValidateAttrFnPtrsEU+0x64>)
    95a0:	22e0      	movs	r2, #224	; 0xe0
    95a2:	5099      	str	r1, [r3, r2]
}
    95a4:	4770      	bx	lr
    95a6:	46c0      	nop			; (mov r8, r8)
    95a8:	20000d88 	.word	0x20000d88
    95ac:	00005f25 	.word	0x00005f25
    95b0:	00006fed 	.word	0x00006fed
    95b4:	00005df5 	.word	0x00005df5
    95b8:	00005e0d 	.word	0x00005e0d
    95bc:	00008351 	.word	0x00008351
    95c0:	00005c01 	.word	0x00005c01
    95c4:	00005e9d 	.word	0x00005e9d
    95c8:	00005d39 	.word	0x00005d39
    95cc:	00005d8d 	.word	0x00005d8d
    95d0:	00005d1d 	.word	0x00005d1d
    95d4:	00005da1 	.word	0x00005da1

000095d8 <LORAREG_InitValidateAttrFnPtrsAS>:
	pValidateAttr[RX_FREQUENCY] = ValidateFrequencyAS;
    95d8:	4b0d      	ldr	r3, [pc, #52]	; (9610 <LORAREG_InitValidateAttrFnPtrsAS+0x38>)
    95da:	4a0e      	ldr	r2, [pc, #56]	; (9614 <LORAREG_InitValidateAttrFnPtrsAS+0x3c>)
    95dc:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    95de:	4a0e      	ldr	r2, [pc, #56]	; (9618 <LORAREG_InitValidateAttrFnPtrsAS+0x40>)
    95e0:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    95e2:	4a0e      	ldr	r2, [pc, #56]	; (961c <LORAREG_InitValidateAttrFnPtrsAS+0x44>)
    95e4:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    95e6:	490e      	ldr	r1, [pc, #56]	; (9620 <LORAREG_InitValidateAttrFnPtrsAS+0x48>)
    95e8:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    95ea:	490e      	ldr	r1, [pc, #56]	; (9624 <LORAREG_InitValidateAttrFnPtrsAS+0x4c>)
    95ec:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    95ee:	490e      	ldr	r1, [pc, #56]	; (9628 <LORAREG_InitValidateAttrFnPtrsAS+0x50>)
    95f0:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    95f2:	490e      	ldr	r1, [pc, #56]	; (962c <LORAREG_InitValidateAttrFnPtrsAS+0x54>)
    95f4:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    95f6:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    95f8:	4a0d      	ldr	r2, [pc, #52]	; (9630 <LORAREG_InitValidateAttrFnPtrsAS+0x58>)
    95fa:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    95fc:	4a0d      	ldr	r2, [pc, #52]	; (9634 <LORAREG_InitValidateAttrFnPtrsAS+0x5c>)
    95fe:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    9600:	4a0d      	ldr	r2, [pc, #52]	; (9638 <LORAREG_InitValidateAttrFnPtrsAS+0x60>)
    9602:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    9604:	4a0d      	ldr	r2, [pc, #52]	; (963c <LORAREG_InitValidateAttrFnPtrsAS+0x64>)
    9606:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    9608:	490d      	ldr	r1, [pc, #52]	; (9640 <LORAREG_InitValidateAttrFnPtrsAS+0x68>)
    960a:	22e0      	movs	r2, #224	; 0xe0
    960c:	5099      	str	r1, [r3, r2]
}
    960e:	4770      	bx	lr
    9610:	20000d88 	.word	0x20000d88
    9614:	00005f41 	.word	0x00005f41
    9618:	00006fed 	.word	0x00006fed
    961c:	00005bbd 	.word	0x00005bbd
    9620:	00005b6d 	.word	0x00005b6d
    9624:	00005e0d 	.word	0x00005e0d
    9628:	00008351 	.word	0x00008351
    962c:	00005c01 	.word	0x00005c01
    9630:	00005e9d 	.word	0x00005e9d
    9634:	00005d39 	.word	0x00005d39
    9638:	00005d8d 	.word	0x00005d8d
    963c:	00005d1d 	.word	0x00005d1d
    9640:	00005da1 	.word	0x00005da1

00009644 <LORAREG_InitValidateAttrFnPtrsAU>:
	pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    9644:	4b0d      	ldr	r3, [pc, #52]	; (967c <LORAREG_InitValidateAttrFnPtrsAU+0x38>)
    9646:	4a0e      	ldr	r2, [pc, #56]	; (9680 <LORAREG_InitValidateAttrFnPtrsAU+0x3c>)
    9648:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    964a:	4a0e      	ldr	r2, [pc, #56]	; (9684 <LORAREG_InitValidateAttrFnPtrsAU+0x40>)
    964c:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    964e:	4a0e      	ldr	r2, [pc, #56]	; (9688 <LORAREG_InitValidateAttrFnPtrsAU+0x44>)
    9650:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    9652:	490e      	ldr	r1, [pc, #56]	; (968c <LORAREG_InitValidateAttrFnPtrsAU+0x48>)
    9654:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    9656:	490e      	ldr	r1, [pc, #56]	; (9690 <LORAREG_InitValidateAttrFnPtrsAU+0x4c>)
    9658:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRange;
    965a:	490e      	ldr	r1, [pc, #56]	; (9694 <LORAREG_InitValidateAttrFnPtrsAU+0x50>)
    965c:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    965e:	490e      	ldr	r1, [pc, #56]	; (9698 <LORAREG_InitValidateAttrFnPtrsAU+0x54>)
    9660:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    9662:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    9664:	4a0d      	ldr	r2, [pc, #52]	; (969c <LORAREG_InitValidateAttrFnPtrsAU+0x58>)
    9666:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    9668:	4a0d      	ldr	r2, [pc, #52]	; (96a0 <LORAREG_InitValidateAttrFnPtrsAU+0x5c>)
    966a:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    966c:	4a0d      	ldr	r2, [pc, #52]	; (96a4 <LORAREG_InitValidateAttrFnPtrsAU+0x60>)
    966e:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    9670:	4a0d      	ldr	r2, [pc, #52]	; (96a8 <LORAREG_InitValidateAttrFnPtrsAU+0x64>)
    9672:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    9674:	490d      	ldr	r1, [pc, #52]	; (96ac <LORAREG_InitValidateAttrFnPtrsAU+0x68>)
    9676:	22e0      	movs	r2, #224	; 0xe0
    9678:	5099      	str	r1, [r3, r2]
}
    967a:	4770      	bx	lr
    967c:	20000d88 	.word	0x20000d88
    9680:	00005e69 	.word	0x00005e69
    9684:	000089d1 	.word	0x000089d1
    9688:	00005b99 	.word	0x00005b99
    968c:	00005b55 	.word	0x00005b55
    9690:	00005e0d 	.word	0x00005e0d
    9694:	0000872d 	.word	0x0000872d
    9698:	00005be9 	.word	0x00005be9
    969c:	00005e9d 	.word	0x00005e9d
    96a0:	00005d35 	.word	0x00005d35
    96a4:	00005d09 	.word	0x00005d09
    96a8:	00005d1d 	.word	0x00005d1d
    96ac:	00008601 	.word	0x00008601

000096b0 <LORAREG_InitValidateAttrFnPtrsIN>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqIN;
    96b0:	4b0d      	ldr	r3, [pc, #52]	; (96e8 <LORAREG_InitValidateAttrFnPtrsIN+0x38>)
    96b2:	4a0e      	ldr	r2, [pc, #56]	; (96ec <LORAREG_InitValidateAttrFnPtrsIN+0x3c>)
    96b4:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    96b6:	4a0e      	ldr	r2, [pc, #56]	; (96f0 <LORAREG_InitValidateAttrFnPtrsIN+0x40>)
    96b8:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    96ba:	4a0e      	ldr	r2, [pc, #56]	; (96f4 <LORAREG_InitValidateAttrFnPtrsIN+0x44>)
    96bc:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    96be:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    96c0:	490d      	ldr	r1, [pc, #52]	; (96f8 <LORAREG_InitValidateAttrFnPtrsIN+0x48>)
    96c2:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    96c4:	490d      	ldr	r1, [pc, #52]	; (96fc <LORAREG_InitValidateAttrFnPtrsIN+0x4c>)
    96c6:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    96c8:	490d      	ldr	r1, [pc, #52]	; (9700 <LORAREG_InitValidateAttrFnPtrsIN+0x50>)
    96ca:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    96cc:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    96ce:	4a0d      	ldr	r2, [pc, #52]	; (9704 <LORAREG_InitValidateAttrFnPtrsIN+0x54>)
    96d0:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    96d2:	4a0d      	ldr	r2, [pc, #52]	; (9708 <LORAREG_InitValidateAttrFnPtrsIN+0x58>)
    96d4:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    96d6:	4a0d      	ldr	r2, [pc, #52]	; (970c <LORAREG_InitValidateAttrFnPtrsIN+0x5c>)
    96d8:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    96da:	4a0d      	ldr	r2, [pc, #52]	; (9710 <LORAREG_InitValidateAttrFnPtrsIN+0x60>)
    96dc:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    96de:	490d      	ldr	r1, [pc, #52]	; (9714 <LORAREG_InitValidateAttrFnPtrsIN+0x64>)
    96e0:	22e0      	movs	r2, #224	; 0xe0
    96e2:	5099      	str	r1, [r3, r2]
}
    96e4:	4770      	bx	lr
    96e6:	46c0      	nop			; (mov r8, r8)
    96e8:	20000d88 	.word	0x20000d88
    96ec:	00007011 	.word	0x00007011
    96f0:	00006fed 	.word	0x00006fed
    96f4:	00005df5 	.word	0x00005df5
    96f8:	00005e0d 	.word	0x00005e0d
    96fc:	00008351 	.word	0x00008351
    9700:	00005c01 	.word	0x00005c01
    9704:	00005e9d 	.word	0x00005e9d
    9708:	00005d39 	.word	0x00005d39
    970c:	00005d8d 	.word	0x00005d8d
    9710:	00005d1d 	.word	0x00005d1d
    9714:	00005da1 	.word	0x00005da1

00009718 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    9718:	4b0d      	ldr	r3, [pc, #52]	; (9750 <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    971a:	4a0e      	ldr	r2, [pc, #56]	; (9754 <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    971c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    971e:	4a0e      	ldr	r2, [pc, #56]	; (9758 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    9720:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    9722:	4a0e      	ldr	r2, [pc, #56]	; (975c <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    9724:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    9726:	490e      	ldr	r1, [pc, #56]	; (9760 <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    9728:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    972a:	490e      	ldr	r1, [pc, #56]	; (9764 <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    972c:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    972e:	490e      	ldr	r1, [pc, #56]	; (9768 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    9730:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    9732:	490e      	ldr	r1, [pc, #56]	; (976c <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    9734:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    9736:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    9738:	4a0d      	ldr	r2, [pc, #52]	; (9770 <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    973a:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    973c:	4a0d      	ldr	r2, [pc, #52]	; (9774 <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    973e:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    9740:	4a0d      	ldr	r2, [pc, #52]	; (9778 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    9742:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    9744:	4a0d      	ldr	r2, [pc, #52]	; (977c <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    9746:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    9748:	490d      	ldr	r1, [pc, #52]	; (9780 <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    974a:	22e0      	movs	r2, #224	; 0xe0
    974c:	5099      	str	r1, [r3, r2]
}
    974e:	4770      	bx	lr
    9750:	20000d88 	.word	0x20000d88
    9754:	00007041 	.word	0x00007041
    9758:	00006fed 	.word	0x00006fed
    975c:	00005bbd 	.word	0x00005bbd
    9760:	00005b6d 	.word	0x00005b6d
    9764:	00005e0d 	.word	0x00005e0d
    9768:	00008351 	.word	0x00008351
    976c:	00005c01 	.word	0x00005c01
    9770:	00005e9d 	.word	0x00005e9d
    9774:	00005d39 	.word	0x00005d39
    9778:	00005d8d 	.word	0x00005d8d
    977c:	00005d1d 	.word	0x00005d1d
    9780:	00005da1 	.word	0x00005da1

00009784 <LORAREG_InitValidateAttrFnPtrsKR>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqKR;
    9784:	4b0d      	ldr	r3, [pc, #52]	; (97bc <LORAREG_InitValidateAttrFnPtrsKR+0x38>)
    9786:	4a0e      	ldr	r2, [pc, #56]	; (97c0 <LORAREG_InitValidateAttrFnPtrsKR+0x3c>)
    9788:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    978a:	4a0e      	ldr	r2, [pc, #56]	; (97c4 <LORAREG_InitValidateAttrFnPtrsKR+0x40>)
    978c:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    978e:	4a0e      	ldr	r2, [pc, #56]	; (97c8 <LORAREG_InitValidateAttrFnPtrsKR+0x44>)
    9790:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    9792:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    9794:	490d      	ldr	r1, [pc, #52]	; (97cc <LORAREG_InitValidateAttrFnPtrsKR+0x48>)
    9796:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    9798:	490d      	ldr	r1, [pc, #52]	; (97d0 <LORAREG_InitValidateAttrFnPtrsKR+0x4c>)
    979a:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    979c:	490d      	ldr	r1, [pc, #52]	; (97d4 <LORAREG_InitValidateAttrFnPtrsKR+0x50>)
    979e:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    97a0:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    97a2:	4a0d      	ldr	r2, [pc, #52]	; (97d8 <LORAREG_InitValidateAttrFnPtrsKR+0x54>)
    97a4:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    97a6:	4a0d      	ldr	r2, [pc, #52]	; (97dc <LORAREG_InitValidateAttrFnPtrsKR+0x58>)
    97a8:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    97aa:	4a0d      	ldr	r2, [pc, #52]	; (97e0 <LORAREG_InitValidateAttrFnPtrsKR+0x5c>)
    97ac:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    97ae:	4a0d      	ldr	r2, [pc, #52]	; (97e4 <LORAREG_InitValidateAttrFnPtrsKR+0x60>)
    97b0:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    97b2:	490d      	ldr	r1, [pc, #52]	; (97e8 <LORAREG_InitValidateAttrFnPtrsKR+0x64>)
    97b4:	22e0      	movs	r2, #224	; 0xe0
    97b6:	5099      	str	r1, [r3, r2]
}
    97b8:	4770      	bx	lr
    97ba:	46c0      	nop			; (mov r8, r8)
    97bc:	20000d88 	.word	0x20000d88
    97c0:	00007071 	.word	0x00007071
    97c4:	00006fed 	.word	0x00006fed
    97c8:	00005df5 	.word	0x00005df5
    97cc:	00005e0d 	.word	0x00005e0d
    97d0:	00008351 	.word	0x00008351
    97d4:	00005c01 	.word	0x00005c01
    97d8:	00005e9d 	.word	0x00005e9d
    97dc:	00005d39 	.word	0x00005d39
    97e0:	00005d8d 	.word	0x00005d8d
    97e4:	00005d1d 	.word	0x00005d1d
    97e8:	00005da1 	.word	0x00005da1

000097ec <LORAREG_InitSetAttrFnPtrsNA>:
	pSetAttr[DATA_RANGE] = setDataRange;
    97ec:	4b0b      	ldr	r3, [pc, #44]	; (981c <LORAREG_InitSetAttrFnPtrsNA+0x30>)
    97ee:	4a0c      	ldr	r2, [pc, #48]	; (9820 <LORAREG_InitSetAttrFnPtrsNA+0x34>)
    97f0:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    97f2:	4a0c      	ldr	r2, [pc, #48]	; (9824 <LORAREG_InitSetAttrFnPtrsNA+0x38>)
    97f4:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    97f6:	4a0c      	ldr	r2, [pc, #48]	; (9828 <LORAREG_InitSetAttrFnPtrsNA+0x3c>)
    97f8:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    97fa:	490c      	ldr	r1, [pc, #48]	; (982c <LORAREG_InitSetAttrFnPtrsNA+0x40>)
    97fc:	22e8      	movs	r2, #232	; 0xe8
    97fe:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    9800:	490b      	ldr	r1, [pc, #44]	; (9830 <LORAREG_InitSetAttrFnPtrsNA+0x44>)
    9802:	3204      	adds	r2, #4
    9804:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    9806:	490b      	ldr	r1, [pc, #44]	; (9834 <LORAREG_InitSetAttrFnPtrsNA+0x48>)
    9808:	3a6c      	subs	r2, #108	; 0x6c
    980a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    980c:	490a      	ldr	r1, [pc, #40]	; (9838 <LORAREG_InitSetAttrFnPtrsNA+0x4c>)
    980e:	3204      	adds	r2, #4
    9810:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    9812:	490a      	ldr	r1, [pc, #40]	; (983c <LORAREG_InitSetAttrFnPtrsNA+0x50>)
    9814:	3260      	adds	r2, #96	; 0x60
    9816:	5099      	str	r1, [r3, r2]
}
    9818:	4770      	bx	lr
    981a:	46c0      	nop			; (mov r8, r8)
    981c:	20000c94 	.word	0x20000c94
    9820:	00008795 	.word	0x00008795
    9824:	00008709 	.word	0x00008709
    9828:	000070b9 	.word	0x000070b9
    982c:	00006335 	.word	0x00006335
    9830:	000062c5 	.word	0x000062c5
    9834:	000076fd 	.word	0x000076fd
    9838:	00007689 	.word	0x00007689
    983c:	000075d1 	.word	0x000075d1

00009840 <LORAREG_InitSetAttrFnPtrsEU>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    9840:	4b0e      	ldr	r3, [pc, #56]	; (987c <LORAREG_InitSetAttrFnPtrsEU+0x3c>)
    9842:	4a0f      	ldr	r2, [pc, #60]	; (9880 <LORAREG_InitSetAttrFnPtrsEU+0x40>)
    9844:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    9846:	4a0f      	ldr	r2, [pc, #60]	; (9884 <LORAREG_InitSetAttrFnPtrsEU+0x44>)
    9848:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    984a:	4a0f      	ldr	r2, [pc, #60]	; (9888 <LORAREG_InitSetAttrFnPtrsEU+0x48>)
    984c:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    984e:	4a0f      	ldr	r2, [pc, #60]	; (988c <LORAREG_InitSetAttrFnPtrsEU+0x4c>)
    9850:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[FREQUENCY] = setFrequency;
    9852:	4a0f      	ldr	r2, [pc, #60]	; (9890 <LORAREG_InitSetAttrFnPtrsEU+0x50>)
    9854:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    9856:	4a0f      	ldr	r2, [pc, #60]	; (9894 <LORAREG_InitSetAttrFnPtrsEU+0x54>)
    9858:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    985a:	490f      	ldr	r1, [pc, #60]	; (9898 <LORAREG_InitSetAttrFnPtrsEU+0x58>)
    985c:	2280      	movs	r2, #128	; 0x80
    985e:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    9860:	490e      	ldr	r1, [pc, #56]	; (989c <LORAREG_InitSetAttrFnPtrsEU+0x5c>)
    9862:	3204      	adds	r2, #4
    9864:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    9866:	490e      	ldr	r1, [pc, #56]	; (98a0 <LORAREG_InitSetAttrFnPtrsEU+0x60>)
    9868:	324c      	adds	r2, #76	; 0x4c
    986a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    986c:	490d      	ldr	r1, [pc, #52]	; (98a4 <LORAREG_InitSetAttrFnPtrsEU+0x64>)
    986e:	3214      	adds	r2, #20
    9870:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    9872:	490d      	ldr	r1, [pc, #52]	; (98a8 <LORAREG_InitSetAttrFnPtrsEU+0x68>)
    9874:	320c      	adds	r2, #12
    9876:	5099      	str	r1, [r3, r2]
}
    9878:	4770      	bx	lr
    987a:	46c0      	nop			; (mov r8, r8)
    987c:	20000c94 	.word	0x20000c94
    9880:	0000837d 	.word	0x0000837d
    9884:	00006571 	.word	0x00006571
    9888:	00007319 	.word	0x00007319
    988c:	00007989 	.word	0x00007989
    9890:	000071f5 	.word	0x000071f5
    9894:	00009b01 	.word	0x00009b01
    9898:	000076fd 	.word	0x000076fd
    989c:	00007689 	.word	0x00007689
    98a0:	00007151 	.word	0x00007151
    98a4:	000075d1 	.word	0x000075d1
    98a8:	00006025 	.word	0x00006025

000098ac <LORAREG_InitSetAttrFnPtrsAS>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    98ac:	4b0f      	ldr	r3, [pc, #60]	; (98ec <LORAREG_InitSetAttrFnPtrsAS+0x40>)
    98ae:	4a10      	ldr	r2, [pc, #64]	; (98f0 <LORAREG_InitSetAttrFnPtrsAS+0x44>)
    98b0:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    98b2:	4a10      	ldr	r2, [pc, #64]	; (98f4 <LORAREG_InitSetAttrFnPtrsAS+0x48>)
    98b4:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    98b6:	4a10      	ldr	r2, [pc, #64]	; (98f8 <LORAREG_InitSetAttrFnPtrsAS+0x4c>)
    98b8:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    98ba:	4910      	ldr	r1, [pc, #64]	; (98fc <LORAREG_InitSetAttrFnPtrsAS+0x50>)
    98bc:	22d0      	movs	r2, #208	; 0xd0
    98be:	5099      	str	r1, [r3, r2]
    pSetAttr[NEW_CHANNELS] = setNewChannel;
    98c0:	4a0f      	ldr	r2, [pc, #60]	; (9900 <LORAREG_InitSetAttrFnPtrsAS+0x54>)
    98c2:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    98c4:	490f      	ldr	r1, [pc, #60]	; (9904 <LORAREG_InitSetAttrFnPtrsAS+0x58>)
    98c6:	2280      	movs	r2, #128	; 0x80
    98c8:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    98ca:	490f      	ldr	r1, [pc, #60]	; (9908 <LORAREG_InitSetAttrFnPtrsAS+0x5c>)
    98cc:	3204      	adds	r2, #4
    98ce:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    98d0:	490e      	ldr	r1, [pc, #56]	; (990c <LORAREG_InitSetAttrFnPtrsAS+0x60>)
    98d2:	3250      	adds	r2, #80	; 0x50
    98d4:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    98d6:	4a0e      	ldr	r2, [pc, #56]	; (9910 <LORAREG_InitSetAttrFnPtrsAS+0x64>)
    98d8:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    98da:	4a0e      	ldr	r2, [pc, #56]	; (9914 <LORAREG_InitSetAttrFnPtrsAS+0x68>)
    98dc:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    98de:	490e      	ldr	r1, [pc, #56]	; (9918 <LORAREG_InitSetAttrFnPtrsAS+0x6c>)
    98e0:	22e4      	movs	r2, #228	; 0xe4
    98e2:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    98e4:	490d      	ldr	r1, [pc, #52]	; (991c <LORAREG_InitSetAttrFnPtrsAS+0x70>)
    98e6:	320c      	adds	r2, #12
    98e8:	5099      	str	r1, [r3, r2]
}
    98ea:	4770      	bx	lr
    98ec:	20000c94 	.word	0x20000c94
    98f0:	0000837d 	.word	0x0000837d
    98f4:	000066e9 	.word	0x000066e9
    98f8:	000071f5 	.word	0x000071f5
    98fc:	00007151 	.word	0x00007151
    9900:	00009b01 	.word	0x00009b01
    9904:	000076fd 	.word	0x000076fd
    9908:	00007689 	.word	0x00007689
    990c:	00005fd1 	.word	0x00005fd1
    9910:	00007319 	.word	0x00007319
    9914:	00007989 	.word	0x00007989
    9918:	000075d1 	.word	0x000075d1
    991c:	00006025 	.word	0x00006025

00009920 <LORAREG_InitSetAttrFnPtrsAU>:
	pSetAttr[DATA_RANGE] = setDataRange;
    9920:	4b0b      	ldr	r3, [pc, #44]	; (9950 <LORAREG_InitSetAttrFnPtrsAU+0x30>)
    9922:	4a0c      	ldr	r2, [pc, #48]	; (9954 <LORAREG_InitSetAttrFnPtrsAU+0x34>)
    9924:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    9926:	4a0c      	ldr	r2, [pc, #48]	; (9958 <LORAREG_InitSetAttrFnPtrsAU+0x38>)
    9928:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    992a:	4a0c      	ldr	r2, [pc, #48]	; (995c <LORAREG_InitSetAttrFnPtrsAU+0x3c>)
    992c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    992e:	490c      	ldr	r1, [pc, #48]	; (9960 <LORAREG_InitSetAttrFnPtrsAU+0x40>)
    9930:	22e8      	movs	r2, #232	; 0xe8
    9932:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    9934:	490b      	ldr	r1, [pc, #44]	; (9964 <LORAREG_InitSetAttrFnPtrsAU+0x44>)
    9936:	3204      	adds	r2, #4
    9938:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    993a:	490b      	ldr	r1, [pc, #44]	; (9968 <LORAREG_InitSetAttrFnPtrsAU+0x48>)
    993c:	3a6c      	subs	r2, #108	; 0x6c
    993e:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    9940:	490a      	ldr	r1, [pc, #40]	; (996c <LORAREG_InitSetAttrFnPtrsAU+0x4c>)
    9942:	3204      	adds	r2, #4
    9944:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    9946:	490a      	ldr	r1, [pc, #40]	; (9970 <LORAREG_InitSetAttrFnPtrsAU+0x50>)
    9948:	3260      	adds	r2, #96	; 0x60
    994a:	5099      	str	r1, [r3, r2]
}
    994c:	4770      	bx	lr
    994e:	46c0      	nop			; (mov r8, r8)
    9950:	20000c94 	.word	0x20000c94
    9954:	00008795 	.word	0x00008795
    9958:	00008709 	.word	0x00008709
    995c:	000070b9 	.word	0x000070b9
    9960:	00006335 	.word	0x00006335
    9964:	000062c5 	.word	0x000062c5
    9968:	000076fd 	.word	0x000076fd
    996c:	00007689 	.word	0x00007689
    9970:	000075d1 	.word	0x000075d1

00009974 <LORAREG_InitSetAttrFnPtrsIN>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    9974:	4b0d      	ldr	r3, [pc, #52]	; (99ac <LORAREG_InitSetAttrFnPtrsIN+0x38>)
    9976:	4a0e      	ldr	r2, [pc, #56]	; (99b0 <LORAREG_InitSetAttrFnPtrsIN+0x3c>)
    9978:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    997a:	4a0e      	ldr	r2, [pc, #56]	; (99b4 <LORAREG_InitSetAttrFnPtrsIN+0x40>)
    997c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    997e:	4a0e      	ldr	r2, [pc, #56]	; (99b8 <LORAREG_InitSetAttrFnPtrsIN+0x44>)
    9980:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    9982:	4a0e      	ldr	r2, [pc, #56]	; (99bc <LORAREG_InitSetAttrFnPtrsIN+0x48>)
    9984:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    9986:	490e      	ldr	r1, [pc, #56]	; (99c0 <LORAREG_InitSetAttrFnPtrsIN+0x4c>)
    9988:	2280      	movs	r2, #128	; 0x80
    998a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    998c:	490d      	ldr	r1, [pc, #52]	; (99c4 <LORAREG_InitSetAttrFnPtrsIN+0x50>)
    998e:	3204      	adds	r2, #4
    9990:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    9992:	490d      	ldr	r1, [pc, #52]	; (99c8 <LORAREG_InitSetAttrFnPtrsIN+0x54>)
    9994:	324c      	adds	r2, #76	; 0x4c
    9996:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    9998:	490c      	ldr	r1, [pc, #48]	; (99cc <LORAREG_InitSetAttrFnPtrsIN+0x58>)
    999a:	3204      	adds	r2, #4
    999c:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    999e:	490c      	ldr	r1, [pc, #48]	; (99d0 <LORAREG_InitSetAttrFnPtrsIN+0x5c>)
    99a0:	3210      	adds	r2, #16
    99a2:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    99a4:	490b      	ldr	r1, [pc, #44]	; (99d4 <LORAREG_InitSetAttrFnPtrsIN+0x60>)
    99a6:	320c      	adds	r2, #12
    99a8:	5099      	str	r1, [r3, r2]
}
    99aa:	4770      	bx	lr
    99ac:	20000c94 	.word	0x20000c94
    99b0:	0000837d 	.word	0x0000837d
    99b4:	00006571 	.word	0x00006571
    99b8:	000071f5 	.word	0x000071f5
    99bc:	00009b01 	.word	0x00009b01
    99c0:	000076fd 	.word	0x000076fd
    99c4:	00007689 	.word	0x00007689
    99c8:	00007151 	.word	0x00007151
    99cc:	00005fd1 	.word	0x00005fd1
    99d0:	000075d1 	.word	0x000075d1
    99d4:	00006025 	.word	0x00006025

000099d8 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    99d8:	4b11      	ldr	r3, [pc, #68]	; (9a20 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    99da:	4a12      	ldr	r2, [pc, #72]	; (9a24 <LORAREG_InitSetAttrFnPtrsJP+0x4c>)
    99dc:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    99de:	4a12      	ldr	r2, [pc, #72]	; (9a28 <LORAREG_InitSetAttrFnPtrsJP+0x50>)
    99e0:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    99e2:	4912      	ldr	r1, [pc, #72]	; (9a2c <LORAREG_InitSetAttrFnPtrsJP+0x54>)
    99e4:	2288      	movs	r2, #136	; 0x88
    99e6:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    99e8:	4a11      	ldr	r2, [pc, #68]	; (9a30 <LORAREG_InitSetAttrFnPtrsJP+0x58>)
    99ea:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    99ec:	4911      	ldr	r1, [pc, #68]	; (9a34 <LORAREG_InitSetAttrFnPtrsJP+0x5c>)
    99ee:	22d0      	movs	r2, #208	; 0xd0
    99f0:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    99f2:	4a11      	ldr	r2, [pc, #68]	; (9a38 <LORAREG_InitSetAttrFnPtrsJP+0x60>)
    99f4:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    99f6:	4911      	ldr	r1, [pc, #68]	; (9a3c <LORAREG_InitSetAttrFnPtrsJP+0x64>)
    99f8:	2280      	movs	r2, #128	; 0x80
    99fa:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    99fc:	4910      	ldr	r1, [pc, #64]	; (9a40 <LORAREG_InitSetAttrFnPtrsJP+0x68>)
    99fe:	3204      	adds	r2, #4
    9a00:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    9a02:	4910      	ldr	r1, [pc, #64]	; (9a44 <LORAREG_InitSetAttrFnPtrsJP+0x6c>)
    9a04:	3250      	adds	r2, #80	; 0x50
    9a06:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    9a08:	4a0f      	ldr	r2, [pc, #60]	; (9a48 <LORAREG_InitSetAttrFnPtrsJP+0x70>)
    9a0a:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    9a0c:	4a0f      	ldr	r2, [pc, #60]	; (9a4c <LORAREG_InitSetAttrFnPtrsJP+0x74>)
    9a0e:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    9a10:	490f      	ldr	r1, [pc, #60]	; (9a50 <LORAREG_InitSetAttrFnPtrsJP+0x78>)
    9a12:	22e4      	movs	r2, #228	; 0xe4
    9a14:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    9a16:	490f      	ldr	r1, [pc, #60]	; (9a54 <LORAREG_InitSetAttrFnPtrsJP+0x7c>)
    9a18:	320c      	adds	r2, #12
    9a1a:	5099      	str	r1, [r3, r2]
}
    9a1c:	4770      	bx	lr
    9a1e:	46c0      	nop			; (mov r8, r8)
    9a20:	20000c94 	.word	0x20000c94
    9a24:	0000837d 	.word	0x0000837d
    9a28:	000066e9 	.word	0x000066e9
    9a2c:	00007efd 	.word	0x00007efd
    9a30:	000071f5 	.word	0x000071f5
    9a34:	00007151 	.word	0x00007151
    9a38:	00009b01 	.word	0x00009b01
    9a3c:	000076fd 	.word	0x000076fd
    9a40:	00007689 	.word	0x00007689
    9a44:	00005fd1 	.word	0x00005fd1
    9a48:	00007319 	.word	0x00007319
    9a4c:	00007989 	.word	0x00007989
    9a50:	000075d1 	.word	0x000075d1
    9a54:	00006025 	.word	0x00006025

00009a58 <LORAREG_InitSetAttrFnPtrsKR>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    9a58:	4b0f      	ldr	r3, [pc, #60]	; (9a98 <LORAREG_InitSetAttrFnPtrsKR+0x40>)
    9a5a:	4a10      	ldr	r2, [pc, #64]	; (9a9c <LORAREG_InitSetAttrFnPtrsKR+0x44>)
    9a5c:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    9a5e:	4a10      	ldr	r2, [pc, #64]	; (9aa0 <LORAREG_InitSetAttrFnPtrsKR+0x48>)
    9a60:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    9a62:	4910      	ldr	r1, [pc, #64]	; (9aa4 <LORAREG_InitSetAttrFnPtrsKR+0x4c>)
    9a64:	2288      	movs	r2, #136	; 0x88
    9a66:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    9a68:	4a0f      	ldr	r2, [pc, #60]	; (9aa8 <LORAREG_InitSetAttrFnPtrsKR+0x50>)
    9a6a:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    9a6c:	490f      	ldr	r1, [pc, #60]	; (9aac <LORAREG_InitSetAttrFnPtrsKR+0x54>)
    9a6e:	22d0      	movs	r2, #208	; 0xd0
    9a70:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    9a72:	4a0f      	ldr	r2, [pc, #60]	; (9ab0 <LORAREG_InitSetAttrFnPtrsKR+0x58>)
    9a74:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    9a76:	490f      	ldr	r1, [pc, #60]	; (9ab4 <LORAREG_InitSetAttrFnPtrsKR+0x5c>)
    9a78:	2280      	movs	r2, #128	; 0x80
    9a7a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    9a7c:	490e      	ldr	r1, [pc, #56]	; (9ab8 <LORAREG_InitSetAttrFnPtrsKR+0x60>)
    9a7e:	3204      	adds	r2, #4
    9a80:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    9a82:	490e      	ldr	r1, [pc, #56]	; (9abc <LORAREG_InitSetAttrFnPtrsKR+0x64>)
    9a84:	3250      	adds	r2, #80	; 0x50
    9a86:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    9a88:	490d      	ldr	r1, [pc, #52]	; (9ac0 <LORAREG_InitSetAttrFnPtrsKR+0x68>)
    9a8a:	3210      	adds	r2, #16
    9a8c:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    9a8e:	490d      	ldr	r1, [pc, #52]	; (9ac4 <LORAREG_InitSetAttrFnPtrsKR+0x6c>)
    9a90:	320c      	adds	r2, #12
    9a92:	5099      	str	r1, [r3, r2]
}
    9a94:	4770      	bx	lr
    9a96:	46c0      	nop			; (mov r8, r8)
    9a98:	20000c94 	.word	0x20000c94
    9a9c:	0000837d 	.word	0x0000837d
    9aa0:	000066e9 	.word	0x000066e9
    9aa4:	00007efd 	.word	0x00007efd
    9aa8:	000071f5 	.word	0x000071f5
    9aac:	00007151 	.word	0x00007151
    9ab0:	00009b01 	.word	0x00009b01
    9ab4:	000076fd 	.word	0x000076fd
    9ab8:	00007689 	.word	0x00007689
    9abc:	00005fd1 	.word	0x00005fd1
    9ac0:	000075d1 	.word	0x000075d1
    9ac4:	00006025 	.word	0x00006025

00009ac8 <LORAREG_GetAttr>:
{
    9ac8:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    9aca:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    9acc:	283c      	cmp	r0, #60	; 0x3c
    9ace:	d901      	bls.n	9ad4 <LORAREG_GetAttr+0xc>
}
    9ad0:	0018      	movs	r0, r3
    9ad2:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    9ad4:	0084      	lsls	r4, r0, #2
    9ad6:	4b02      	ldr	r3, [pc, #8]	; (9ae0 <LORAREG_GetAttr+0x18>)
    9ad8:	58e3      	ldr	r3, [r4, r3]
    9ada:	4798      	blx	r3
    9adc:	0003      	movs	r3, r0
    9ade:	e7f7      	b.n	9ad0 <LORAREG_GetAttr+0x8>
    9ae0:	20000ba0 	.word	0x20000ba0

00009ae4 <LORAREG_ValidateAttr>:
{
    9ae4:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    9ae6:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    9ae8:	283c      	cmp	r0, #60	; 0x3c
    9aea:	d901      	bls.n	9af0 <LORAREG_ValidateAttr+0xc>
}
    9aec:	0018      	movs	r0, r3
    9aee:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    9af0:	0082      	lsls	r2, r0, #2
    9af2:	4b02      	ldr	r3, [pc, #8]	; (9afc <LORAREG_ValidateAttr+0x18>)
    9af4:	58d3      	ldr	r3, [r2, r3]
    9af6:	4798      	blx	r3
    9af8:	0003      	movs	r3, r0
    9afa:	e7f7      	b.n	9aec <LORAREG_ValidateAttr+0x8>
    9afc:	20000d88 	.word	0x20000d88

00009b00 <setNewChannel>:
{
    9b00:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b02:	46d6      	mov	lr, sl
    9b04:	464f      	mov	r7, r9
    9b06:	b580      	push	{r7, lr}
    9b08:	b085      	sub	sp, #20
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    9b0a:	232e      	movs	r3, #46	; 0x2e
    9b0c:	4a30      	ldr	r2, [pc, #192]	; (9bd0 <setNewChannel+0xd0>)
    9b0e:	5cd2      	ldrb	r2, [r2, r3]
    9b10:	4b30      	ldr	r3, [pc, #192]	; (9bd4 <setNewChannel+0xd4>)
    9b12:	4113      	asrs	r3, r2
    9b14:	07db      	lsls	r3, r3, #31
    9b16:	d407      	bmi.n	9b28 <setNewChannel+0x28>
    9b18:	2a05      	cmp	r2, #5
    9b1a:	d020      	beq.n	9b5e <setNewChannel+0x5e>
	else if( ISM_KR920 == RegParams.band)
    9b1c:	2a04      	cmp	r2, #4
    9b1e:	d020      	beq.n	9b62 <setNewChannel+0x62>
	else if( ISM_IND865 == RegParams.band)
    9b20:	2a0f      	cmp	r2, #15
    9b22:	d020      	beq.n	9b66 <setNewChannel+0x66>
		pUpdateChidStatus = UpdateChannelIdStatusT2;
    9b24:	4e2c      	ldr	r6, [pc, #176]	; (9bd8 <setNewChannel+0xd8>)
    9b26:	e000      	b.n	9b2a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    9b28:	4e2c      	ldr	r6, [pc, #176]	; (9bdc <setNewChannel+0xdc>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    9b2a:	ac03      	add	r4, sp, #12
    9b2c:	2204      	movs	r2, #4
    9b2e:	0020      	movs	r0, r4
    9b30:	4b2b      	ldr	r3, [pc, #172]	; (9be0 <setNewChannel+0xe0>)
    9b32:	4798      	blx	r3
	valchMaskCntl.chnlMask = newCh.channelMask;
    9b34:	8823      	ldrh	r3, [r4, #0]
    9b36:	aa02      	add	r2, sp, #8
    9b38:	8053      	strh	r3, [r2, #2]
	valchMaskCntl.chnlMaskCntl = newCh.channelMaskCntl;
    9b3a:	78a4      	ldrb	r4, [r4, #2]
    9b3c:	7014      	strb	r4, [r2, #0]
	if(LORAREG_ValidateAttr(CHMASK_CHCNTL,&valchMaskCntl) != LORAWAN_SUCCESS)
    9b3e:	0011      	movs	r1, r2
    9b40:	2038      	movs	r0, #56	; 0x38
    9b42:	4b28      	ldr	r3, [pc, #160]	; (9be4 <setNewChannel+0xe4>)
    9b44:	4798      	blx	r3
    9b46:	0003      	movs	r3, r0
    9b48:	9001      	str	r0, [sp, #4]
    9b4a:	2808      	cmp	r0, #8
    9b4c:	d00d      	beq.n	9b6a <setNewChannel+0x6a>
		result = LORAWAN_INVALID_PARAMETER;
    9b4e:	230a      	movs	r3, #10
    9b50:	9301      	str	r3, [sp, #4]
}
    9b52:	9801      	ldr	r0, [sp, #4]
    9b54:	b005      	add	sp, #20
    9b56:	bc0c      	pop	{r2, r3}
    9b58:	4691      	mov	r9, r2
    9b5a:	469a      	mov	sl, r3
    9b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    9b5e:	4e1f      	ldr	r6, [pc, #124]	; (9bdc <setNewChannel+0xdc>)
    9b60:	e7e3      	b.n	9b2a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT4;
    9b62:	4e21      	ldr	r6, [pc, #132]	; (9be8 <setNewChannel+0xe8>)
    9b64:	e7e1      	b.n	9b2a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatus;
    9b66:	4e21      	ldr	r6, [pc, #132]	; (9bec <setNewChannel+0xec>)
    9b68:	e7df      	b.n	9b2a <setNewChannel+0x2a>
		if(newCh.channelMaskCntl == 6)
    9b6a:	2c06      	cmp	r4, #6
    9b6c:	d00b      	beq.n	9b86 <setNewChannel+0x86>
		else if(newCh.channelMaskCntl == 0)
    9b6e:	2c00      	cmp	r4, #0
    9b70:	d1ef      	bne.n	9b52 <setNewChannel+0x52>
			for(i = 0; i < RegParams.maxChannels; i++)
    9b72:	232a      	movs	r3, #42	; 0x2a
    9b74:	4a16      	ldr	r2, [pc, #88]	; (9bd0 <setNewChannel+0xd0>)
    9b76:	56d3      	ldrsb	r3, [r2, r3]
    9b78:	2b00      	cmp	r3, #0
    9b7a:	ddea      	ble.n	9b52 <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    9b7c:	af03      	add	r7, sp, #12
    9b7e:	2301      	movs	r3, #1
    9b80:	4699      	mov	r9, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    9b82:	4692      	mov	sl, r2
    9b84:	e01c      	b.n	9bc0 <setNewChannel+0xc0>
			for(i = 0; i < RegParams.maxChannels; i++)
    9b86:	3322      	adds	r3, #34	; 0x22
    9b88:	4a11      	ldr	r2, [pc, #68]	; (9bd0 <setNewChannel+0xd0>)
    9b8a:	56d3      	ldrsb	r3, [r2, r3]
    9b8c:	2b00      	cmp	r3, #0
    9b8e:	dde0      	ble.n	9b52 <setNewChannel+0x52>
    9b90:	2400      	movs	r4, #0
    9b92:	0017      	movs	r7, r2
    9b94:	252a      	movs	r5, #42	; 0x2a
				pUpdateChidStatus(i,ENABLED);
    9b96:	2101      	movs	r1, #1
    9b98:	0020      	movs	r0, r4
    9b9a:	47b0      	blx	r6
			for(i = 0; i < RegParams.maxChannels; i++)
    9b9c:	3401      	adds	r4, #1
    9b9e:	b2e4      	uxtb	r4, r4
    9ba0:	577b      	ldrsb	r3, [r7, r5]
    9ba2:	429c      	cmp	r4, r3
    9ba4:	dbf7      	blt.n	9b96 <setNewChannel+0x96>
    9ba6:	e7d4      	b.n	9b52 <setNewChannel+0x52>
					pUpdateChidStatus(i,DISABLED);
    9ba8:	2100      	movs	r1, #0
    9baa:	0020      	movs	r0, r4
    9bac:	47b0      	blx	r6
				newCh.channelMask = newCh.channelMask >> SHIFT1;
    9bae:	086d      	lsrs	r5, r5, #1
    9bb0:	803d      	strh	r5, [r7, #0]
			for(i = 0; i < RegParams.maxChannels; i++)
    9bb2:	3401      	adds	r4, #1
    9bb4:	b2e4      	uxtb	r4, r4
    9bb6:	232a      	movs	r3, #42	; 0x2a
    9bb8:	4652      	mov	r2, sl
    9bba:	56d3      	ldrsb	r3, [r2, r3]
    9bbc:	429c      	cmp	r4, r3
    9bbe:	dac8      	bge.n	9b52 <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    9bc0:	883d      	ldrh	r5, [r7, #0]
    9bc2:	464b      	mov	r3, r9
    9bc4:	422b      	tst	r3, r5
    9bc6:	d0ef      	beq.n	9ba8 <setNewChannel+0xa8>
					pUpdateChidStatus(i, ENABLED);
    9bc8:	4649      	mov	r1, r9
    9bca:	0020      	movs	r0, r4
    9bcc:	47b0      	blx	r6
    9bce:	e7ee      	b.n	9bae <setNewChannel+0xae>
    9bd0:	20001350 	.word	0x20001350
    9bd4:	00007fc0 	.word	0x00007fc0
    9bd8:	0000645d 	.word	0x0000645d
    9bdc:	00006671 	.word	0x00006671
    9be0:	00015bd5 	.word	0x00015bd5
    9be4:	00009ae5 	.word	0x00009ae5
    9be8:	000065c5 	.word	0x000065c5
    9bec:	000063b5 	.word	0x000063b5

00009bf0 <LORAREG_SetAttr>:
{
    9bf0:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    9bf2:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    9bf4:	283c      	cmp	r0, #60	; 0x3c
    9bf6:	d901      	bls.n	9bfc <LORAREG_SetAttr+0xc>
}
    9bf8:	0018      	movs	r0, r3
    9bfa:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    9bfc:	0082      	lsls	r2, r0, #2
    9bfe:	4b02      	ldr	r3, [pc, #8]	; (9c08 <LORAREG_SetAttr+0x18>)
    9c00:	58d3      	ldr	r3, [r2, r3]
    9c02:	4798      	blx	r3
    9c04:	0003      	movs	r3, r0
    9c06:	e7f7      	b.n	9bf8 <LORAREG_SetAttr+0x8>
    9c08:	20000c94 	.word	0x20000c94

00009c0c <CreateAllRegSoftwareTimers>:
{
    9c0c:	b510      	push	{r4, lr}
			status = SwTimerCreate(&regTimerId[i]);
    9c0e:	4809      	ldr	r0, [pc, #36]	; (9c34 <CreateAllRegSoftwareTimers+0x28>)
    9c10:	4b09      	ldr	r3, [pc, #36]	; (9c38 <CreateAllRegSoftwareTimers+0x2c>)
    9c12:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    9c14:	2808      	cmp	r0, #8
    9c16:	d10c      	bne.n	9c32 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    9c18:	4808      	ldr	r0, [pc, #32]	; (9c3c <CreateAllRegSoftwareTimers+0x30>)
    9c1a:	4b07      	ldr	r3, [pc, #28]	; (9c38 <CreateAllRegSoftwareTimers+0x2c>)
    9c1c:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    9c1e:	2808      	cmp	r0, #8
    9c20:	d107      	bne.n	9c32 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    9c22:	4807      	ldr	r0, [pc, #28]	; (9c40 <CreateAllRegSoftwareTimers+0x34>)
    9c24:	4b04      	ldr	r3, [pc, #16]	; (9c38 <CreateAllRegSoftwareTimers+0x2c>)
    9c26:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    9c28:	2808      	cmp	r0, #8
    9c2a:	d102      	bne.n	9c32 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    9c2c:	4805      	ldr	r0, [pc, #20]	; (9c44 <CreateAllRegSoftwareTimers+0x38>)
    9c2e:	4b02      	ldr	r3, [pc, #8]	; (9c38 <CreateAllRegSoftwareTimers+0x2c>)
    9c30:	4798      	blx	r3
}
    9c32:	bd10      	pop	{r4, pc}
    9c34:	2000134c 	.word	0x2000134c
    9c38:	0000ae81 	.word	0x0000ae81
    9c3c:	2000134d 	.word	0x2000134d
    9c40:	2000134e 	.word	0x2000134e
    9c44:	2000134f 	.word	0x2000134f

00009c48 <StopAllRegSoftwareTimers>:
{
    9c48:	b570      	push	{r4, r5, r6, lr}
    9c4a:	2400      	movs	r4, #0
		SwTimerStop(regTimerId[i]);
    9c4c:	4e03      	ldr	r6, [pc, #12]	; (9c5c <StopAllRegSoftwareTimers+0x14>)
    9c4e:	4d04      	ldr	r5, [pc, #16]	; (9c60 <StopAllRegSoftwareTimers+0x18>)
    9c50:	5d30      	ldrb	r0, [r6, r4]
    9c52:	47a8      	blx	r5
    9c54:	3401      	adds	r4, #1
	for (uint8_t i=0; i< REG_PARAMS_TIMERS_COUNT; i++)
    9c56:	2c04      	cmp	r4, #4
    9c58:	d1fa      	bne.n	9c50 <StopAllRegSoftwareTimers+0x8>
}
    9c5a:	bd70      	pop	{r4, r5, r6, pc}
    9c5c:	2000134c 	.word	0x2000134c
    9c60:	0000b1cd 	.word	0x0000b1cd

00009c64 <LORAREG_Init>:
{	
    9c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9c66:	0007      	movs	r7, r0
	if(!initialized)
    9c68:	4b24      	ldr	r3, [pc, #144]	; (9cfc <LORAREG_Init+0x98>)
    9c6a:	781b      	ldrb	r3, [r3, #0]
    9c6c:	2b00      	cmp	r3, #0
    9c6e:	d109      	bne.n	9c84 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    9c70:	4b23      	ldr	r3, [pc, #140]	; (9d00 <LORAREG_Init+0x9c>)
    9c72:	4798      	blx	r3
    9c74:	2808      	cmp	r0, #8
    9c76:	d001      	beq.n	9c7c <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    9c78:	2014      	movs	r0, #20
    9c7a:	e006      	b.n	9c8a <LORAREG_Init+0x26>
			initialized = true;
    9c7c:	2201      	movs	r2, #1
    9c7e:	4b1f      	ldr	r3, [pc, #124]	; (9cfc <LORAREG_Init+0x98>)
    9c80:	701a      	strb	r2, [r3, #0]
    9c82:	e002      	b.n	9c8a <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    9c84:	4b1f      	ldr	r3, [pc, #124]	; (9d04 <LORAREG_Init+0xa0>)
    9c86:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9c88:	2008      	movs	r0, #8
    9c8a:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    9c8c:	4e1e      	ldr	r6, [pc, #120]	; (9d08 <LORAREG_Init+0xa4>)
    9c8e:	4d1f      	ldr	r5, [pc, #124]	; (9d0c <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    9c90:	4c1f      	ldr	r4, [pc, #124]	; (9d10 <LORAREG_Init+0xac>)
    9c92:	4a20      	ldr	r2, [pc, #128]	; (9d14 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    9c94:	4920      	ldr	r1, [pc, #128]	; (9d18 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    9c96:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    9c98:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    9c9a:	505a      	str	r2, [r3, r1]
    9c9c:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    9c9e:	2bf4      	cmp	r3, #244	; 0xf4
    9ca0:	d1f9      	bne.n	9c96 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    9ca2:	2f02      	cmp	r7, #2
    9ca4:	d00d      	beq.n	9cc2 <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    9ca6:	2f01      	cmp	r7, #1
    9ca8:	d90f      	bls.n	9cca <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    9caa:	1fbb      	subs	r3, r7, #6
    9cac:	2b08      	cmp	r3, #8
    9cae:	d910      	bls.n	9cd2 <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    9cb0:	2f03      	cmp	r7, #3
    9cb2:	d012      	beq.n	9cda <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    9cb4:	2f0f      	cmp	r7, #15
    9cb6:	d014      	beq.n	9ce2 <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    9cb8:	2f05      	cmp	r7, #5
    9cba:	d016      	beq.n	9cea <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    9cbc:	2f04      	cmp	r7, #4
    9cbe:	d018      	beq.n	9cf2 <LORAREG_Init+0x8e>
}
    9cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    9cc2:	2002      	movs	r0, #2
    9cc4:	4b15      	ldr	r3, [pc, #84]	; (9d1c <LORAREG_Init+0xb8>)
    9cc6:	4798      	blx	r3
    9cc8:	e7fa      	b.n	9cc0 <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    9cca:	0038      	movs	r0, r7
    9ccc:	4b14      	ldr	r3, [pc, #80]	; (9d20 <LORAREG_Init+0xbc>)
    9cce:	4798      	blx	r3
    9cd0:	e7f6      	b.n	9cc0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    9cd2:	0038      	movs	r0, r7
    9cd4:	4b13      	ldr	r3, [pc, #76]	; (9d24 <LORAREG_Init+0xc0>)
    9cd6:	4798      	blx	r3
    9cd8:	e7f2      	b.n	9cc0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    9cda:	2003      	movs	r0, #3
    9cdc:	4b12      	ldr	r3, [pc, #72]	; (9d28 <LORAREG_Init+0xc4>)
    9cde:	4798      	blx	r3
    9ce0:	e7ee      	b.n	9cc0 <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    9ce2:	200f      	movs	r0, #15
    9ce4:	4b11      	ldr	r3, [pc, #68]	; (9d2c <LORAREG_Init+0xc8>)
    9ce6:	4798      	blx	r3
    9ce8:	e7ea      	b.n	9cc0 <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    9cea:	2005      	movs	r0, #5
    9cec:	4b10      	ldr	r3, [pc, #64]	; (9d30 <LORAREG_Init+0xcc>)
    9cee:	4798      	blx	r3
    9cf0:	e7e6      	b.n	9cc0 <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    9cf2:	2004      	movs	r0, #4
    9cf4:	4b0f      	ldr	r3, [pc, #60]	; (9d34 <LORAREG_Init+0xd0>)
    9cf6:	4798      	blx	r3
    9cf8:	e7e2      	b.n	9cc0 <LORAREG_Init+0x5c>
    9cfa:	46c0      	nop			; (mov r8, r8)
    9cfc:	20000b9d 	.word	0x20000b9d
    9d00:	00009c0d 	.word	0x00009c0d
    9d04:	00009c49 	.word	0x00009c49
    9d08:	20000ba0 	.word	0x20000ba0
    9d0c:	00005901 	.word	0x00005901
    9d10:	20000d88 	.word	0x20000d88
    9d14:	00005905 	.word	0x00005905
    9d18:	20000c94 	.word	0x20000c94
    9d1c:	000056bd 	.word	0x000056bd
    9d20:	00004c0d 	.word	0x00004c0d
    9d24:	00004715 	.word	0x00004715
    9d28:	000049ad 	.word	0x000049ad
    9d2c:	00004efd 	.word	0x00004efd
    9d30:	00005111 	.word	0x00005111
    9d34:	000053c5 	.word	0x000053c5

00009d38 <LORAREG_SupportedBands>:
	*bands = value;
    9d38:	2301      	movs	r3, #1
    9d3a:	425b      	negs	r3, r3
    9d3c:	8003      	strh	r3, [r0, #0]
}
    9d3e:	2008      	movs	r0, #8
    9d40:	4770      	bx	lr
	...

00009d44 <LORAREG_UnInit>:
{
    9d44:	b510      	push	{r4, lr}
	StopAllRegSoftwareTimers();
    9d46:	4b0d      	ldr	r3, [pc, #52]	; (9d7c <LORAREG_UnInit+0x38>)
    9d48:	4798      	blx	r3
	if(RegParams.regParamItems.fileid)
    9d4a:	4b0d      	ldr	r3, [pc, #52]	; (9d80 <LORAREG_UnInit+0x3c>)
    9d4c:	4a0d      	ldr	r2, [pc, #52]	; (9d84 <LORAREG_UnInit+0x40>)
    9d4e:	5cd0      	ldrb	r0, [r2, r3]
    9d50:	2800      	cmp	r0, #0
    9d52:	d107      	bne.n	9d64 <LORAREG_UnInit+0x20>
	memset(&RegParams,0,sizeof(RegParams_t));
    9d54:	2285      	movs	r2, #133	; 0x85
    9d56:	0092      	lsls	r2, r2, #2
    9d58:	2100      	movs	r1, #0
    9d5a:	480a      	ldr	r0, [pc, #40]	; (9d84 <LORAREG_UnInit+0x40>)
    9d5c:	4b0a      	ldr	r3, [pc, #40]	; (9d88 <LORAREG_UnInit+0x44>)
    9d5e:	4798      	blx	r3
}
    9d60:	200a      	movs	r0, #10
    9d62:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    9d64:	4b09      	ldr	r3, [pc, #36]	; (9d8c <LORAREG_UnInit+0x48>)
    9d66:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    9d68:	232e      	movs	r3, #46	; 0x2e
    9d6a:	4a06      	ldr	r2, [pc, #24]	; (9d84 <LORAREG_UnInit+0x40>)
    9d6c:	5cd3      	ldrb	r3, [r2, r3]
    9d6e:	2b00      	cmp	r3, #0
    9d70:	d1f0      	bne.n	9d54 <LORAREG_UnInit+0x10>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    9d72:	200b      	movs	r0, #11
    9d74:	4b05      	ldr	r3, [pc, #20]	; (9d8c <LORAREG_UnInit+0x48>)
    9d76:	4798      	blx	r3
    9d78:	e7ec      	b.n	9d54 <LORAREG_UnInit+0x10>
    9d7a:	46c0      	nop			; (mov r8, r8)
    9d7c:	00009c49 	.word	0x00009c49
    9d80:	0000020b 	.word	0x0000020b
    9d84:	20001350 	.word	0x20001350
    9d88:	00015cf9 	.word	0x00015cf9
    9d8c:	0000a185 	.word	0x0000a185

00009d90 <sal_FillSubKey>:
		}
	}
}

static void sal_FillSubKey( uint8_t *source, uint8_t *key, uint8_t size)
{
    9d90:	b530      	push	{r4, r5, lr}
	uint8_t i = 0;
	uint8_t carry = 0;

	i=size;

	while(i--)
    9d92:	1e53      	subs	r3, r2, #1
    9d94:	b2db      	uxtb	r3, r3
    9d96:	2a00      	cmp	r2, #0
    9d98:	d00b      	beq.n	9db2 <sal_FillSubKey+0x22>
    9d9a:	2400      	movs	r4, #0
	{
		key[i] = (source[i] << 1) | carry;
    9d9c:	18c5      	adds	r5, r0, r3
    9d9e:	782a      	ldrb	r2, [r5, #0]
    9da0:	0052      	lsls	r2, r2, #1
    9da2:	4322      	orrs	r2, r4
    9da4:	54ca      	strb	r2, [r1, r3]
		carry = !!(source[i] & 0x80);
    9da6:	782c      	ldrb	r4, [r5, #0]
    9da8:	09e4      	lsrs	r4, r4, #7
	while(i--)
    9daa:	3b01      	subs	r3, #1
    9dac:	b2db      	uxtb	r3, r3
    9dae:	2bff      	cmp	r3, #255	; 0xff
    9db0:	d1f4      	bne.n	9d9c <sal_FillSubKey+0xc>
	}
}
    9db2:	bd30      	pop	{r4, r5, pc}

00009db4 <SAL_AESEncode>:
{
    9db4:	b510      	push	{r4, lr}
    9db6:	b084      	sub	sp, #16
    9db8:	0004      	movs	r4, r0
    9dba:	0011      	movs	r1, r2
	memcpy(useKey, key, sizeof(useKey));
    9dbc:	2210      	movs	r2, #16
    9dbe:	4668      	mov	r0, sp
    9dc0:	4b04      	ldr	r3, [pc, #16]	; (9dd4 <SAL_AESEncode+0x20>)
    9dc2:	4798      	blx	r3
	AESEncode(buffer, useKey);
    9dc4:	4669      	mov	r1, sp
    9dc6:	0020      	movs	r0, r4
    9dc8:	4b03      	ldr	r3, [pc, #12]	; (9dd8 <SAL_AESEncode+0x24>)
    9dca:	4798      	blx	r3
}
    9dcc:	2000      	movs	r0, #0
    9dce:	b004      	add	sp, #16
    9dd0:	bd10      	pop	{r4, pc}
    9dd2:	46c0      	nop			; (mov r8, r8)
    9dd4:	00015bd5 	.word	0x00015bd5
    9dd8:	00009fb5 	.word	0x00009fb5

00009ddc <SAL_DeriveSessionKey>:
{
    9ddc:	b510      	push	{r4, lr}
	sal_status = SAL_AESEncode(block, src_key, key);
    9dde:	4b01      	ldr	r3, [pc, #4]	; (9de4 <SAL_DeriveSessionKey+0x8>)
    9de0:	4798      	blx	r3
}
    9de2:	bd10      	pop	{r4, pc}
    9de4:	00009db5 	.word	0x00009db5

00009de8 <SAL_Read>:
}
    9de8:	2000      	movs	r0, #0
    9dea:	4770      	bx	lr

00009dec <SAL_AESCmac>:
{
    9dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    9dee:	46d6      	mov	lr, sl
    9df0:	464f      	mov	r7, r9
    9df2:	4646      	mov	r6, r8
    9df4:	b5c0      	push	{r6, r7, lr}
    9df6:	b0a4      	sub	sp, #144	; 0x90
    9df8:	9001      	str	r0, [sp, #4]
    9dfa:	000f      	movs	r7, r1
    9dfc:	9102      	str	r1, [sp, #8]
    9dfe:	9203      	str	r2, [sp, #12]
    9e00:	469a      	mov	sl, r3
    9e02:	ab2c      	add	r3, sp, #176	; 0xb0
    9e04:	881c      	ldrh	r4, [r3, #0]
	uint8_t const_Rb[16] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    9e06:	ae08      	add	r6, sp, #32
    9e08:	2210      	movs	r2, #16
    9e0a:	2100      	movs	r1, #0
    9e0c:	0030      	movs	r0, r6
    9e0e:	4d64      	ldr	r5, [pc, #400]	; (9fa0 <SAL_AESCmac+0x1b4>)
    9e10:	47a8      	blx	r5
    9e12:	2387      	movs	r3, #135	; 0x87
    9e14:	73f3      	strb	r3, [r6, #15]
	memset(l, 0, sizeof(l));
    9e16:	2210      	movs	r2, #16
    9e18:	2100      	movs	r1, #0
    9e1a:	a804      	add	r0, sp, #16
    9e1c:	47a8      	blx	r5
	SAL_AESEncode(l, key_type, key);
    9e1e:	9a01      	ldr	r2, [sp, #4]
    9e20:	0039      	movs	r1, r7
    9e22:	a804      	add	r0, sp, #16
    9e24:	4b5f      	ldr	r3, [pc, #380]	; (9fa4 <SAL_AESCmac+0x1b8>)
    9e26:	4798      	blx	r3
	if ( (l[0] & 0x80) == 0x00 )  // MSB( bufferLocal[0] ) is '0'
    9e28:	ab04      	add	r3, sp, #16
    9e2a:	781b      	ldrb	r3, [r3, #0]
    9e2c:	2b7f      	cmp	r3, #127	; 0x7f
    9e2e:	d82d      	bhi.n	9e8c <SAL_AESCmac+0xa0>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    9e30:	2210      	movs	r2, #16
    9e32:	a920      	add	r1, sp, #128	; 0x80
    9e34:	a804      	add	r0, sp, #16
    9e36:	4b5c      	ldr	r3, [pc, #368]	; (9fa8 <SAL_AESCmac+0x1bc>)
    9e38:	4798      	blx	r3
	if ( (k1[0] & 0x80) == 0x00 )   // MSB( k1[0] ) is '0'
    9e3a:	ab20      	add	r3, sp, #128	; 0x80
    9e3c:	781b      	ldrb	r3, [r3, #0]
    9e3e:	2b7f      	cmp	r3, #127	; 0x7f
    9e40:	d834      	bhi.n	9eac <SAL_AESCmac+0xc0>
		sal_FillSubKey( k1, k2, (sizeof(l)) );
    9e42:	2210      	movs	r2, #16
    9e44:	a91c      	add	r1, sp, #112	; 0x70
    9e46:	a820      	add	r0, sp, #128	; 0x80
    9e48:	4b57      	ldr	r3, [pc, #348]	; (9fa8 <SAL_AESCmac+0x1bc>)
    9e4a:	4798      	blx	r3
	n = (size + 15) >> 4;
    9e4c:	0023      	movs	r3, r4
    9e4e:	330f      	adds	r3, #15
    9e50:	111d      	asrs	r5, r3, #4
    9e52:	b2aa      	uxth	r2, r5
    9e54:	4690      	mov	r8, r2
	if (n == 0)
    9e56:	2a00      	cmp	r2, #0
    9e58:	d038      	beq.n	9ecc <SAL_AESCmac+0xe0>
	if ( flag == 1 )
    9e5a:	0722      	lsls	r2, r4, #28
    9e5c:	d138      	bne.n	9ed0 <SAL_AESCmac+0xe4>
		for (i=((n-1) << 4); i<(n << 4); i++)
    9e5e:	4642      	mov	r2, r8
    9e60:	3a01      	subs	r2, #1
    9e62:	0112      	lsls	r2, r2, #4
    9e64:	b296      	uxth	r6, r2
    9e66:	4f51      	ldr	r7, [pc, #324]	; (9fac <SAL_AESCmac+0x1c0>)
    9e68:	401f      	ands	r7, r3
    9e6a:	42be      	cmp	r6, r7
    9e6c:	da54      	bge.n	9f18 <SAL_AESCmac+0x12c>
    9e6e:	0033      	movs	r3, r6
			mLast[j] = input[i] ^ k1[j];
    9e70:	a910      	add	r1, sp, #64	; 0x40
    9e72:	aa20      	add	r2, sp, #128	; 0x80
    9e74:	1b98      	subs	r0, r3, r6
    9e76:	b280      	uxth	r0, r0
    9e78:	4654      	mov	r4, sl
    9e7a:	5ce4      	ldrb	r4, [r4, r3]
    9e7c:	5c15      	ldrb	r5, [r2, r0]
    9e7e:	406c      	eors	r4, r5
    9e80:	540c      	strb	r4, [r1, r0]
		for (i=((n-1) << 4); i<(n << 4); i++)
    9e82:	3301      	adds	r3, #1
    9e84:	b29b      	uxth	r3, r3
    9e86:	42bb      	cmp	r3, r7
    9e88:	dbf4      	blt.n	9e74 <SAL_AESCmac+0x88>
    9e8a:	e045      	b.n	9f18 <SAL_AESCmac+0x12c>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    9e8c:	2210      	movs	r2, #16
    9e8e:	a920      	add	r1, sp, #128	; 0x80
    9e90:	a804      	add	r0, sp, #16
    9e92:	4b45      	ldr	r3, [pc, #276]	; (9fa8 <SAL_AESCmac+0x1bc>)
    9e94:	4798      	blx	r3
    9e96:	2300      	movs	r3, #0
			k1[i] ^= const_Rb[i];
    9e98:	aa20      	add	r2, sp, #128	; 0x80
    9e9a:	a908      	add	r1, sp, #32
    9e9c:	5c98      	ldrb	r0, [r3, r2]
    9e9e:	5c5d      	ldrb	r5, [r3, r1]
    9ea0:	4068      	eors	r0, r5
    9ea2:	5498      	strb	r0, [r3, r2]
    9ea4:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    9ea6:	2b10      	cmp	r3, #16
    9ea8:	d1f8      	bne.n	9e9c <SAL_AESCmac+0xb0>
    9eaa:	e7c6      	b.n	9e3a <SAL_AESCmac+0x4e>
		sal_FillSubKey( k1, k2, (sizeof(l) ) );
    9eac:	2210      	movs	r2, #16
    9eae:	a91c      	add	r1, sp, #112	; 0x70
    9eb0:	a820      	add	r0, sp, #128	; 0x80
    9eb2:	4b3d      	ldr	r3, [pc, #244]	; (9fa8 <SAL_AESCmac+0x1bc>)
    9eb4:	4798      	blx	r3
    9eb6:	2300      	movs	r3, #0
			k2[i] = k2[i] ^ const_Rb[i];
    9eb8:	aa1c      	add	r2, sp, #112	; 0x70
    9eba:	a908      	add	r1, sp, #32
    9ebc:	5c98      	ldrb	r0, [r3, r2]
    9ebe:	5c5d      	ldrb	r5, [r3, r1]
    9ec0:	4068      	eors	r0, r5
    9ec2:	5498      	strb	r0, [r3, r2]
    9ec4:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    9ec6:	2b10      	cmp	r3, #16
    9ec8:	d1f8      	bne.n	9ebc <SAL_AESCmac+0xd0>
    9eca:	e7bf      	b.n	9e4c <SAL_AESCmac+0x60>
		n = 1;
    9ecc:	2301      	movs	r3, #1
    9ece:	4698      	mov	r8, r3
		ptr = &input[size - (size%16)];
    9ed0:	230f      	movs	r3, #15
    9ed2:	0020      	movs	r0, r4
    9ed4:	4398      	bics	r0, r3
    9ed6:	2300      	movs	r3, #0
			if ( i < (size%16) )
    9ed8:	220f      	movs	r2, #15
    9eda:	4014      	ands	r4, r2
					padded[i] = 0x00;
    9edc:	a90c      	add	r1, sp, #48	; 0x30
    9ede:	2700      	movs	r7, #0
					padded[i] = 0x80;
    9ee0:	2680      	movs	r6, #128	; 0x80
				padded[i] = ptr[i];
    9ee2:	4450      	add	r0, sl
    9ee4:	e005      	b.n	9ef2 <SAL_AESCmac+0x106>
				if ( i == (size%16) )
    9ee6:	4294      	cmp	r4, r2
    9ee8:	d009      	beq.n	9efe <SAL_AESCmac+0x112>
					padded[i] = 0x00;
    9eea:	545f      	strb	r7, [r3, r1]
    9eec:	3301      	adds	r3, #1
		for (i=0; i<16; i++)
    9eee:	2b10      	cmp	r3, #16
    9ef0:	d007      	beq.n	9f02 <SAL_AESCmac+0x116>
    9ef2:	b29a      	uxth	r2, r3
			if ( i < (size%16) )
    9ef4:	4294      	cmp	r4, r2
    9ef6:	d9f6      	bls.n	9ee6 <SAL_AESCmac+0xfa>
				padded[i] = ptr[i];
    9ef8:	5cc2      	ldrb	r2, [r0, r3]
    9efa:	545a      	strb	r2, [r3, r1]
    9efc:	e7f6      	b.n	9eec <SAL_AESCmac+0x100>
					padded[i] = 0x80;
    9efe:	545e      	strb	r6, [r3, r1]
    9f00:	e7f4      	b.n	9eec <SAL_AESCmac+0x100>
    9f02:	2300      	movs	r3, #0
			mLast[i] = padded[i] ^ k2[i];
    9f04:	a810      	add	r0, sp, #64	; 0x40
    9f06:	a90c      	add	r1, sp, #48	; 0x30
    9f08:	aa1c      	add	r2, sp, #112	; 0x70
    9f0a:	5c5c      	ldrb	r4, [r3, r1]
    9f0c:	5c9d      	ldrb	r5, [r3, r2]
    9f0e:	406c      	eors	r4, r5
    9f10:	541c      	strb	r4, [r3, r0]
    9f12:	3301      	adds	r3, #1
		for (i=0; i<sizeof(mLast); i++)
    9f14:	2b10      	cmp	r3, #16
    9f16:	d1f8      	bne.n	9f0a <SAL_AESCmac+0x11e>
	memset(x, 0, sizeof(x));
    9f18:	2210      	movs	r2, #16
    9f1a:	2100      	movs	r1, #0
    9f1c:	a818      	add	r0, sp, #96	; 0x60
    9f1e:	4b20      	ldr	r3, [pc, #128]	; (9fa0 <SAL_AESCmac+0x1b4>)
    9f20:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    9f22:	2301      	movs	r3, #1
    9f24:	425b      	negs	r3, r3
    9f26:	4443      	add	r3, r8
    9f28:	4699      	mov	r9, r3
    9f2a:	2000      	movs	r0, #0
    9f2c:	2700      	movs	r7, #0
    9f2e:	2b00      	cmp	r3, #0
    9f30:	dd1a      	ble.n	9f68 <SAL_AESCmac+0x17c>
			y[j] = x[j] ^ input[(i << 4)+j];
    9f32:	ad14      	add	r5, sp, #80	; 0x50
    9f34:	ac18      	add	r4, sp, #96	; 0x60
		memcpy(x, y, sizeof(y));
    9f36:	4e1e      	ldr	r6, [pc, #120]	; (9fb0 <SAL_AESCmac+0x1c4>)
			y[j] = x[j] ^ input[(i << 4)+j];
    9f38:	0100      	lsls	r0, r0, #4
    9f3a:	2300      	movs	r3, #0
    9f3c:	4450      	add	r0, sl
    9f3e:	5cc2      	ldrb	r2, [r0, r3]
    9f40:	5d19      	ldrb	r1, [r3, r4]
    9f42:	404a      	eors	r2, r1
    9f44:	555a      	strb	r2, [r3, r5]
    9f46:	3301      	adds	r3, #1
		for (j=0; j<16; j++)
    9f48:	2b10      	cmp	r3, #16
    9f4a:	d1f8      	bne.n	9f3e <SAL_AESCmac+0x152>
		memcpy(x, y, sizeof(y));
    9f4c:	2210      	movs	r2, #16
    9f4e:	0029      	movs	r1, r5
    9f50:	0020      	movs	r0, r4
    9f52:	47b0      	blx	r6
		SAL_AESEncode(x, key_type, key);
    9f54:	9a01      	ldr	r2, [sp, #4]
    9f56:	9902      	ldr	r1, [sp, #8]
    9f58:	0020      	movs	r0, r4
    9f5a:	4b12      	ldr	r3, [pc, #72]	; (9fa4 <SAL_AESCmac+0x1b8>)
    9f5c:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    9f5e:	3701      	adds	r7, #1
    9f60:	b2bf      	uxth	r7, r7
    9f62:	0038      	movs	r0, r7
    9f64:	454f      	cmp	r7, r9
    9f66:	dbe7      	blt.n	9f38 <SAL_AESCmac+0x14c>
    9f68:	2300      	movs	r3, #0
		y[i] = x[i] ^ mLast[i];
    9f6a:	ac14      	add	r4, sp, #80	; 0x50
    9f6c:	a818      	add	r0, sp, #96	; 0x60
    9f6e:	a910      	add	r1, sp, #64	; 0x40
    9f70:	5c1a      	ldrb	r2, [r3, r0]
    9f72:	5c5d      	ldrb	r5, [r3, r1]
    9f74:	406a      	eors	r2, r5
    9f76:	551a      	strb	r2, [r3, r4]
    9f78:	3301      	adds	r3, #1
	for (i=0; i<sizeof(x); i++)
    9f7a:	2b10      	cmp	r3, #16
    9f7c:	d1f8      	bne.n	9f70 <SAL_AESCmac+0x184>
	SAL_AESEncode(y, key_type, key);
    9f7e:	9a01      	ldr	r2, [sp, #4]
    9f80:	9902      	ldr	r1, [sp, #8]
    9f82:	a814      	add	r0, sp, #80	; 0x50
    9f84:	4b07      	ldr	r3, [pc, #28]	; (9fa4 <SAL_AESCmac+0x1b8>)
    9f86:	4798      	blx	r3
	memcpy(output, y, sizeof(y));
    9f88:	2210      	movs	r2, #16
    9f8a:	a914      	add	r1, sp, #80	; 0x50
    9f8c:	9803      	ldr	r0, [sp, #12]
    9f8e:	4b08      	ldr	r3, [pc, #32]	; (9fb0 <SAL_AESCmac+0x1c4>)
    9f90:	4798      	blx	r3
}
    9f92:	2000      	movs	r0, #0
    9f94:	b024      	add	sp, #144	; 0x90
    9f96:	bc1c      	pop	{r2, r3, r4}
    9f98:	4690      	mov	r8, r2
    9f9a:	4699      	mov	r9, r3
    9f9c:	46a2      	mov	sl, r4
    9f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9fa0:	00015cf9 	.word	0x00015cf9
    9fa4:	00009db5 	.word	0x00009db5
    9fa8:	00009d91 	.word	0x00009d91
    9fac:	000ffff0 	.word	0x000ffff0
    9fb0:	00015bd5 	.word	0x00015bd5

00009fb4 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    9fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9fb6:	b083      	sub	sp, #12
    9fb8:	0004      	movs	r4, r0
    9fba:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    9fbc:	4a2b      	ldr	r2, [pc, #172]	; (a06c <AESEncode+0xb8>)
    9fbe:	2101      	movs	r1, #1
    9fc0:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    9fc2:	2300      	movs	r3, #0
    9fc4:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    9fc6:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    9fc8:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    9fca:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    9fcc:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    9fce:	4928      	ldr	r1, [pc, #160]	; (a070 <AESEncode+0xbc>)
    9fd0:	4828      	ldr	r0, [pc, #160]	; (a074 <AESEncode+0xc0>)
    9fd2:	4b29      	ldr	r3, [pc, #164]	; (a078 <AESEncode+0xc4>)
    9fd4:	4798      	blx	r3
    9fd6:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    9fd8:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    9fda:	4f28      	ldr	r7, [pc, #160]	; (a07c <AESEncode+0xc8>)
    9fdc:	1870      	adds	r0, r6, r1
    9fde:	2300      	movs	r3, #0
    9fe0:	5cc2      	ldrb	r2, [r0, r3]
    9fe2:	555a      	strb	r2, [r3, r5]
    9fe4:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    9fe6:	2b04      	cmp	r3, #4
    9fe8:	d1fa      	bne.n	9fe0 <AESEncode+0x2c>
    9fea:	9b01      	ldr	r3, [sp, #4]
    9fec:	51cb      	str	r3, [r1, r7]
    9fee:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    9ff0:	2910      	cmp	r1, #16
    9ff2:	d1f3      	bne.n	9fdc <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    9ff4:	4d1f      	ldr	r5, [pc, #124]	; (a074 <AESEncode+0xc0>)
    9ff6:	4921      	ldr	r1, [pc, #132]	; (a07c <AESEncode+0xc8>)
    9ff8:	0028      	movs	r0, r5
    9ffa:	4b21      	ldr	r3, [pc, #132]	; (a080 <AESEncode+0xcc>)
    9ffc:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    9ffe:	682a      	ldr	r2, [r5, #0]
    a000:	7913      	ldrb	r3, [r2, #4]
    a002:	2102      	movs	r1, #2
    a004:	430b      	orrs	r3, r1
    a006:	7113      	strb	r3, [r2, #4]
    a008:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    a00a:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    a00c:	4e1b      	ldr	r6, [pc, #108]	; (a07c <AESEncode+0xc8>)
    a00e:	1860      	adds	r0, r4, r1
    a010:	2300      	movs	r3, #0
    a012:	5cc2      	ldrb	r2, [r0, r3]
    a014:	555a      	strb	r2, [r3, r5]
    a016:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    a018:	2b04      	cmp	r3, #4
    a01a:	d1fa      	bne.n	a012 <AESEncode+0x5e>
    a01c:	9b01      	ldr	r3, [sp, #4]
    a01e:	518b      	str	r3, [r1, r6]
    a020:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    a022:	2910      	cmp	r1, #16
    a024:	d1f3      	bne.n	a00e <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    a026:	4d13      	ldr	r5, [pc, #76]	; (a074 <AESEncode+0xc0>)
    a028:	4914      	ldr	r1, [pc, #80]	; (a07c <AESEncode+0xc8>)
    a02a:	0028      	movs	r0, r5
    a02c:	4b15      	ldr	r3, [pc, #84]	; (a084 <AESEncode+0xd0>)
    a02e:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    a030:	682d      	ldr	r5, [r5, #0]
    a032:	792b      	ldrb	r3, [r5, #4]
    a034:	2202      	movs	r2, #2
    a036:	4393      	bics	r3, r2
    a038:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    a03a:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    a03c:	2002      	movs	r0, #2
    a03e:	e001      	b.n	a044 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    a040:	4211      	tst	r1, r2
    a042:	d107      	bne.n	a054 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    a044:	79eb      	ldrb	r3, [r5, #7]
    a046:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    a048:	000a      	movs	r2, r1
    a04a:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    a04c:	4218      	tst	r0, r3
    a04e:	d0f7      	beq.n	a040 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    a050:	4302      	orrs	r2, r0
    a052:	e7f5      	b.n	a040 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    a054:	4d09      	ldr	r5, [pc, #36]	; (a07c <AESEncode+0xc8>)
    a056:	0029      	movs	r1, r5
    a058:	4806      	ldr	r0, [pc, #24]	; (a074 <AESEncode+0xc0>)
    a05a:	4b0b      	ldr	r3, [pc, #44]	; (a088 <AESEncode+0xd4>)
    a05c:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    a05e:	2210      	movs	r2, #16
    a060:	0029      	movs	r1, r5
    a062:	0020      	movs	r0, r4
    a064:	4b09      	ldr	r3, [pc, #36]	; (a08c <AESEncode+0xd8>)
    a066:	4798      	blx	r3
#endif	
}
    a068:	b003      	add	sp, #12
    a06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a06c:	20001564 	.word	0x20001564
    a070:	42003400 	.word	0x42003400
    a074:	20001570 	.word	0x20001570
    a078:	00001465 	.word	0x00001465
    a07c:	20000e7c 	.word	0x20000e7c
    a080:	000014f9 	.word	0x000014f9
    a084:	0000152d 	.word	0x0000152d
    a088:	0000157d 	.word	0x0000157d
    a08c:	00015bd5 	.word	0x00015bd5

0000a090 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    a090:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    a092:	4d07      	ldr	r5, [pc, #28]	; (a0b0 <AESInit+0x20>)
    a094:	0028      	movs	r0, r5
    a096:	4b07      	ldr	r3, [pc, #28]	; (a0b4 <AESInit+0x24>)
    a098:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    a09a:	4c07      	ldr	r4, [pc, #28]	; (a0b8 <AESInit+0x28>)
    a09c:	002a      	movs	r2, r5
    a09e:	4907      	ldr	r1, [pc, #28]	; (a0bc <AESInit+0x2c>)
    a0a0:	0020      	movs	r0, r4
    a0a2:	4b07      	ldr	r3, [pc, #28]	; (a0c0 <AESInit+0x30>)
    a0a4:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    a0a6:	0020      	movs	r0, r4
    a0a8:	4b06      	ldr	r3, [pc, #24]	; (a0c4 <AESInit+0x34>)
    a0aa:	4798      	blx	r3
#endif	
}
    a0ac:	bd70      	pop	{r4, r5, r6, pc}
    a0ae:	46c0      	nop			; (mov r8, r8)
    a0b0:	20001564 	.word	0x20001564
    a0b4:	00001429 	.word	0x00001429
    a0b8:	20001570 	.word	0x20001570
    a0bc:	42003400 	.word	0x42003400
    a0c0:	000014d9 	.word	0x000014d9
    a0c4:	00001443 	.word	0x00001443

0000a0c8 <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    a0c8:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    a0ca:	4b03      	ldr	r3, [pc, #12]	; (a0d8 <PDS_Init+0x10>)
    a0cc:	4798      	blx	r3
	pdsUnInitFlag = false;
    a0ce:	2200      	movs	r2, #0
    a0d0:	4b02      	ldr	r3, [pc, #8]	; (a0dc <PDS_Init+0x14>)
    a0d2:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    a0d4:	bd10      	pop	{r4, pc}
    a0d6:	46c0      	nop			; (mov r8, r8)
    a0d8:	0000a645 	.word	0x0000a645
    a0dc:	20000e8c 	.word	0x20000e8c

0000a0e0 <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    a0e0:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    a0e2:	4b14      	ldr	r3, [pc, #80]	; (a134 <PDS_Store+0x54>)
    a0e4:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    a0e6:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    a0e8:	2a00      	cmp	r2, #0
    a0ea:	d106      	bne.n	a0fa <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    a0ec:	0102      	lsls	r2, r0, #4
    a0ee:	4b12      	ldr	r3, [pc, #72]	; (a138 <PDS_Store+0x58>)
    a0f0:	189b      	adds	r3, r3, r2
    a0f2:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    a0f4:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    a0f6:	2a00      	cmp	r2, #0
    a0f8:	d101      	bne.n	a0fe <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    a0fa:	0018      	movs	r0, r3
    a0fc:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    a0fe:	0103      	lsls	r3, r0, #4
    a100:	4a0d      	ldr	r2, [pc, #52]	; (a138 <PDS_Store+0x58>)
    a102:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    a104:	2c00      	cmp	r4, #0
    a106:	d011      	beq.n	a12c <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    a108:	001a      	movs	r2, r3
    a10a:	4b0b      	ldr	r3, [pc, #44]	; (a138 <PDS_Store+0x58>)
    a10c:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    a10e:	689b      	ldr	r3, [r3, #8]
    a110:	2b00      	cmp	r3, #0
    a112:	d00d      	beq.n	a130 <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    a114:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    a116:	280c      	cmp	r0, #12
    a118:	d8ef      	bhi.n	a0fa <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    a11a:	3b04      	subs	r3, #4
    a11c:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    a11e:	4a07      	ldr	r2, [pc, #28]	; (a13c <PDS_Store+0x5c>)
    a120:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    a122:	2001      	movs	r0, #1
    a124:	4b06      	ldr	r3, [pc, #24]	; (a140 <PDS_Store+0x60>)
    a126:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    a128:	2300      	movs	r3, #0
    a12a:	e7e6      	b.n	a0fa <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    a12c:	2305      	movs	r3, #5
    a12e:	e7e4      	b.n	a0fa <PDS_Store+0x1a>
    a130:	2305      	movs	r3, #5
    a132:	e7e2      	b.n	a0fa <PDS_Store+0x1a>
    a134:	20000e8c 	.word	0x20000e8c
    a138:	20001588 	.word	0x20001588
    a13c:	20001578 	.word	0x20001578
    a140:	0000a31d 	.word	0x0000a31d

0000a144 <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    a144:	b084      	sub	sp, #16
    a146:	b510      	push	{r4, lr}
    a148:	9103      	str	r1, [sp, #12]
    a14a:	9204      	str	r2, [sp, #16]
    a14c:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    a14e:	4b0b      	ldr	r3, [pc, #44]	; (a17c <PDS_RegFile+0x38>)
    a150:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    a152:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    a154:	2a00      	cmp	r2, #0
    a156:	d102      	bne.n	a15e <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    a158:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    a15a:	280c      	cmp	r0, #12
    a15c:	d904      	bls.n	a168 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    a15e:	0018      	movs	r0, r3
    a160:	bc10      	pop	{r4}
    a162:	bc08      	pop	{r3}
    a164:	b004      	add	sp, #16
    a166:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    a168:	0100      	lsls	r0, r0, #4
    a16a:	aa03      	add	r2, sp, #12
    a16c:	4b04      	ldr	r3, [pc, #16]	; (a180 <PDS_RegFile+0x3c>)
    a16e:	1818      	adds	r0, r3, r0
    a170:	ca1a      	ldmia	r2!, {r1, r3, r4}
    a172:	c01a      	stmia	r0!, {r1, r3, r4}
    a174:	6813      	ldr	r3, [r2, #0]
    a176:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    a178:	2300      	movs	r3, #0
    a17a:	e7f0      	b.n	a15e <PDS_RegFile+0x1a>
    a17c:	20000e8c 	.word	0x20000e8c
    a180:	20001588 	.word	0x20001588

0000a184 <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    a184:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    a186:	4b09      	ldr	r3, [pc, #36]	; (a1ac <PDS_UnRegFile+0x28>)
    a188:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    a18a:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    a18c:	2a00      	cmp	r2, #0
    a18e:	d102      	bne.n	a196 <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    a190:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    a192:	280c      	cmp	r0, #12
    a194:	d901      	bls.n	a19a <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    a196:	0018      	movs	r0, r3
    a198:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    a19a:	0100      	lsls	r0, r0, #4
    a19c:	4b04      	ldr	r3, [pc, #16]	; (a1b0 <PDS_UnRegFile+0x2c>)
    a19e:	18c0      	adds	r0, r0, r3
    a1a0:	3210      	adds	r2, #16
    a1a2:	2100      	movs	r1, #0
    a1a4:	4b03      	ldr	r3, [pc, #12]	; (a1b4 <PDS_UnRegFile+0x30>)
    a1a6:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    a1a8:	2300      	movs	r3, #0
    a1aa:	e7f4      	b.n	a196 <PDS_UnRegFile+0x12>
    a1ac:	20000e8c 	.word	0x20000e8c
    a1b0:	20001588 	.word	0x20001588
    a1b4:	00015cf9 	.word	0x00015cf9

0000a1b8 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    a1b8:	b500      	push	{lr}
    a1ba:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    a1bc:	4668      	mov	r0, sp
    a1be:	4b0b      	ldr	r3, [pc, #44]	; (a1ec <pdsNvmInit+0x34>)
    a1c0:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    a1c2:	2000      	movs	r0, #0
    a1c4:	4b0a      	ldr	r3, [pc, #40]	; (a1f0 <pdsNvmInit+0x38>)
    a1c6:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    a1c8:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    a1ca:	2800      	cmp	r0, #0
    a1cc:	d002      	beq.n	a1d4 <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    a1ce:	0018      	movs	r0, r3
    a1d0:	b005      	add	sp, #20
    a1d2:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    a1d4:	466b      	mov	r3, sp
    a1d6:	899a      	ldrh	r2, [r3, #12]
    a1d8:	0892      	lsrs	r2, r2, #2
    a1da:	0212      	lsls	r2, r2, #8
    a1dc:	4905      	ldr	r1, [pc, #20]	; (a1f4 <pdsNvmInit+0x3c>)
	return status;
    a1de:	0fd3      	lsrs	r3, r2, #31
    a1e0:	17c8      	asrs	r0, r1, #31
    a1e2:	4291      	cmp	r1, r2
    a1e4:	4143      	adcs	r3, r0
    a1e6:	009b      	lsls	r3, r3, #2
    a1e8:	e7f1      	b.n	a1ce <pdsNvmInit+0x16>
    a1ea:	46c0      	nop			; (mov r8, r8)
    a1ec:	00001b55 	.word	0x00001b55
    a1f0:	0000baf1 	.word	0x0000baf1
    a1f4:	00001fff 	.word	0x00001fff

0000a1f8 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a1fa:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    a1fc:	2380      	movs	r3, #128	; 0x80
    a1fe:	01db      	lsls	r3, r3, #7
    a200:	469c      	mov	ip, r3
    a202:	4460      	add	r0, ip
    a204:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    a206:	2380      	movs	r3, #128	; 0x80
    a208:	005b      	lsls	r3, r3, #1
    a20a:	429a      	cmp	r2, r3
    a20c:	d00e      	beq.n	a22c <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    a20e:	3204      	adds	r2, #4
    a210:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    a212:	4f1e      	ldr	r7, [pc, #120]	; (a28c <pdsNvmRead+0x94>)
    a214:	0033      	movs	r3, r6
    a216:	0022      	movs	r2, r4
    a218:	0029      	movs	r1, r5
    a21a:	2000      	movs	r0, #0
    a21c:	47b8      	blx	r7
    a21e:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    a220:	2b05      	cmp	r3, #5
    a222:	d0f7      	beq.n	a214 <pdsNvmRead+0x1c>
		return PDS_ERROR;
    a224:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    a226:	2b00      	cmp	r3, #0
    a228:	d00b      	beq.n	a242 <pdsNvmRead+0x4a>
}
    a22a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    a22c:	001e      	movs	r6, r3
    a22e:	4f17      	ldr	r7, [pc, #92]	; (a28c <pdsNvmRead+0x94>)
    a230:	0033      	movs	r3, r6
    a232:	0022      	movs	r2, r4
    a234:	0029      	movs	r1, r5
    a236:	2000      	movs	r0, #0
    a238:	47b8      	blx	r7
    a23a:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    a23c:	2b05      	cmp	r3, #5
    a23e:	d0f7      	beq.n	a230 <pdsNvmRead+0x38>
    a240:	e7f0      	b.n	a224 <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    a242:	7823      	ldrb	r3, [r4, #0]
    a244:	7860      	ldrb	r0, [r4, #1]
    a246:	0200      	lsls	r0, r0, #8
    a248:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    a24a:	78a6      	ldrb	r6, [r4, #2]
    a24c:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    a24e:	2e00      	cmp	r6, #0
    a250:	d017      	beq.n	a282 <pdsNvmRead+0x8a>
    a252:	0025      	movs	r5, r4
    a254:	3e01      	subs	r6, #1
    a256:	b2b6      	uxth	r6, r6
    a258:	3601      	adds	r6, #1
    a25a:	19a4      	adds	r4, r4, r6
    a25c:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    a25e:	782b      	ldrb	r3, [r5, #0]
    a260:	4073      	eors	r3, r6
    a262:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    a264:	010b      	lsls	r3, r1, #4
    a266:	404b      	eors	r3, r1
    a268:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    a26a:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    a26c:	091b      	lsrs	r3, r3, #4
    a26e:	00d1      	lsls	r1, r2, #3
    a270:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    a272:	0212      	lsls	r2, r2, #8
    a274:	0a36      	lsrs	r6, r6, #8
    a276:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    a278:	4053      	eors	r3, r2
    a27a:	b29e      	uxth	r6, r3
    a27c:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    a27e:	42a5      	cmp	r5, r4
    a280:	d1ed      	bne.n	a25e <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    a282:	1b80      	subs	r0, r0, r6
    a284:	1e46      	subs	r6, r0, #1
    a286:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    a288:	b2c0      	uxtb	r0, r0
    a28a:	e7ce      	b.n	a22a <pdsNvmRead+0x32>
    a28c:	0000b981 	.word	0x0000b981

0000a290 <pdsNvmWrite>:
{
    a290:	b5f0      	push	{r4, r5, r6, r7, lr}
    a292:	46c6      	mov	lr, r8
    a294:	b500      	push	{lr}
    a296:	4680      	mov	r8, r0
    a298:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    a29a:	2301      	movs	r3, #1
    a29c:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    a29e:	708a      	strb	r2, [r1, #2]
    a2a0:	27ff      	movs	r7, #255	; 0xff
    a2a2:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    a2a4:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    a2a6:	2f00      	cmp	r7, #0
    a2a8:	d017      	beq.n	a2da <pdsNvmWrite+0x4a>
    a2aa:	0030      	movs	r0, r6
    a2ac:	3f01      	subs	r7, #1
    a2ae:	b2bf      	uxth	r7, r7
    a2b0:	3701      	adds	r7, #1
    a2b2:	19f6      	adds	r6, r6, r7
    a2b4:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    a2b6:	7803      	ldrb	r3, [r0, #0]
    a2b8:	407b      	eors	r3, r7
    a2ba:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    a2bc:	010b      	lsls	r3, r1, #4
    a2be:	404b      	eors	r3, r1
    a2c0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    a2c2:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    a2c4:	091b      	lsrs	r3, r3, #4
    a2c6:	00cd      	lsls	r5, r1, #3
    a2c8:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    a2ca:	0209      	lsls	r1, r1, #8
    a2cc:	0a3f      	lsrs	r7, r7, #8
    a2ce:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    a2d0:	404b      	eors	r3, r1
    a2d2:	b29f      	uxth	r7, r3
    a2d4:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    a2d6:	42b0      	cmp	r0, r6
    a2d8:	d1ed      	bne.n	a2b6 <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    a2da:	7027      	strb	r7, [r4, #0]
    a2dc:	0a3f      	lsrs	r7, r7, #8
    a2de:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    a2e0:	3204      	adds	r2, #4
    a2e2:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    a2e4:	2180      	movs	r1, #128	; 0x80
    a2e6:	01c9      	lsls	r1, r1, #7
    a2e8:	4441      	add	r1, r8
    a2ea:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    a2ec:	0033      	movs	r3, r6
    a2ee:	0022      	movs	r2, r4
    a2f0:	2000      	movs	r0, #0
    a2f2:	4f08      	ldr	r7, [pc, #32]	; (a314 <pdsNvmWrite+0x84>)
    a2f4:	47b8      	blx	r7
		return PDS_ERROR;
    a2f6:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    a2f8:	2800      	cmp	r0, #0
    a2fa:	d003      	beq.n	a304 <pdsNvmWrite+0x74>
}
    a2fc:	0018      	movs	r0, r3
    a2fe:	bc04      	pop	{r2}
    a300:	4690      	mov	r8, r2
    a302:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    a304:	0032      	movs	r2, r6
    a306:	0021      	movs	r1, r4
    a308:	4640      	mov	r0, r8
    a30a:	4b03      	ldr	r3, [pc, #12]	; (a318 <pdsNvmWrite+0x88>)
    a30c:	4798      	blx	r3
    a30e:	0003      	movs	r3, r0
	return status;
    a310:	e7f4      	b.n	a2fc <pdsNvmWrite+0x6c>
    a312:	46c0      	nop			; (mov r8, r8)
    a314:	0000b9dd 	.word	0x0000b9dd
    a318:	0000a1f9 	.word	0x0000a1f9

0000a31c <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    a31c:	b510      	push	{r4, lr}
    a31e:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    a320:	4b05      	ldr	r3, [pc, #20]	; (a338 <pdsPostTask+0x1c>)
    a322:	4798      	blx	r3
    pdsTaskFlags |= id;
    a324:	4b05      	ldr	r3, [pc, #20]	; (a33c <pdsPostTask+0x20>)
    a326:	7818      	ldrb	r0, [r3, #0]
    a328:	4320      	orrs	r0, r4
    a32a:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    a32c:	4b04      	ldr	r3, [pc, #16]	; (a340 <pdsPostTask+0x24>)
    a32e:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    a330:	2008      	movs	r0, #8
    a332:	4b04      	ldr	r3, [pc, #16]	; (a344 <pdsPostTask+0x28>)
    a334:	4798      	blx	r3
}
    a336:	bd10      	pop	{r4, pc}
    a338:	00004565 	.word	0x00004565
    a33c:	20000e8d 	.word	0x20000e8d
    a340:	00004571 	.word	0x00004571
    a344:	0000b549 	.word	0x0000b549

0000a348 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    a348:	b5f0      	push	{r4, r5, r6, r7, lr}
    a34a:	46de      	mov	lr, fp
    a34c:	4657      	mov	r7, sl
    a34e:	464e      	mov	r6, r9
    a350:	4645      	mov	r5, r8
    a352:	b5e0      	push	{r5, r6, r7, lr}
    a354:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    a356:	2280      	movs	r2, #128	; 0x80
    a358:	0052      	lsls	r2, r2, #1
    a35a:	2100      	movs	r1, #0
    a35c:	a804      	add	r0, sp, #16
    a35e:	4b54      	ldr	r3, [pc, #336]	; (a4b0 <pdsStoreDeleteHandler+0x168>)
    a360:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    a362:	4b54      	ldr	r3, [pc, #336]	; (a4b4 <pdsStoreDeleteHandler+0x16c>)
    a364:	781b      	ldrb	r3, [r3, #0]
    a366:	2b00      	cmp	r3, #0
    a368:	d112      	bne.n	a390 <pdsStoreDeleteHandler+0x48>
    a36a:	2401      	movs	r4, #1
    a36c:	4a51      	ldr	r2, [pc, #324]	; (a4b4 <pdsStoreDeleteHandler+0x16c>)
    a36e:	9400      	str	r4, [sp, #0]
    a370:	5d13      	ldrb	r3, [r2, r4]
    a372:	2b00      	cmp	r3, #0
    a374:	d10f      	bne.n	a396 <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    a376:	3401      	adds	r4, #1
    a378:	b2e4      	uxtb	r4, r4
    a37a:	2c0c      	cmp	r4, #12
    a37c:	d9f7      	bls.n	a36e <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    a37e:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    a380:	0028      	movs	r0, r5
    a382:	b045      	add	sp, #276	; 0x114
    a384:	bc3c      	pop	{r2, r3, r4, r5}
    a386:	4690      	mov	r8, r2
    a388:	4699      	mov	r9, r3
    a38a:	46a2      	mov	sl, r4
    a38c:	46ab      	mov	fp, r5
    a38e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    a390:	2300      	movs	r3, #0
    a392:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    a394:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    a396:	9b00      	ldr	r3, [sp, #0]
    a398:	011a      	lsls	r2, r3, #4
    a39a:	4b47      	ldr	r3, [pc, #284]	; (a4b8 <pdsStoreDeleteHandler+0x170>)
    a39c:	189b      	adds	r3, r3, r2
    a39e:	7919      	ldrb	r1, [r3, #4]
    a3a0:	4a46      	ldr	r2, [pc, #280]	; (a4bc <pdsStoreDeleteHandler+0x174>)
    a3a2:	4694      	mov	ip, r2
    a3a4:	4461      	add	r1, ip
    a3a6:	00c9      	lsls	r1, r1, #3
    a3a8:	689b      	ldr	r3, [r3, #8]
    a3aa:	1859      	adds	r1, r3, r1
    a3ac:	2208      	movs	r2, #8
    a3ae:	a802      	add	r0, sp, #8
    a3b0:	4b43      	ldr	r3, [pc, #268]	; (a4c0 <pdsStoreDeleteHandler+0x178>)
    a3b2:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    a3b4:	ab02      	add	r3, sp, #8
    a3b6:	79da      	ldrb	r2, [r3, #7]
    a3b8:	799b      	ldrb	r3, [r3, #6]
    a3ba:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    a3bc:	3205      	adds	r2, #5
    a3be:	a904      	add	r1, sp, #16
    a3c0:	0020      	movs	r0, r4
    a3c2:	4b40      	ldr	r3, [pc, #256]	; (a4c4 <pdsStoreDeleteHandler+0x17c>)
    a3c4:	4798      	blx	r3
    a3c6:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    a3c8:	d111      	bne.n	a3ee <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    a3ca:	9b00      	ldr	r3, [sp, #0]
    a3cc:	011a      	lsls	r2, r3, #4
    a3ce:	4b3a      	ldr	r3, [pc, #232]	; (a4b8 <pdsStoreDeleteHandler+0x170>)
    a3d0:	189b      	adds	r3, r3, r2
    a3d2:	791b      	ldrb	r3, [r3, #4]
    a3d4:	2500      	movs	r5, #0
    a3d6:	2b00      	cmp	r3, #0
    a3d8:	d04a      	beq.n	a470 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    a3da:	4b37      	ldr	r3, [pc, #220]	; (a4b8 <pdsStoreDeleteHandler+0x170>)
    a3dc:	4699      	mov	r9, r3
    a3de:	9b00      	ldr	r3, [sp, #0]
    a3e0:	011e      	lsls	r6, r3, #4
    a3e2:	46b3      	mov	fp, r6
    a3e4:	44cb      	add	fp, r9
    a3e6:	4b36      	ldr	r3, [pc, #216]	; (a4c0 <pdsStoreDeleteHandler+0x178>)
    a3e8:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    a3ea:	465f      	mov	r7, fp
    a3ec:	e01b      	b.n	a426 <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    a3ee:	2803      	cmp	r0, #3
    a3f0:	d144      	bne.n	a47c <pdsStoreDeleteHandler+0x134>
    a3f2:	e7ea      	b.n	a3ca <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    a3f4:	2100      	movs	r1, #0
    a3f6:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    a3f8:	ab02      	add	r3, sp, #8
    a3fa:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    a3fc:	795b      	ldrb	r3, [r3, #5]
    a3fe:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    a400:	23a5      	movs	r3, #165	; 0xa5
    a402:	7003      	strb	r3, [r0, #0]
    a404:	2301      	movs	r3, #1
    a406:	7043      	strb	r3, [r0, #1]
    a408:	7082      	strb	r2, [r0, #2]
    a40a:	4643      	mov	r3, r8
    a40c:	70c3      	strb	r3, [r0, #3]
    a40e:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    a410:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    a412:	9b02      	ldr	r3, [sp, #8]
    a414:	9301      	str	r3, [sp, #4]
    a416:	0019      	movs	r1, r3
    a418:	4b29      	ldr	r3, [pc, #164]	; (a4c0 <pdsStoreDeleteHandler+0x178>)
    a41a:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    a41c:	3501      	adds	r5, #1
    a41e:	b2ed      	uxtb	r5, r5
    a420:	793b      	ldrb	r3, [r7, #4]
    a422:	42ab      	cmp	r3, r5
    a424:	d924      	bls.n	a470 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    a426:	00e9      	lsls	r1, r5, #3
    a428:	465b      	mov	r3, fp
    a42a:	689b      	ldr	r3, [r3, #8]
    a42c:	469c      	mov	ip, r3
    a42e:	4461      	add	r1, ip
    a430:	2208      	movs	r2, #8
    a432:	a802      	add	r0, sp, #8
    a434:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    a436:	ab02      	add	r3, sp, #8
    a438:	79d8      	ldrb	r0, [r3, #7]
    a43a:	2315      	movs	r3, #21
    a43c:	aa02      	add	r2, sp, #8
    a43e:	4694      	mov	ip, r2
    a440:	4463      	add	r3, ip
    a442:	469c      	mov	ip, r3
    a444:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    a446:	464b      	mov	r3, r9
    a448:	58f3      	ldr	r3, [r6, r3]
    a44a:	195b      	adds	r3, r3, r5
    a44c:	781a      	ldrb	r2, [r3, #0]
    a44e:	2a01      	cmp	r2, #1
    a450:	d0d0      	beq.n	a3f4 <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    a452:	2a02      	cmp	r2, #2
    a454:	d1e2      	bne.n	a41c <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    a456:	2200      	movs	r2, #0
    a458:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    a45a:	ab02      	add	r3, sp, #8
    a45c:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    a45e:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    a460:	23a5      	movs	r3, #165	; 0xa5
    a462:	7003      	strb	r3, [r0, #0]
    a464:	3ba4      	subs	r3, #164	; 0xa4
    a466:	7043      	strb	r3, [r0, #1]
    a468:	7081      	strb	r1, [r0, #2]
    a46a:	70c2      	strb	r2, [r0, #3]
    a46c:	7103      	strb	r3, [r0, #4]
    a46e:	e7d5      	b.n	a41c <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    a470:	22f3      	movs	r2, #243	; 0xf3
    a472:	a904      	add	r1, sp, #16
    a474:	0020      	movs	r0, r4
    a476:	4b14      	ldr	r3, [pc, #80]	; (a4c8 <pdsStoreDeleteHandler+0x180>)
    a478:	4798      	blx	r3
    a47a:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    a47c:	2200      	movs	r2, #0
    a47e:	4b0d      	ldr	r3, [pc, #52]	; (a4b4 <pdsStoreDeleteHandler+0x16c>)
    a480:	9900      	ldr	r1, [sp, #0]
    a482:	545a      	strb	r2, [r3, r1]
			fileId++;
    a484:	3401      	adds	r4, #1
    a486:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    a488:	2b0c      	cmp	r3, #12
    a48a:	d900      	bls.n	a48e <pdsStoreDeleteHandler+0x146>
    a48c:	e778      	b.n	a380 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    a48e:	4a09      	ldr	r2, [pc, #36]	; (a4b4 <pdsStoreDeleteHandler+0x16c>)
    a490:	5cd2      	ldrb	r2, [r2, r3]
    a492:	2a00      	cmp	r2, #0
    a494:	d108      	bne.n	a4a8 <pdsStoreDeleteHandler+0x160>
    a496:	4907      	ldr	r1, [pc, #28]	; (a4b4 <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    a498:	3301      	adds	r3, #1
    a49a:	b2db      	uxtb	r3, r3
    a49c:	2b0c      	cmp	r3, #12
    a49e:	d900      	bls.n	a4a2 <pdsStoreDeleteHandler+0x15a>
    a4a0:	e76e      	b.n	a380 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    a4a2:	5cca      	ldrb	r2, [r1, r3]
    a4a4:	2a00      	cmp	r2, #0
    a4a6:	d0f7      	beq.n	a498 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    a4a8:	2001      	movs	r0, #1
    a4aa:	4b08      	ldr	r3, [pc, #32]	; (a4cc <pdsStoreDeleteHandler+0x184>)
    a4ac:	4798      	blx	r3
			break;
    a4ae:	e767      	b.n	a380 <pdsStoreDeleteHandler+0x38>
    a4b0:	00015cf9 	.word	0x00015cf9
    a4b4:	20001578 	.word	0x20001578
    a4b8:	20001588 	.word	0x20001588
    a4bc:	1fffffff 	.word	0x1fffffff
    a4c0:	00015bd5 	.word	0x00015bd5
    a4c4:	0000a7e1 	.word	0x0000a7e1
    a4c8:	0000a6f1 	.word	0x0000a6f1
    a4cc:	0000a31d 	.word	0x0000a31d

0000a4d0 <PDS_TaskHandler>:
{
    a4d0:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    a4d2:	4b0e      	ldr	r3, [pc, #56]	; (a50c <PDS_TaskHandler+0x3c>)
    a4d4:	781b      	ldrb	r3, [r3, #0]
    a4d6:	2b00      	cmp	r3, #0
    a4d8:	d003      	beq.n	a4e2 <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    a4da:	4b0c      	ldr	r3, [pc, #48]	; (a50c <PDS_TaskHandler+0x3c>)
    a4dc:	781b      	ldrb	r3, [r3, #0]
    a4de:	07db      	lsls	r3, r3, #31
    a4e0:	d401      	bmi.n	a4e6 <PDS_TaskHandler+0x16>
}
    a4e2:	2000      	movs	r0, #0
    a4e4:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    a4e6:	4b0a      	ldr	r3, [pc, #40]	; (a510 <PDS_TaskHandler+0x40>)
    a4e8:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    a4ea:	4c08      	ldr	r4, [pc, #32]	; (a50c <PDS_TaskHandler+0x3c>)
    a4ec:	7823      	ldrb	r3, [r4, #0]
    a4ee:	2201      	movs	r2, #1
    a4f0:	4393      	bics	r3, r2
    a4f2:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    a4f4:	4b07      	ldr	r3, [pc, #28]	; (a514 <PDS_TaskHandler+0x44>)
    a4f6:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    a4f8:	4b07      	ldr	r3, [pc, #28]	; (a518 <PDS_TaskHandler+0x48>)
    a4fa:	4798      	blx	r3
				if (pdsTaskFlags)
    a4fc:	7823      	ldrb	r3, [r4, #0]
    a4fe:	2b00      	cmp	r3, #0
    a500:	d0ef      	beq.n	a4e2 <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    a502:	2008      	movs	r0, #8
    a504:	4b05      	ldr	r3, [pc, #20]	; (a51c <PDS_TaskHandler+0x4c>)
    a506:	4798      	blx	r3
    a508:	e7eb      	b.n	a4e2 <PDS_TaskHandler+0x12>
    a50a:	46c0      	nop			; (mov r8, r8)
    a50c:	20000e8d 	.word	0x20000e8d
    a510:	00004565 	.word	0x00004565
    a514:	00004571 	.word	0x00004571
    a518:	0000a349 	.word	0x0000a349
    a51c:	0000b549 	.word	0x0000b549

0000a520 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    a520:	b5f0      	push	{r4, r5, r6, r7, lr}
    a522:	4e12      	ldr	r6, [pc, #72]	; (a56c <pdsUpdateRowMap+0x4c>)
    a524:	0037      	movs	r7, r6
    a526:	371a      	adds	r7, #26
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    a528:	4d11      	ldr	r5, [pc, #68]	; (a570 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    a52a:	4b12      	ldr	r3, [pc, #72]	; (a574 <pdsUpdateRowMap+0x54>)
    a52c:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    a52e:	2101      	movs	r1, #1
    a530:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    a532:	0018      	movs	r0, r3
    a534:	e002      	b.n	a53c <pdsUpdateRowMap+0x1c>
    a536:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    a538:	42be      	cmp	r6, r7
    a53a:	d015      	beq.n	a568 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    a53c:	8833      	ldrh	r3, [r6, #0]
    a53e:	42ab      	cmp	r3, r5
    a540:	d0f9      	beq.n	a536 <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    a542:	00db      	lsls	r3, r3, #3
    a544:	4463      	add	r3, ip
    a546:	001a      	movs	r2, r3
    a548:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    a54a:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    a54c:	42ab      	cmp	r3, r5
    a54e:	d0f2      	beq.n	a536 <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    a550:	001a      	movs	r2, r3
    a552:	00db      	lsls	r3, r3, #3
    a554:	18c3      	adds	r3, r0, r3
    a556:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    a558:	00d2      	lsls	r2, r2, #3
    a55a:	1884      	adds	r4, r0, r2
    a55c:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    a55e:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    a560:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    a562:	42ab      	cmp	r3, r5
    a564:	d1f4      	bne.n	a550 <pdsUpdateRowMap+0x30>
    a566:	e7e6      	b.n	a536 <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    a568:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a56a:	46c0      	nop			; (mov r8, r8)
    a56c:	20000e90 	.word	0x20000e90
    a570:	0000ffff 	.word	0x0000ffff
    a574:	20000eac 	.word	0x20000eac

0000a578 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    a578:	b5f0      	push	{r4, r5, r6, r7, lr}
    a57a:	46c6      	mov	lr, r8
    a57c:	b500      	push	{lr}
    a57e:	b082      	sub	sp, #8
    a580:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    a582:	8881      	ldrh	r1, [r0, #4]
    a584:	004a      	lsls	r2, r1, #1
    a586:	4b2c      	ldr	r3, [pc, #176]	; (a638 <pdsUpdateFileMap+0xc0>)
    a588:	5ad3      	ldrh	r3, [r2, r3]
    a58a:	4a2c      	ldr	r2, [pc, #176]	; (a63c <pdsUpdateFileMap+0xc4>)
    a58c:	4293      	cmp	r3, r2
    a58e:	d02c      	beq.n	a5ea <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    a590:	4a2b      	ldr	r2, [pc, #172]	; (a640 <pdsUpdateFileMap+0xc8>)
    a592:	00d8      	lsls	r0, r3, #3
    a594:	5880      	ldr	r0, [r0, r2]
    a596:	4664      	mov	r4, ip
    a598:	88e4      	ldrh	r4, [r4, #6]
    a59a:	46a0      	mov	r8, r4
    a59c:	00e4      	lsls	r4, r4, #3
    a59e:	58a6      	ldr	r6, [r4, r2]
    a5a0:	42b0      	cmp	r0, r6
    a5a2:	d327      	bcc.n	a5f4 <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    a5a4:	d02f      	beq.n	a606 <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    a5a6:	4a26      	ldr	r2, [pc, #152]	; (a640 <pdsUpdateFileMap+0xc8>)
    a5a8:	00dd      	lsls	r5, r3, #3
    a5aa:	3506      	adds	r5, #6
    a5ac:	1950      	adds	r0, r2, r5
    a5ae:	9001      	str	r0, [sp, #4]
    a5b0:	00db      	lsls	r3, r3, #3
    a5b2:	18d3      	adds	r3, r2, r3
    a5b4:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    a5b6:	4b21      	ldr	r3, [pc, #132]	; (a63c <pdsUpdateFileMap+0xc4>)
    a5b8:	429a      	cmp	r2, r3
    a5ba:	d028      	beq.n	a60e <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    a5bc:	0013      	movs	r3, r2
    a5be:	00d0      	lsls	r0, r2, #3
    a5c0:	4c1f      	ldr	r4, [pc, #124]	; (a640 <pdsUpdateFileMap+0xc8>)
    a5c2:	5900      	ldr	r0, [r0, r4]
    a5c4:	4286      	cmp	r6, r0
    a5c6:	d226      	bcs.n	a616 <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    a5c8:	4c1d      	ldr	r4, [pc, #116]	; (a640 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    a5ca:	4f1c      	ldr	r7, [pc, #112]	; (a63c <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    a5cc:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    a5ce:	00db      	lsls	r3, r3, #3
    a5d0:	1d99      	adds	r1, r3, #6
    a5d2:	1861      	adds	r1, r4, r1
    a5d4:	18e3      	adds	r3, r4, r3
    a5d6:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    a5d8:	42ba      	cmp	r2, r7
    a5da:	d019      	beq.n	a610 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    a5dc:	0013      	movs	r3, r2
    a5de:	00d5      	lsls	r5, r2, #3
    a5e0:	582d      	ldr	r5, [r5, r0]
    a5e2:	42ae      	cmp	r6, r5
    a5e4:	d21b      	bcs.n	a61e <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    a5e6:	9101      	str	r1, [sp, #4]
    a5e8:	e7f1      	b.n	a5ce <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    a5ea:	88c2      	ldrh	r2, [r0, #6]
    a5ec:	0049      	lsls	r1, r1, #1
    a5ee:	4b12      	ldr	r3, [pc, #72]	; (a638 <pdsUpdateFileMap+0xc0>)
    a5f0:	52ca      	strh	r2, [r1, r3]
    a5f2:	e008      	b.n	a606 <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    a5f4:	4a12      	ldr	r2, [pc, #72]	; (a640 <pdsUpdateFileMap+0xc8>)
    a5f6:	1912      	adds	r2, r2, r4
    a5f8:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    a5fa:	4663      	mov	r3, ip
    a5fc:	88d9      	ldrh	r1, [r3, #6]
    a5fe:	889b      	ldrh	r3, [r3, #4]
    a600:	005b      	lsls	r3, r3, #1
    a602:	4a0d      	ldr	r2, [pc, #52]	; (a638 <pdsUpdateFileMap+0xc0>)
    a604:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    a606:	b002      	add	sp, #8
    a608:	bc04      	pop	{r2}
    a60a:	4690      	mov	r8, r2
    a60c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    a60e:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    a610:	4643      	mov	r3, r8
    a612:	800b      	strh	r3, [r1, #0]
				break;
    a614:	e7f7      	b.n	a606 <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    a616:	0049      	lsls	r1, r1, #1
    a618:	4d07      	ldr	r5, [pc, #28]	; (a638 <pdsUpdateFileMap+0xc0>)
    a61a:	186b      	adds	r3, r5, r1
    a61c:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    a61e:	4908      	ldr	r1, [pc, #32]	; (a640 <pdsUpdateFileMap+0xc8>)
    a620:	9b01      	ldr	r3, [sp, #4]
    a622:	881b      	ldrh	r3, [r3, #0]
    a624:	00db      	lsls	r3, r3, #3
    a626:	18cb      	adds	r3, r1, r3
    a628:	4640      	mov	r0, r8
    a62a:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    a62c:	4663      	mov	r3, ip
    a62e:	88db      	ldrh	r3, [r3, #6]
    a630:	00db      	lsls	r3, r3, #3
    a632:	18c9      	adds	r1, r1, r3
    a634:	80ca      	strh	r2, [r1, #6]
				break;
    a636:	e7e6      	b.n	a606 <pdsUpdateFileMap+0x8e>
    a638:	20000e90 	.word	0x20000e90
    a63c:	0000ffff 	.word	0x0000ffff
    a640:	20000eac 	.word	0x20000eac

0000a644 <pdsWlInit>:
{
    a644:	b5f0      	push	{r4, r5, r6, r7, lr}
    a646:	46c6      	mov	lr, r8
    a648:	b500      	push	{lr}
    a64a:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    a64c:	4b21      	ldr	r3, [pc, #132]	; (a6d4 <pdsWlInit+0x90>)
    a64e:	4798      	blx	r3
    a650:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    a652:	2800      	cmp	r0, #0
    a654:	d004      	beq.n	a660 <pdsWlInit+0x1c>
}
    a656:	9801      	ldr	r0, [sp, #4]
    a658:	b044      	add	sp, #272	; 0x110
    a65a:	bc04      	pop	{r2}
    a65c:	4690      	mov	r8, r2
    a65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    a660:	2680      	movs	r6, #128	; 0x80
    a662:	0076      	lsls	r6, r6, #1
    a664:	4d1c      	ldr	r5, [pc, #112]	; (a6d8 <pdsWlInit+0x94>)
    a666:	0032      	movs	r2, r6
    a668:	21ff      	movs	r1, #255	; 0xff
    a66a:	0028      	movs	r0, r5
    a66c:	4c1b      	ldr	r4, [pc, #108]	; (a6dc <pdsWlInit+0x98>)
    a66e:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    a670:	221a      	movs	r2, #26
    a672:	21ff      	movs	r1, #255	; 0xff
    a674:	481a      	ldr	r0, [pc, #104]	; (a6e0 <pdsWlInit+0x9c>)
    a676:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    a678:	0032      	movs	r2, r6
    a67a:	2100      	movs	r1, #0
    a67c:	a804      	add	r0, sp, #16
    a67e:	47a0      	blx	r4
    a680:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    a682:	4e18      	ldr	r6, [pc, #96]	; (a6e4 <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    a684:	4b18      	ldr	r3, [pc, #96]	; (a6e8 <pdsWlInit+0xa4>)
    a686:	4698      	mov	r8, r3
    a688:	e003      	b.n	a692 <pdsWlInit+0x4e>
    a68a:	3401      	adds	r4, #1
    a68c:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    a68e:	2c20      	cmp	r4, #32
    a690:	d01d      	beq.n	a6ce <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    a692:	b2a7      	uxth	r7, r4
    a694:	2280      	movs	r2, #128	; 0x80
    a696:	0052      	lsls	r2, r2, #1
    a698:	a904      	add	r1, sp, #16
    a69a:	0038      	movs	r0, r7
    a69c:	47b0      	blx	r6
		if (PDS_OK == status)
    a69e:	2800      	cmp	r0, #0
    a6a0:	d1f3      	bne.n	a68a <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    a6a2:	a904      	add	r1, sp, #16
    a6a4:	9b06      	ldr	r3, [sp, #24]
    a6a6:	0a1b      	lsrs	r3, r3, #8
    a6a8:	7b0a      	ldrb	r2, [r1, #12]
    a6aa:	0612      	lsls	r2, r2, #24
    a6ac:	431a      	orrs	r2, r3
    a6ae:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    a6b0:	79c8      	ldrb	r0, [r1, #7]
    a6b2:	7a0b      	ldrb	r3, [r1, #8]
    a6b4:	021b      	lsls	r3, r3, #8
    a6b6:	4303      	orrs	r3, r0
    a6b8:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    a6ba:	2101      	movs	r1, #1
    a6bc:	4249      	negs	r1, r1
    a6be:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    a6c0:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    a6c2:	aa02      	add	r2, sp, #8
    a6c4:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    a6c6:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    a6c8:	0010      	movs	r0, r2
    a6ca:	47c0      	blx	r8
    a6cc:	e7dd      	b.n	a68a <pdsWlInit+0x46>
    pdsUpdateRowMap();
    a6ce:	4b07      	ldr	r3, [pc, #28]	; (a6ec <pdsWlInit+0xa8>)
    a6d0:	4798      	blx	r3
	return PDS_OK;
    a6d2:	e7c0      	b.n	a656 <pdsWlInit+0x12>
    a6d4:	0000a1b9 	.word	0x0000a1b9
    a6d8:	20000eac 	.word	0x20000eac
    a6dc:	00015cf9 	.word	0x00015cf9
    a6e0:	20000e90 	.word	0x20000e90
    a6e4:	0000a1f9 	.word	0x0000a1f9
    a6e8:	0000a579 	.word	0x0000a579
    a6ec:	0000a521 	.word	0x0000a521

0000a6f0 <pdsWlWrite>:
{
    a6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    a6f2:	46ce      	mov	lr, r9
    a6f4:	4647      	mov	r7, r8
    a6f6:	b580      	push	{r7, lr}
    a6f8:	b083      	sub	sp, #12
    a6fa:	0005      	movs	r5, r0
    a6fc:	000f      	movs	r7, r1
    a6fe:	4690      	mov	r8, r2
    a700:	4e32      	ldr	r6, [pc, #200]	; (a7cc <pdsWlWrite+0xdc>)
    a702:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    a704:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    a706:	4832      	ldr	r0, [pc, #200]	; (a7d0 <pdsWlWrite+0xe0>)
    a708:	e004      	b.n	a714 <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    a70a:	3401      	adds	r4, #1
    a70c:	b2e4      	uxtb	r4, r4
    a70e:	3308      	adds	r3, #8
    a710:	2c20      	cmp	r4, #32
    a712:	d055      	beq.n	a7c0 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    a714:	6819      	ldr	r1, [r3, #0]
    a716:	3101      	adds	r1, #1
    a718:	d1f7      	bne.n	a70a <pdsWlWrite+0x1a>
    a71a:	88d9      	ldrh	r1, [r3, #6]
    a71c:	4281      	cmp	r1, r0
    a71e:	d1f4      	bne.n	a70a <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    a720:	889a      	ldrh	r2, [r3, #4]
    a722:	4282      	cmp	r2, r0
    a724:	d1f1      	bne.n	a70a <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    a726:	b2a3      	uxth	r3, r4
    a728:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    a72a:	7a7e      	ldrb	r6, [r7, #9]
    a72c:	7abb      	ldrb	r3, [r7, #10]
    a72e:	021b      	lsls	r3, r3, #8
    a730:	4333      	orrs	r3, r6
    a732:	7afe      	ldrb	r6, [r7, #11]
    a734:	0436      	lsls	r6, r6, #16
    a736:	4333      	orrs	r3, r6
    a738:	7b3e      	ldrb	r6, [r7, #12]
    a73a:	0636      	lsls	r6, r6, #24
    a73c:	431e      	orrs	r6, r3
    a73e:	3601      	adds	r6, #1
    a740:	727e      	strb	r6, [r7, #9]
    a742:	0a32      	lsrs	r2, r6, #8
    a744:	72ba      	strb	r2, [r7, #10]
    a746:	0c32      	lsrs	r2, r6, #16
    a748:	72fa      	strb	r2, [r7, #11]
    a74a:	0e32      	lsrs	r2, r6, #24
    a74c:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    a74e:	b2ad      	uxth	r5, r5
    a750:	71fd      	strb	r5, [r7, #7]
    a752:	2200      	movs	r2, #0
    a754:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    a756:	23a5      	movs	r3, #165	; 0xa5
    a758:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    a75a:	3ba4      	subs	r3, #164	; 0xa4
    a75c:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    a75e:	4643      	mov	r3, r8
    a760:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    a762:	4642      	mov	r2, r8
    a764:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    a766:	b292      	uxth	r2, r2
    a768:	0039      	movs	r1, r7
    a76a:	4648      	mov	r0, r9
    a76c:	4b19      	ldr	r3, [pc, #100]	; (a7d4 <pdsWlWrite+0xe4>)
    a76e:	4798      	blx	r3
    a770:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    a772:	d014      	beq.n	a79e <pdsWlWrite+0xae>
}
    a774:	0038      	movs	r0, r7
    a776:	b003      	add	sp, #12
    a778:	bc0c      	pop	{r2, r3}
    a77a:	4690      	mov	r8, r2
    a77c:	4699      	mov	r9, r3
    a77e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    a780:	3401      	adds	r4, #1
    a782:	b2e4      	uxtb	r4, r4
    a784:	3608      	adds	r6, #8
    a786:	2c20      	cmp	r4, #32
    a788:	d0cd      	beq.n	a726 <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    a78a:	6832      	ldr	r2, [r6, #0]
    a78c:	3201      	adds	r2, #1
    a78e:	d1f7      	bne.n	a780 <pdsWlWrite+0x90>
    a790:	88f2      	ldrh	r2, [r6, #6]
    a792:	428a      	cmp	r2, r1
    a794:	d1f4      	bne.n	a780 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    a796:	88b3      	ldrh	r3, [r6, #4]
    a798:	428b      	cmp	r3, r1
    a79a:	d1f1      	bne.n	a780 <pdsWlWrite+0x90>
    a79c:	e7c3      	b.n	a726 <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    a79e:	4b0b      	ldr	r3, [pc, #44]	; (a7cc <pdsWlWrite+0xdc>)
    a7a0:	00e4      	lsls	r4, r4, #3
    a7a2:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    a7a4:	191c      	adds	r4, r3, r4
    a7a6:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    a7a8:	2301      	movs	r3, #1
    a7aa:	425b      	negs	r3, r3
    a7ac:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    a7ae:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    a7b0:	466b      	mov	r3, sp
    a7b2:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    a7b4:	464a      	mov	r2, r9
    a7b6:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    a7b8:	4668      	mov	r0, sp
    a7ba:	4b07      	ldr	r3, [pc, #28]	; (a7d8 <pdsWlWrite+0xe8>)
    a7bc:	4798      	blx	r3
	return status;
    a7be:	e7d9      	b.n	a774 <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    a7c0:	4b06      	ldr	r3, [pc, #24]	; (a7dc <pdsWlWrite+0xec>)
    a7c2:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    a7c4:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    a7c6:	4902      	ldr	r1, [pc, #8]	; (a7d0 <pdsWlWrite+0xe0>)
    a7c8:	e7df      	b.n	a78a <pdsWlWrite+0x9a>
    a7ca:	46c0      	nop			; (mov r8, r8)
    a7cc:	20000eac 	.word	0x20000eac
    a7d0:	0000ffff 	.word	0x0000ffff
    a7d4:	0000a291 	.word	0x0000a291
    a7d8:	0000a579 	.word	0x0000a579
    a7dc:	0000a521 	.word	0x0000a521

0000a7e0 <pdsWlRead>:
{
    a7e0:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    a7e2:	0040      	lsls	r0, r0, #1
    a7e4:	4b06      	ldr	r3, [pc, #24]	; (a800 <pdsWlRead+0x20>)
    a7e6:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    a7e8:	4c06      	ldr	r4, [pc, #24]	; (a804 <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    a7ea:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    a7ec:	42a3      	cmp	r3, r4
    a7ee:	d100      	bne.n	a7f2 <pdsWlRead+0x12>
}
    a7f0:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    a7f2:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    a7f4:	b292      	uxth	r2, r2
    a7f6:	0018      	movs	r0, r3
    a7f8:	4b03      	ldr	r3, [pc, #12]	; (a808 <pdsWlRead+0x28>)
    a7fa:	4798      	blx	r3
	return status;
    a7fc:	e7f8      	b.n	a7f0 <pdsWlRead+0x10>
    a7fe:	46c0      	nop			; (mov r8, r8)
    a800:	20000e90 	.word	0x20000e90
    a804:	0000ffff 	.word	0x0000ffff
    a808:	0000a1f9 	.word	0x0000a1f9

0000a80c <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    a80c:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    a80e:	2802      	cmp	r0, #2
    a810:	d020      	beq.n	a854 <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    a812:	2803      	cmp	r0, #3
    a814:	d010      	beq.n	a838 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    a816:	2001      	movs	r0, #1
    a818:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    a81a:	4770      	bx	lr
            LED_Off(ledPin);
    a81c:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    a81e:	2301      	movs	r3, #1
    a820:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    a822:	4a15      	ldr	r2, [pc, #84]	; (a878 <set_LED_data+0x6c>)
    a824:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    a826:	2000      	movs	r0, #0
    a828:	e7f7      	b.n	a81a <set_LED_data+0xe>
            LED_Off(ledPin);
    a82a:	2213      	movs	r2, #19
    a82c:	e7f7      	b.n	a81e <set_LED_data+0x12>
            LED_On(ledPin);
    a82e:	2212      	movs	r2, #18
    a830:	e013      	b.n	a85a <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    a832:	2001      	movs	r0, #1
    a834:	4240      	negs	r0, r0
    a836:	e7f0      	b.n	a81a <set_LED_data+0xe>
    switch(value)
    a838:	2b01      	cmp	r3, #1
    a83a:	d0f8      	beq.n	a82e <set_LED_data+0x22>
    a83c:	2b00      	cmp	r3, #0
    a83e:	d0ed      	beq.n	a81c <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    a840:	2112      	movs	r1, #18
    switch(value)
    a842:	2b02      	cmp	r3, #2
    a844:	d1f5      	bne.n	a832 <set_LED_data+0x26>
            LED_Toggle(ledPin);
    a846:	b2c9      	uxtb	r1, r1
    a848:	4b0b      	ldr	r3, [pc, #44]	; (a878 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    a84a:	2201      	movs	r2, #1
    a84c:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    a84e:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    a850:	2000      	movs	r0, #0
    a852:	e7e2      	b.n	a81a <set_LED_data+0xe>
            LED_On(ledPin);
    a854:	2213      	movs	r2, #19
    switch(value)
    a856:	2b01      	cmp	r3, #1
    a858:	d105      	bne.n	a866 <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    a85a:	2301      	movs	r3, #1
    a85c:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    a85e:	4a06      	ldr	r2, [pc, #24]	; (a878 <set_LED_data+0x6c>)
    a860:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    a862:	2000      	movs	r0, #0
    a864:	e7d9      	b.n	a81a <set_LED_data+0xe>
    switch(value)
    a866:	2b00      	cmp	r3, #0
    a868:	d0df      	beq.n	a82a <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    a86a:	2113      	movs	r1, #19
    switch(value)
    a86c:	2b02      	cmp	r3, #2
    a86e:	d0ea      	beq.n	a846 <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    a870:	2001      	movs	r0, #1
    a872:	4240      	negs	r0, r0
    return status;
    a874:	e7d1      	b.n	a81a <set_LED_data+0xe>
    a876:	46c0      	nop			; (mov r8, r8)
    a878:	40002800 	.word	0x40002800

0000a87c <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    a87c:	b510      	push	{r4, lr}
    temp_sensor_init();
    a87e:	4b01      	ldr	r3, [pc, #4]	; (a884 <resource_init+0x8>)
    a880:	4798      	blx	r3
    //LED_init();
}
    a882:	bd10      	pop	{r4, pc}
    a884:	0000a8cd 	.word	0x0000a8cd

0000a888 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    a888:	b510      	push	{r4, lr}
	if (val < 10)
    a88a:	2809      	cmp	r0, #9
    a88c:	d907      	bls.n	a89e <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    a88e:	2863      	cmp	r0, #99	; 0x63
    a890:	d90b      	bls.n	a8aa <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    a892:	4b09      	ldr	r3, [pc, #36]	; (a8b8 <convert_dec_to_frac+0x30>)
    a894:	4798      	blx	r3
    a896:	4909      	ldr	r1, [pc, #36]	; (a8bc <convert_dec_to_frac+0x34>)
    a898:	4b09      	ldr	r3, [pc, #36]	; (a8c0 <convert_dec_to_frac+0x38>)
    a89a:	4798      	blx	r3
    a89c:	e004      	b.n	a8a8 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    a89e:	4b06      	ldr	r3, [pc, #24]	; (a8b8 <convert_dec_to_frac+0x30>)
    a8a0:	4798      	blx	r3
    a8a2:	4908      	ldr	r1, [pc, #32]	; (a8c4 <convert_dec_to_frac+0x3c>)
    a8a4:	4b06      	ldr	r3, [pc, #24]	; (a8c0 <convert_dec_to_frac+0x38>)
    a8a6:	4798      	blx	r3
	}
}
    a8a8:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    a8aa:	4b03      	ldr	r3, [pc, #12]	; (a8b8 <convert_dec_to_frac+0x30>)
    a8ac:	4798      	blx	r3
    a8ae:	4906      	ldr	r1, [pc, #24]	; (a8c8 <convert_dec_to_frac+0x40>)
    a8b0:	4b03      	ldr	r3, [pc, #12]	; (a8c0 <convert_dec_to_frac+0x38>)
    a8b2:	4798      	blx	r3
    a8b4:	e7f8      	b.n	a8a8 <convert_dec_to_frac+0x20>
    a8b6:	46c0      	nop			; (mov r8, r8)
    a8b8:	0001381d 	.word	0x0001381d
    a8bc:	447a0000 	.word	0x447a0000
    a8c0:	00012de5 	.word	0x00012de5
    a8c4:	41200000 	.word	0x41200000
    a8c8:	42c80000 	.word	0x42c80000

0000a8cc <temp_sensor_init>:
{
    a8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8ce:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    a8d0:	ac01      	add	r4, sp, #4
    a8d2:	0020      	movs	r0, r4
    a8d4:	4b1b      	ldr	r3, [pc, #108]	; (a944 <temp_sensor_init+0x78>)
    a8d6:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    a8d8:	2602      	movs	r6, #2
    a8da:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    a8dc:	2300      	movs	r3, #0
    a8de:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    a8e0:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    a8e2:	3318      	adds	r3, #24
    a8e4:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    a8e6:	23c0      	movs	r3, #192	; 0xc0
    a8e8:	015b      	lsls	r3, r3, #5
    a8ea:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    a8ec:	233f      	movs	r3, #63	; 0x3f
    a8ee:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    a8f0:	4f15      	ldr	r7, [pc, #84]	; (a948 <temp_sensor_init+0x7c>)
    a8f2:	4d16      	ldr	r5, [pc, #88]	; (a94c <temp_sensor_init+0x80>)
    a8f4:	0022      	movs	r2, r4
    a8f6:	0039      	movs	r1, r7
    a8f8:	0028      	movs	r0, r5
    a8fa:	4b15      	ldr	r3, [pc, #84]	; (a950 <temp_sensor_init+0x84>)
    a8fc:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    a8fe:	2322      	movs	r3, #34	; 0x22
    a900:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    a902:	4b14      	ldr	r3, [pc, #80]	; (a954 <temp_sensor_init+0x88>)
    a904:	69da      	ldr	r2, [r3, #28]
    a906:	4332      	orrs	r2, r6
    a908:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    a90a:	69da      	ldr	r2, [r3, #28]
    a90c:	2104      	movs	r1, #4
    a90e:	438a      	bics	r2, r1
    a910:	61da      	str	r2, [r3, #28]
	Adc *const adc_module = module_inst->hw;
    a912:	682a      	ldr	r2, [r5, #0]
    a914:	8c13      	ldrh	r3, [r2, #32]
    a916:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    a918:	2b00      	cmp	r3, #0
    a91a:	d1fb      	bne.n	a914 <temp_sensor_init+0x48>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    a91c:	2180      	movs	r1, #128	; 0x80
    a91e:	03c9      	lsls	r1, r1, #15
    a920:	4b0d      	ldr	r3, [pc, #52]	; (a958 <temp_sensor_init+0x8c>)
    a922:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    a924:	2307      	movs	r3, #7
    a926:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    a928:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    a92a:	7813      	ldrb	r3, [r2, #0]
    a92c:	2102      	movs	r1, #2
    a92e:	430b      	orrs	r3, r1
    a930:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    a932:	4b06      	ldr	r3, [pc, #24]	; (a94c <temp_sensor_init+0x80>)
    a934:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    a936:	8c13      	ldrh	r3, [r2, #32]
    a938:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    a93a:	2b00      	cmp	r3, #0
    a93c:	d1fb      	bne.n	a936 <temp_sensor_init+0x6a>
}
    a93e:	b00d      	add	sp, #52	; 0x34
    a940:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a942:	46c0      	nop			; (mov r8, r8)
    a944:	00000f39 	.word	0x00000f39
    a948:	43000c00 	.word	0x43000c00
    a94c:	20001658 	.word	0x20001658
    a950:	00000f7d 	.word	0x00000f7d
    a954:	40001400 	.word	0x40001400
    a958:	e000e100 	.word	0xe000e100

0000a95c <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    a95c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a95e:	46de      	mov	lr, fp
    a960:	4657      	mov	r7, sl
    a962:	464e      	mov	r6, r9
    a964:	4645      	mov	r5, r8
    a966:	b5e0      	push	{r5, r6, r7, lr}
    a968:	b08f      	sub	sp, #60	; 0x3c
    a96a:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    a96c:	4b7a      	ldr	r3, [pc, #488]	; (ab58 <get_temp_sensor_data+0x1fc>)
    a96e:	681b      	ldr	r3, [r3, #0]
    a970:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    a972:	4b7a      	ldr	r3, [pc, #488]	; (ab5c <get_temp_sensor_data+0x200>)
    a974:	681b      	ldr	r3, [r3, #0]
    a976:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    a978:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    a97a:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    a97c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a97e:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    a980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a982:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    a984:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    a986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a988:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    a98a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a98c:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    a98e:	990c      	ldr	r1, [sp, #48]	; 0x30
    a990:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    a992:	0a00      	lsrs	r0, r0, #8
    a994:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    a996:	4030      	ands	r0, r6
    a998:	4d71      	ldr	r5, [pc, #452]	; (ab60 <get_temp_sensor_data+0x204>)
    a99a:	46ab      	mov	fp, r5
    a99c:	47a8      	blx	r5
    a99e:	9001      	str	r0, [sp, #4]
    a9a0:	25ff      	movs	r5, #255	; 0xff
    a9a2:	402c      	ands	r4, r5
    a9a4:	0020      	movs	r0, r4
    a9a6:	4c6f      	ldr	r4, [pc, #444]	; (ab64 <get_temp_sensor_data+0x208>)
    a9a8:	47a0      	blx	r4
    a9aa:	4a6f      	ldr	r2, [pc, #444]	; (ab68 <get_temp_sensor_data+0x20c>)
    a9ac:	4692      	mov	sl, r2
    a9ae:	9901      	ldr	r1, [sp, #4]
    a9b0:	4790      	blx	r2
    a9b2:	9001      	str	r0, [sp, #4]
    a9b4:	4b6d      	ldr	r3, [pc, #436]	; (ab6c <get_temp_sensor_data+0x210>)
    a9b6:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    a9b8:	4648      	mov	r0, r9
    a9ba:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    a9bc:	4030      	ands	r0, r6
    a9be:	47d8      	blx	fp
    a9c0:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    a9c2:	4640      	mov	r0, r8
    a9c4:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    a9c6:	4028      	ands	r0, r5
    a9c8:	47a0      	blx	r4
    a9ca:	1c31      	adds	r1, r6, #0
    a9cc:	47d0      	blx	sl
    a9ce:	9006      	str	r0, [sp, #24]
    a9d0:	4b67      	ldr	r3, [pc, #412]	; (ab70 <get_temp_sensor_data+0x214>)
    a9d2:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    a9d4:	1638      	asrs	r0, r7, #24
    a9d6:	47a0      	blx	r4
    a9d8:	4d66      	ldr	r5, [pc, #408]	; (ab74 <get_temp_sensor_data+0x218>)
    a9da:	46a9      	mov	r9, r5
    a9dc:	47a8      	blx	r5
    a9de:	4d66      	ldr	r5, [pc, #408]	; (ab78 <get_temp_sensor_data+0x21c>)
    a9e0:	2200      	movs	r2, #0
    a9e2:	4b66      	ldr	r3, [pc, #408]	; (ab7c <get_temp_sensor_data+0x220>)
    a9e4:	47a8      	blx	r5
    a9e6:	0002      	movs	r2, r0
    a9e8:	000b      	movs	r3, r1
    a9ea:	4f65      	ldr	r7, [pc, #404]	; (ab80 <get_temp_sensor_data+0x224>)
    a9ec:	2000      	movs	r0, #0
    a9ee:	4965      	ldr	r1, [pc, #404]	; (ab84 <get_temp_sensor_data+0x228>)
    a9f0:	47b8      	blx	r7
    a9f2:	4e65      	ldr	r6, [pc, #404]	; (ab88 <get_temp_sensor_data+0x22c>)
    a9f4:	47b0      	blx	r6
    a9f6:	4b65      	ldr	r3, [pc, #404]	; (ab8c <get_temp_sensor_data+0x230>)
    a9f8:	9002      	str	r0, [sp, #8]
    a9fa:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    a9fc:	466b      	mov	r3, sp
    a9fe:	200c      	movs	r0, #12
    aa00:	5618      	ldrsb	r0, [r3, r0]
    aa02:	47a0      	blx	r4
    aa04:	47c8      	blx	r9
    aa06:	2200      	movs	r2, #0
    aa08:	4b5c      	ldr	r3, [pc, #368]	; (ab7c <get_temp_sensor_data+0x220>)
    aa0a:	47a8      	blx	r5
    aa0c:	0002      	movs	r2, r0
    aa0e:	000b      	movs	r3, r1
    aa10:	2000      	movs	r0, #0
    aa12:	495c      	ldr	r1, [pc, #368]	; (ab84 <get_temp_sensor_data+0x228>)
    aa14:	47b8      	blx	r7
    aa16:	47b0      	blx	r6
    aa18:	1c05      	adds	r5, r0, #0
    aa1a:	9007      	str	r0, [sp, #28]
    aa1c:	4b5c      	ldr	r3, [pc, #368]	; (ab90 <get_temp_sensor_data+0x234>)
    aa1e:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    aa20:	9b04      	ldr	r3, [sp, #16]
    aa22:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    aa24:	0d00      	lsrs	r0, r0, #20
    aa26:	4e5b      	ldr	r6, [pc, #364]	; (ab94 <get_temp_sensor_data+0x238>)
    aa28:	47b0      	blx	r6
    aa2a:	4c5b      	ldr	r4, [pc, #364]	; (ab98 <get_temp_sensor_data+0x23c>)
    aa2c:	9902      	ldr	r1, [sp, #8]
    aa2e:	47a0      	blx	r4
    aa30:	4f5a      	ldr	r7, [pc, #360]	; (ab9c <get_temp_sensor_data+0x240>)
    aa32:	495b      	ldr	r1, [pc, #364]	; (aba0 <get_temp_sensor_data+0x244>)
    aa34:	47b8      	blx	r7
    aa36:	9003      	str	r0, [sp, #12]
    aa38:	4b5a      	ldr	r3, [pc, #360]	; (aba4 <get_temp_sensor_data+0x248>)
    aa3a:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    aa3c:	9905      	ldr	r1, [sp, #20]
    aa3e:	0d08      	lsrs	r0, r1, #20
    aa40:	47b0      	blx	r6
    aa42:	1c29      	adds	r1, r5, #0
    aa44:	47a0      	blx	r4
    aa46:	4956      	ldr	r1, [pc, #344]	; (aba0 <get_temp_sensor_data+0x244>)
    aa48:	47b8      	blx	r7
    aa4a:	1c07      	adds	r7, r0, #0
    aa4c:	4b56      	ldr	r3, [pc, #344]	; (aba8 <get_temp_sensor_data+0x24c>)
    aa4e:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    aa50:	4b56      	ldr	r3, [pc, #344]	; (abac <get_temp_sensor_data+0x250>)
    aa52:	6818      	ldr	r0, [r3, #0]
    aa54:	8c03      	ldrh	r3, [r0, #32]
    aa56:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    aa58:	2b00      	cmp	r3, #0
    aa5a:	d1fb      	bne.n	aa54 <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    aa5c:	7e03      	ldrb	r3, [r0, #24]
    aa5e:	2202      	movs	r2, #2
    aa60:	4313      	orrs	r3, r2
    aa62:	7603      	strb	r3, [r0, #24]
    aa64:	8c03      	ldrh	r3, [r0, #32]
    aa66:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    aa68:	2b00      	cmp	r3, #0
    aa6a:	d1fb      	bne.n	aa64 <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    aa6c:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    aa6e:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    aa70:	2402      	movs	r4, #2
    aa72:	e001      	b.n	aa78 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    aa74:	4211      	tst	r1, r2
    aa76:	d10a      	bne.n	aa8e <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    aa78:	7983      	ldrb	r3, [r0, #6]
    aa7a:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    aa7c:	000a      	movs	r2, r1
    aa7e:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    aa80:	421e      	tst	r6, r3
    aa82:	d000      	beq.n	aa86 <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    aa84:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    aa86:	421c      	tst	r4, r3
    aa88:	d0f4      	beq.n	aa74 <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    aa8a:	4332      	orrs	r2, r6
    aa8c:	e7f2      	b.n	aa74 <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    aa8e:	7982      	ldrb	r2, [r0, #6]
    aa90:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    aa92:	2301      	movs	r3, #1
    aa94:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    aa96:	0751      	lsls	r1, r2, #29
    aa98:	d501      	bpl.n	aa9e <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    aa9a:	2102      	movs	r1, #2
    aa9c:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    aa9e:	0792      	lsls	r2, r2, #30
    aaa0:	d501      	bpl.n	aaa6 <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    aaa2:	2204      	movs	r2, #4
    aaa4:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    aaa6:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    aaa8:	07db      	lsls	r3, r3, #31
    aaaa:	d441      	bmi.n	ab30 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    aaac:	0010      	movs	r0, r2
    aaae:	4b39      	ldr	r3, [pc, #228]	; (ab94 <get_temp_sensor_data+0x238>)
    aab0:	4798      	blx	r3
    aab2:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    aab4:	4e3e      	ldr	r6, [pc, #248]	; (abb0 <get_temp_sensor_data+0x254>)
    aab6:	9901      	ldr	r1, [sp, #4]
    aab8:	9806      	ldr	r0, [sp, #24]
    aaba:	47b0      	blx	r6
    aabc:	9005      	str	r0, [sp, #20]
    aabe:	9d03      	ldr	r5, [sp, #12]
    aac0:	1c29      	adds	r1, r5, #0
    aac2:	1c38      	adds	r0, r7, #0
    aac4:	47b0      	blx	r6
    aac6:	1c01      	adds	r1, r0, #0
    aac8:	4c34      	ldr	r4, [pc, #208]	; (ab9c <get_temp_sensor_data+0x240>)
    aaca:	9805      	ldr	r0, [sp, #20]
    aacc:	47a0      	blx	r4
    aace:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    aad0:	4933      	ldr	r1, [pc, #204]	; (aba0 <get_temp_sensor_data+0x244>)
    aad2:	9804      	ldr	r0, [sp, #16]
    aad4:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    aad6:	9503      	str	r5, [sp, #12]
    aad8:	1c29      	adds	r1, r5, #0
    aada:	47b0      	blx	r6
    aadc:	4f2e      	ldr	r7, [pc, #184]	; (ab98 <get_temp_sensor_data+0x23c>)
    aade:	9906      	ldr	r1, [sp, #24]
    aae0:	47b8      	blx	r7
    aae2:	4d21      	ldr	r5, [pc, #132]	; (ab68 <get_temp_sensor_data+0x20c>)
    aae4:	9901      	ldr	r1, [sp, #4]
    aae6:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    aae8:	9901      	ldr	r1, [sp, #4]
    aaea:	47b0      	blx	r6
    aaec:	9009      	str	r0, [sp, #36]	; 0x24
    aaee:	9902      	ldr	r1, [sp, #8]
    aaf0:	9807      	ldr	r0, [sp, #28]
    aaf2:	47b0      	blx	r6
    aaf4:	1c01      	adds	r1, r0, #0
    aaf6:	9809      	ldr	r0, [sp, #36]	; 0x24
    aaf8:	47b8      	blx	r7
    aafa:	9905      	ldr	r1, [sp, #20]
    aafc:	47a0      	blx	r4
    aafe:	9902      	ldr	r1, [sp, #8]
    ab00:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    ab02:	9904      	ldr	r1, [sp, #16]
    ab04:	47b8      	blx	r7
    ab06:	4926      	ldr	r1, [pc, #152]	; (aba0 <get_temp_sensor_data+0x244>)
    ab08:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    ab0a:	9903      	ldr	r1, [sp, #12]
    ab0c:	47b0      	blx	r6
    ab0e:	9906      	ldr	r1, [sp, #24]
    ab10:	47b8      	blx	r7
    ab12:	9901      	ldr	r1, [sp, #4]
    ab14:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    ab16:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    ab18:	2204      	movs	r2, #4
    ab1a:	a90d      	add	r1, sp, #52	; 0x34
    ab1c:	9808      	ldr	r0, [sp, #32]
    ab1e:	4b25      	ldr	r3, [pc, #148]	; (abb4 <get_temp_sensor_data+0x258>)
    ab20:	4798      	blx	r3
}
    ab22:	b00f      	add	sp, #60	; 0x3c
    ab24:	bc3c      	pop	{r2, r3, r4, r5}
    ab26:	4690      	mov	r8, r2
    ab28:	4699      	mov	r9, r3
    ab2a:	46a2      	mov	sl, r4
    ab2c:	46ab      	mov	fp, r5
    ab2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    ab30:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    ab32:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    ab34:	2301      	movs	r3, #1
    ab36:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    ab38:	7981      	ldrb	r1, [r0, #6]
    ab3a:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    ab3c:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    ab3e:	074c      	lsls	r4, r1, #29
    ab40:	d501      	bpl.n	ab46 <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    ab42:	2402      	movs	r4, #2
    ab44:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    ab46:	0789      	lsls	r1, r1, #30
    ab48:	d501      	bpl.n	ab4e <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    ab4a:	2104      	movs	r1, #4
    ab4c:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    ab4e:	075b      	lsls	r3, r3, #29
    ab50:	d5ac      	bpl.n	aaac <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    ab52:	2302      	movs	r3, #2
    ab54:	7183      	strb	r3, [r0, #6]
    ab56:	e7a9      	b.n	aaac <get_temp_sensor_data+0x150>
    ab58:	00806030 	.word	0x00806030
    ab5c:	00806034 	.word	0x00806034
    ab60:	0000a889 	.word	0x0000a889
    ab64:	0001377d 	.word	0x0001377d
    ab68:	00012ac1 	.word	0x00012ac1
    ab6c:	20000fc0 	.word	0x20000fc0
    ab70:	20000fbc 	.word	0x20000fbc
    ab74:	000153b9 	.word	0x000153b9
    ab78:	00013ec9 	.word	0x00013ec9
    ab7c:	408f4000 	.word	0x408f4000
    ab80:	00014c31 	.word	0x00014c31
    ab84:	3ff00000 	.word	0x3ff00000
    ab88:	0001545d 	.word	0x0001545d
    ab8c:	20000fb0 	.word	0x20000fb0
    ab90:	20000fac 	.word	0x20000fac
    ab94:	0001381d 	.word	0x0001381d
    ab98:	000131c5 	.word	0x000131c5
    ab9c:	00012de5 	.word	0x00012de5
    aba0:	457ff000 	.word	0x457ff000
    aba4:	20000fb8 	.word	0x20000fb8
    aba8:	20000fb4 	.word	0x20000fb4
    abac:	20001658 	.word	0x20001658
    abb0:	00013405 	.word	0x00013405
    abb4:	00015bd5 	.word	0x00015bd5

0000abb8 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    abb8:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    abba:	4b06      	ldr	r3, [pc, #24]	; (abd4 <hwTimerExpiryCallback+0x1c>)
    abbc:	781b      	ldrb	r3, [r3, #0]
    abbe:	2b00      	cmp	r3, #0
    abc0:	d100      	bne.n	abc4 <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    abc2:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    abc4:	2201      	movs	r2, #1
    abc6:	4b04      	ldr	r3, [pc, #16]	; (abd8 <hwTimerExpiryCallback+0x20>)
    abc8:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    abca:	2001      	movs	r0, #1
    abcc:	4b03      	ldr	r3, [pc, #12]	; (abdc <hwTimerExpiryCallback+0x24>)
    abce:	4798      	blx	r3
}
    abd0:	e7f7      	b.n	abc2 <hwTimerExpiryCallback+0xa>
    abd2:	46c0      	nop			; (mov r8, r8)
    abd4:	20000fd4 	.word	0x20000fd4
    abd8:	2000181a 	.word	0x2000181a
    abdc:	0000b549 	.word	0x0000b549

0000abe0 <hwTimerOverflowCallback>:
{
    abe0:	b510      	push	{r4, lr}
    abe2:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    abe4:	4924      	ldr	r1, [pc, #144]	; (ac78 <hwTimerOverflowCallback+0x98>)
    abe6:	880a      	ldrh	r2, [r1, #0]
    abe8:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    abea:	880b      	ldrh	r3, [r1, #0]
    abec:	3301      	adds	r3, #1
    abee:	b29b      	uxth	r3, r3
    abf0:	800b      	strh	r3, [r1, #0]
    abf2:	429a      	cmp	r2, r3
    abf4:	d903      	bls.n	abfe <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    abf6:	4a21      	ldr	r2, [pc, #132]	; (ac7c <hwTimerOverflowCallback+0x9c>)
    abf8:	6813      	ldr	r3, [r2, #0]
    abfa:	3301      	adds	r3, #1
    abfc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    abfe:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    ac02:	425a      	negs	r2, r3
    ac04:	4153      	adcs	r3, r2
    ac06:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    ac08:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    ac0a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    ac0e:	2200      	movs	r2, #0
    ac10:	4b1b      	ldr	r3, [pc, #108]	; (ac80 <hwTimerOverflowCallback+0xa0>)
    ac12:	701a      	strb	r2, [r3, #0]
	return flags;
    ac14:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    ac16:	4b1b      	ldr	r3, [pc, #108]	; (ac84 <hwTimerOverflowCallback+0xa4>)
    ac18:	681b      	ldr	r3, [r3, #0]
    ac1a:	2bff      	cmp	r3, #255	; 0xff
    ac1c:	d00d      	beq.n	ac3a <hwTimerOverflowCallback+0x5a>
    ac1e:	0119      	lsls	r1, r3, #4
    ac20:	4a19      	ldr	r2, [pc, #100]	; (ac88 <hwTimerOverflowCallback+0xa8>)
    ac22:	1852      	adds	r2, r2, r1
    ac24:	7b52      	ldrb	r2, [r2, #13]
    ac26:	2a00      	cmp	r2, #0
    ac28:	d107      	bne.n	ac3a <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    ac2a:	4a17      	ldr	r2, [pc, #92]	; (ac88 <hwTimerOverflowCallback+0xa8>)
    ac2c:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    ac2e:	4b12      	ldr	r3, [pc, #72]	; (ac78 <hwTimerOverflowCallback+0x98>)
    ac30:	881b      	ldrh	r3, [r3, #0]
    ac32:	b29b      	uxth	r3, r3
    ac34:	0c02      	lsrs	r2, r0, #16
    ac36:	429a      	cmp	r2, r3
    ac38:	d00a      	beq.n	ac50 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    ac3a:	23ff      	movs	r3, #255	; 0xff
    ac3c:	4223      	tst	r3, r4
    ac3e:	d005      	beq.n	ac4c <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    ac40:	2201      	movs	r2, #1
    ac42:	4b0f      	ldr	r3, [pc, #60]	; (ac80 <hwTimerOverflowCallback+0xa0>)
    ac44:	701a      	strb	r2, [r3, #0]
    ac46:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    ac4a:	b662      	cpsie	i
}
    ac4c:	b002      	add	sp, #8
    ac4e:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    ac50:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    ac52:	28ff      	cmp	r0, #255	; 0xff
    ac54:	d909      	bls.n	ac6a <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    ac56:	4b0d      	ldr	r3, [pc, #52]	; (ac8c <hwTimerOverflowCallback+0xac>)
    ac58:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    ac5a:	4b0a      	ldr	r3, [pc, #40]	; (ac84 <hwTimerOverflowCallback+0xa4>)
    ac5c:	681a      	ldr	r2, [r3, #0]
    ac5e:	0112      	lsls	r2, r2, #4
    ac60:	4b09      	ldr	r3, [pc, #36]	; (ac88 <hwTimerOverflowCallback+0xa8>)
    ac62:	189b      	adds	r3, r3, r2
    ac64:	2201      	movs	r2, #1
    ac66:	735a      	strb	r2, [r3, #13]
    ac68:	e7e7      	b.n	ac3a <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    ac6a:	2201      	movs	r2, #1
    ac6c:	4b08      	ldr	r3, [pc, #32]	; (ac90 <hwTimerOverflowCallback+0xb0>)
    ac6e:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    ac70:	2001      	movs	r0, #1
    ac72:	4b08      	ldr	r3, [pc, #32]	; (ac94 <hwTimerOverflowCallback+0xb4>)
    ac74:	4798      	blx	r3
    ac76:	e7e0      	b.n	ac3a <hwTimerOverflowCallback+0x5a>
    ac78:	20001818 	.word	0x20001818
    ac7c:	2000181c 	.word	0x2000181c
    ac80:	20000040 	.word	0x20000040
    ac84:	20000fd0 	.word	0x20000fd0
    ac88:	20001688 	.word	0x20001688
    ac8c:	0000bbd1 	.word	0x0000bbd1
    ac90:	2000181a 	.word	0x2000181a
    ac94:	0000b549 	.word	0x0000b549

0000ac98 <loadHwTimer>:
{
    ac98:	b570      	push	{r4, r5, r6, lr}
    ac9a:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    ac9c:	28ff      	cmp	r0, #255	; 0xff
    ac9e:	d030      	beq.n	ad02 <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    aca0:	4b19      	ldr	r3, [pc, #100]	; (ad08 <loadHwTimer+0x70>)
    aca2:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    aca4:	4b19      	ldr	r3, [pc, #100]	; (ad0c <loadHwTimer+0x74>)
    aca6:	881d      	ldrh	r5, [r3, #0]
    aca8:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    acaa:	4b19      	ldr	r3, [pc, #100]	; (ad10 <loadHwTimer+0x78>)
    acac:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    acae:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    acb0:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    acb2:	4a18      	ldr	r2, [pc, #96]	; (ad14 <loadHwTimer+0x7c>)
    acb4:	589b      	ldr	r3, [r3, r2]
    acb6:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    acb8:	4b17      	ldr	r3, [pc, #92]	; (ad18 <loadHwTimer+0x80>)
    acba:	4298      	cmp	r0, r3
    acbc:	d81a      	bhi.n	acf4 <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    acbe:	0122      	lsls	r2, r4, #4
    acc0:	4b14      	ldr	r3, [pc, #80]	; (ad14 <loadHwTimer+0x7c>)
    acc2:	189b      	adds	r3, r3, r2
    acc4:	7b5b      	ldrb	r3, [r3, #13]
    acc6:	2b00      	cmp	r3, #0
    acc8:	d11d      	bne.n	ad06 <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    acca:	28ff      	cmp	r0, #255	; 0xff
    accc:	d90b      	bls.n	ace6 <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    acce:	4b13      	ldr	r3, [pc, #76]	; (ad1c <loadHwTimer+0x84>)
    acd0:	4298      	cmp	r0, r3
    acd2:	d818      	bhi.n	ad06 <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    acd4:	b280      	uxth	r0, r0
    acd6:	4b12      	ldr	r3, [pc, #72]	; (ad20 <loadHwTimer+0x88>)
    acd8:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    acda:	0124      	lsls	r4, r4, #4
    acdc:	4b0d      	ldr	r3, [pc, #52]	; (ad14 <loadHwTimer+0x7c>)
    acde:	191c      	adds	r4, r3, r4
    ace0:	2301      	movs	r3, #1
    ace2:	7363      	strb	r3, [r4, #13]
    ace4:	e00f      	b.n	ad06 <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    ace6:	2201      	movs	r2, #1
    ace8:	4b0e      	ldr	r3, [pc, #56]	; (ad24 <loadHwTimer+0x8c>)
    acea:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    acec:	2001      	movs	r0, #1
    acee:	4b0e      	ldr	r3, [pc, #56]	; (ad28 <loadHwTimer+0x90>)
    acf0:	4798      	blx	r3
    acf2:	e008      	b.n	ad06 <loadHwTimer+0x6e>
            isTimerTriggered = true;
    acf4:	2201      	movs	r2, #1
    acf6:	4b0b      	ldr	r3, [pc, #44]	; (ad24 <loadHwTimer+0x8c>)
    acf8:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    acfa:	2001      	movs	r0, #1
    acfc:	4b0a      	ldr	r3, [pc, #40]	; (ad28 <loadHwTimer+0x90>)
    acfe:	4798      	blx	r3
    ad00:	e001      	b.n	ad06 <loadHwTimer+0x6e>
        common_tc_compare_stop();
    ad02:	4b0a      	ldr	r3, [pc, #40]	; (ad2c <loadHwTimer+0x94>)
    ad04:	4798      	blx	r3
}
    ad06:	bd70      	pop	{r4, r5, r6, pc}
    ad08:	2000181c 	.word	0x2000181c
    ad0c:	20001818 	.word	0x20001818
    ad10:	0000bb29 	.word	0x0000bb29
    ad14:	20001688 	.word	0x20001688
    ad18:	7ffffffe 	.word	0x7ffffffe
    ad1c:	0000ffff 	.word	0x0000ffff
    ad20:	0000bbd1 	.word	0x0000bbd1
    ad24:	2000181a 	.word	0x2000181a
    ad28:	0000b549 	.word	0x0000b549
    ad2c:	0000bb75 	.word	0x0000bb75

0000ad30 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    ad30:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    ad32:	4b1d      	ldr	r3, [pc, #116]	; (ada8 <swtimerInternalHandler+0x78>)
    ad34:	781b      	ldrb	r3, [r3, #0]
    ad36:	2b00      	cmp	r3, #0
    ad38:	d027      	beq.n	ad8a <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    ad3a:	2200      	movs	r2, #0
    ad3c:	4b1a      	ldr	r3, [pc, #104]	; (ada8 <swtimerInternalHandler+0x78>)
    ad3e:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    ad40:	4b1a      	ldr	r3, [pc, #104]	; (adac <swtimerInternalHandler+0x7c>)
    ad42:	781b      	ldrb	r3, [r3, #0]
    ad44:	2b00      	cmp	r3, #0
    ad46:	d020      	beq.n	ad8a <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    ad48:	4b19      	ldr	r3, [pc, #100]	; (adb0 <swtimerInternalHandler+0x80>)
    ad4a:	681b      	ldr	r3, [r3, #0]
    ad4c:	2bff      	cmp	r3, #255	; 0xff
    ad4e:	d01d      	beq.n	ad8c <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    ad50:	4b18      	ldr	r3, [pc, #96]	; (adb4 <swtimerInternalHandler+0x84>)
    ad52:	6818      	ldr	r0, [r3, #0]
    ad54:	4918      	ldr	r1, [pc, #96]	; (adb8 <swtimerInternalHandler+0x88>)
    ad56:	680b      	ldr	r3, [r1, #0]
    ad58:	011a      	lsls	r2, r3, #4
    ad5a:	4b18      	ldr	r3, [pc, #96]	; (adbc <swtimerInternalHandler+0x8c>)
    ad5c:	189b      	adds	r3, r3, r2
    ad5e:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    ad60:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    ad62:	4a16      	ldr	r2, [pc, #88]	; (adbc <swtimerInternalHandler+0x8c>)
    ad64:	4913      	ldr	r1, [pc, #76]	; (adb4 <swtimerInternalHandler+0x84>)
    ad66:	680b      	ldr	r3, [r1, #0]
    ad68:	011b      	lsls	r3, r3, #4
    ad6a:	18d3      	adds	r3, r2, r3
    ad6c:	7b18      	ldrb	r0, [r3, #12]
    ad6e:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    ad70:	4b11      	ldr	r3, [pc, #68]	; (adb8 <swtimerInternalHandler+0x88>)
    ad72:	681b      	ldr	r3, [r3, #0]
    ad74:	011b      	lsls	r3, r3, #4
    ad76:	18d2      	adds	r2, r2, r3
    ad78:	23ff      	movs	r3, #255	; 0xff
    ad7a:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    ad7c:	4a0b      	ldr	r2, [pc, #44]	; (adac <swtimerInternalHandler+0x7c>)
    ad7e:	7813      	ldrb	r3, [r2, #0]
    ad80:	3b01      	subs	r3, #1
    ad82:	b2db      	uxtb	r3, r3
    ad84:	7013      	strb	r3, [r2, #0]
    ad86:	2b00      	cmp	r3, #0
    ad88:	d10b      	bne.n	ada2 <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    ad8a:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    ad8c:	4b0a      	ldr	r3, [pc, #40]	; (adb8 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    ad8e:	681b      	ldr	r3, [r3, #0]
    ad90:	2bff      	cmp	r3, #255	; 0xff
    ad92:	d1dd      	bne.n	ad50 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    ad94:	4b07      	ldr	r3, [pc, #28]	; (adb4 <swtimerInternalHandler+0x84>)
    ad96:	681b      	ldr	r3, [r3, #0]
    ad98:	4a05      	ldr	r2, [pc, #20]	; (adb0 <swtimerInternalHandler+0x80>)
    ad9a:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    ad9c:	4a06      	ldr	r2, [pc, #24]	; (adb8 <swtimerInternalHandler+0x88>)
    ad9e:	6013      	str	r3, [r2, #0]
    ada0:	e7df      	b.n	ad62 <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    ada2:	4b07      	ldr	r3, [pc, #28]	; (adc0 <swtimerInternalHandler+0x90>)
    ada4:	4798      	blx	r3
}
    ada6:	e7f0      	b.n	ad8a <swtimerInternalHandler+0x5a>
    ada8:	2000181a 	.word	0x2000181a
    adac:	20000fd4 	.word	0x20000fd4
    adb0:	20000fc8 	.word	0x20000fc8
    adb4:	20000fd0 	.word	0x20000fd0
    adb8:	20000fcc 	.word	0x20000fcc
    adbc:	20001688 	.word	0x20001688
    adc0:	0000ac99 	.word	0x0000ac99

0000adc4 <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    adc4:	2300      	movs	r3, #0
    adc6:	4a0d      	ldr	r2, [pc, #52]	; (adfc <SwTimerReset+0x38>)
    adc8:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    adca:	4a0d      	ldr	r2, [pc, #52]	; (ae00 <SwTimerReset+0x3c>)
    adcc:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    adce:	33ff      	adds	r3, #255	; 0xff
    add0:	4a0c      	ldr	r2, [pc, #48]	; (ae04 <SwTimerReset+0x40>)
    add2:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    add4:	4a0c      	ldr	r2, [pc, #48]	; (ae08 <SwTimerReset+0x44>)
    add6:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    add8:	4a0c      	ldr	r2, [pc, #48]	; (ae0c <SwTimerReset+0x48>)
    adda:	6013      	str	r3, [r2, #0]
    addc:	4b0c      	ldr	r3, [pc, #48]	; (ae10 <SwTimerReset+0x4c>)
    adde:	0018      	movs	r0, r3
    ade0:	3091      	adds	r0, #145	; 0x91
    ade2:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    ade4:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    ade6:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    ade8:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    adea:	601a      	str	r2, [r3, #0]
    adec:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    adee:	4283      	cmp	r3, r0
    adf0:	d1fa      	bne.n	ade8 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    adf2:	2200      	movs	r2, #0
    adf4:	4b07      	ldr	r3, [pc, #28]	; (ae14 <SwTimerReset+0x50>)
    adf6:	701a      	strb	r2, [r3, #0]
}
    adf8:	4770      	bx	lr
    adfa:	46c0      	nop			; (mov r8, r8)
    adfc:	20000fd4 	.word	0x20000fd4
    ae00:	2000181a 	.word	0x2000181a
    ae04:	20000fd0 	.word	0x20000fd0
    ae08:	20000fc8 	.word	0x20000fc8
    ae0c:	20000fcc 	.word	0x20000fcc
    ae10:	2000168c 	.word	0x2000168c
    ae14:	20000fc4 	.word	0x20000fc4

0000ae18 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    ae18:	b510      	push	{r4, lr}
    SwTimerReset();
    ae1a:	4b08      	ldr	r3, [pc, #32]	; (ae3c <SystemTimerInit+0x24>)
    ae1c:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = 0x00000000;
    ae1e:	2300      	movs	r3, #0
    ae20:	4a07      	ldr	r2, [pc, #28]	; (ae40 <SystemTimerInit+0x28>)
    ae22:	6013      	str	r3, [r2, #0]
    sysTime = 0x0000;
    ae24:	4a07      	ldr	r2, [pc, #28]	; (ae44 <SystemTimerInit+0x2c>)
    ae26:	8013      	strh	r3, [r2, #0]

    common_tc_init();
    ae28:	4b07      	ldr	r3, [pc, #28]	; (ae48 <SystemTimerInit+0x30>)
    ae2a:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    ae2c:	4807      	ldr	r0, [pc, #28]	; (ae4c <SystemTimerInit+0x34>)
    ae2e:	4b08      	ldr	r3, [pc, #32]	; (ae50 <SystemTimerInit+0x38>)
    ae30:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    ae32:	4808      	ldr	r0, [pc, #32]	; (ae54 <SystemTimerInit+0x3c>)
    ae34:	4b08      	ldr	r3, [pc, #32]	; (ae58 <SystemTimerInit+0x40>)
    ae36:	4798      	blx	r3
}
    ae38:	bd10      	pop	{r4, pc}
    ae3a:	46c0      	nop			; (mov r8, r8)
    ae3c:	0000adc5 	.word	0x0000adc5
    ae40:	2000181c 	.word	0x2000181c
    ae44:	20001818 	.word	0x20001818
    ae48:	0000bc3d 	.word	0x0000bc3d
    ae4c:	0000abe1 	.word	0x0000abe1
    ae50:	0000bcc1 	.word	0x0000bcc1
    ae54:	0000abb9 	.word	0x0000abb9
    ae58:	0000bccd 	.word	0x0000bccd

0000ae5c <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    ae5c:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    ae5e:	4b05      	ldr	r3, [pc, #20]	; (ae74 <SwTimerGetTime+0x18>)
    ae60:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    ae62:	4b05      	ldr	r3, [pc, #20]	; (ae78 <SwTimerGetTime+0x1c>)
    ae64:	881d      	ldrh	r5, [r3, #0]
    ae66:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    ae68:	4b04      	ldr	r3, [pc, #16]	; (ae7c <SwTimerGetTime+0x20>)
    ae6a:	4798      	blx	r3
    ae6c:	4328      	orrs	r0, r5
    return gettime();
}
    ae6e:	0021      	movs	r1, r4
    ae70:	bd70      	pop	{r4, r5, r6, pc}
    ae72:	46c0      	nop			; (mov r8, r8)
    ae74:	2000181c 	.word	0x2000181c
    ae78:	20001818 	.word	0x20001818
    ae7c:	0000bb29 	.word	0x0000bb29

0000ae80 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    ae80:	b510      	push	{r4, lr}
    ae82:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    ae84:	4b08      	ldr	r3, [pc, #32]	; (aea8 <SwTimerCreate+0x28>)
    ae86:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    ae88:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    ae8a:	2b18      	cmp	r3, #24
    ae8c:	d900      	bls.n	ae90 <SwTimerCreate+0x10>
    }

    return retVal;
}
    ae8e:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    ae90:	4b06      	ldr	r3, [pc, #24]	; (aeac <SwTimerCreate+0x2c>)
    ae92:	4798      	blx	r3
        *timerId = allocatedTimerId;
    ae94:	4a04      	ldr	r2, [pc, #16]	; (aea8 <SwTimerCreate+0x28>)
    ae96:	7813      	ldrb	r3, [r2, #0]
    ae98:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    ae9a:	3301      	adds	r3, #1
    ae9c:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    ae9e:	4b04      	ldr	r3, [pc, #16]	; (aeb0 <SwTimerCreate+0x30>)
    aea0:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    aea2:	2008      	movs	r0, #8
    aea4:	e7f3      	b.n	ae8e <SwTimerCreate+0xe>
    aea6:	46c0      	nop			; (mov r8, r8)
    aea8:	20000fc4 	.word	0x20000fc4
    aeac:	00004565 	.word	0x00004565
    aeb0:	00004571 	.word	0x00004571

0000aeb4 <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    aeb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    aeb6:	46d6      	mov	lr, sl
    aeb8:	464f      	mov	r7, r9
    aeba:	4646      	mov	r6, r8
    aebc:	b5c0      	push	{r6, r7, lr}
    aebe:	b084      	sub	sp, #16
    aec0:	0007      	movs	r7, r0
    aec2:	000d      	movs	r5, r1
    aec4:	0016      	movs	r6, r2
    aec6:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    aec8:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    aeca:	2f18      	cmp	r7, #24
    aecc:	d809      	bhi.n	aee2 <SwTimerStart+0x2e>
    aece:	2b00      	cmp	r3, #0
    aed0:	d100      	bne.n	aed4 <SwTimerStart+0x20>
    aed2:	e08c      	b.n	afee <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    aed4:	013a      	lsls	r2, r7, #4
    aed6:	4b52      	ldr	r3, [pc, #328]	; (b020 <SwTimerStart+0x16c>)
    aed8:	189b      	adds	r3, r3, r2
    aeda:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    aedc:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    aede:	2b00      	cmp	r3, #0
    aee0:	d005      	beq.n	aeee <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    aee2:	b004      	add	sp, #16
    aee4:	bc1c      	pop	{r2, r3, r4}
    aee6:	4690      	mov	r8, r2
    aee8:	4699      	mov	r9, r3
    aeea:	46a2      	mov	sl, r4
    aeec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    aeee:	4b4d      	ldr	r3, [pc, #308]	; (b024 <SwTimerStart+0x170>)
    aef0:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    aef2:	4b4d      	ldr	r3, [pc, #308]	; (b028 <SwTimerStart+0x174>)
    aef4:	8818      	ldrh	r0, [r3, #0]
    aef6:	0403      	lsls	r3, r0, #16
    aef8:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    aefa:	4b4c      	ldr	r3, [pc, #304]	; (b02c <SwTimerStart+0x178>)
    aefc:	4798      	blx	r3
    aefe:	4643      	mov	r3, r8
    af00:	4303      	orrs	r3, r0
    switch (timeoutType)
    af02:	2e00      	cmp	r6, #0
    af04:	d003      	beq.n	af0e <SwTimerStart+0x5a>
    af06:	2e01      	cmp	r6, #1
    af08:	d038      	beq.n	af7c <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    af0a:	200a      	movs	r0, #10
    af0c:	e7e9      	b.n	aee2 <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    af0e:	4948      	ldr	r1, [pc, #288]	; (b030 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    af10:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    af12:	002a      	movs	r2, r5
    af14:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    af16:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    af18:	428a      	cmp	r2, r1
    af1a:	d8e2      	bhi.n	aee2 <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    af1c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    af20:	425a      	negs	r2, r3
    af22:	4153      	adcs	r3, r2
    af24:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    af26:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    af28:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    af2c:	2600      	movs	r6, #0
    af2e:	4b41      	ldr	r3, [pc, #260]	; (b034 <SwTimerStart+0x180>)
    af30:	701e      	strb	r6, [r3, #0]
	return flags;
    af32:	9b03      	ldr	r3, [sp, #12]
    af34:	4699      	mov	r9, r3
    swtimerInternalHandler();
    af36:	4b40      	ldr	r3, [pc, #256]	; (b038 <SwTimerStart+0x184>)
    af38:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    af3a:	4b39      	ldr	r3, [pc, #228]	; (b020 <SwTimerStart+0x16c>)
    af3c:	013a      	lsls	r2, r7, #4
    af3e:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    af40:	189b      	adds	r3, r3, r2
    af42:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    af44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    af46:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    af48:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    af4a:	4a3c      	ldr	r2, [pc, #240]	; (b03c <SwTimerStart+0x188>)
    af4c:	7813      	ldrb	r3, [r2, #0]
    af4e:	3301      	adds	r3, #1
    af50:	b2db      	uxtb	r3, r3
    af52:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    af54:	4b3a      	ldr	r3, [pc, #232]	; (b040 <SwTimerStart+0x18c>)
    af56:	681b      	ldr	r3, [r3, #0]
    af58:	469a      	mov	sl, r3
    af5a:	2bff      	cmp	r3, #255	; 0xff
    af5c:	d016      	beq.n	af8c <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    af5e:	466a      	mov	r2, sp
    af60:	7013      	strb	r3, [r2, #0]
    af62:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    af64:	4b35      	ldr	r3, [pc, #212]	; (b03c <SwTimerStart+0x188>)
    af66:	781b      	ldrb	r3, [r3, #0]
    af68:	2b00      	cmp	r3, #0
    af6a:	d042      	beq.n	aff2 <SwTimerStart+0x13e>
    af6c:	9200      	str	r2, [sp, #0]
    af6e:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    af70:	492b      	ldr	r1, [pc, #172]	; (b020 <SwTimerStart+0x16c>)
    af72:	4688      	mov	r8, r1
    af74:	4833      	ldr	r0, [pc, #204]	; (b044 <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    af76:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    af78:	4c30      	ldr	r4, [pc, #192]	; (b03c <SwTimerStart+0x188>)
    af7a:	e02a      	b.n	afd2 <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    af7c:	0028      	movs	r0, r5
    af7e:	38ff      	subs	r0, #255	; 0xff
    af80:	1ac3      	subs	r3, r0, r3
    af82:	4a2b      	ldr	r2, [pc, #172]	; (b030 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    af84:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    af86:	4293      	cmp	r3, r2
    af88:	d9c8      	bls.n	af1c <SwTimerStart+0x68>
    af8a:	e7aa      	b.n	aee2 <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    af8c:	4b2c      	ldr	r3, [pc, #176]	; (b040 <SwTimerStart+0x18c>)
    af8e:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    af90:	0038      	movs	r0, r7
    af92:	4b2d      	ldr	r3, [pc, #180]	; (b048 <SwTimerStart+0x194>)
    af94:	4798      	blx	r3
    af96:	e036      	b.n	b006 <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    af98:	4b21      	ldr	r3, [pc, #132]	; (b020 <SwTimerStart+0x16c>)
    af9a:	013c      	lsls	r4, r7, #4
    af9c:	191c      	adds	r4, r3, r4
    af9e:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    afa0:	9901      	ldr	r1, [sp, #4]
    afa2:	0109      	lsls	r1, r1, #4
    afa4:	1859      	adds	r1, r3, r1
    afa6:	2300      	movs	r3, #0
    afa8:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    afaa:	4592      	cmp	sl, r2
    afac:	d005      	beq.n	afba <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    afae:	9b00      	ldr	r3, [sp, #0]
    afb0:	0118      	lsls	r0, r3, #4
    afb2:	4b1b      	ldr	r3, [pc, #108]	; (b020 <SwTimerStart+0x16c>)
    afb4:	1818      	adds	r0, r3, r0
    afb6:	7307      	strb	r7, [r0, #12]
    afb8:	e025      	b.n	b006 <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    afba:	4b21      	ldr	r3, [pc, #132]	; (b040 <SwTimerStart+0x18c>)
    afbc:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    afbe:	0038      	movs	r0, r7
    afc0:	4b21      	ldr	r3, [pc, #132]	; (b048 <SwTimerStart+0x194>)
    afc2:	4798      	blx	r3
    afc4:	e01f      	b.n	b006 <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    afc6:	3301      	adds	r3, #1
    afc8:	b2db      	uxtb	r3, r3
    afca:	7821      	ldrb	r1, [r4, #0]
    afcc:	b2c9      	uxtb	r1, r1
    afce:	428b      	cmp	r3, r1
    afd0:	d210      	bcs.n	aff4 <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    afd2:	2aff      	cmp	r2, #255	; 0xff
    afd4:	d0f7      	beq.n	afc6 <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    afd6:	9201      	str	r2, [sp, #4]
    afd8:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    afda:	4646      	mov	r6, r8
    afdc:	5989      	ldr	r1, [r1, r6]
    afde:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    afe0:	4281      	cmp	r1, r0
    afe2:	d8d9      	bhi.n	af98 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    afe4:	0111      	lsls	r1, r2, #4
    afe6:	4461      	add	r1, ip
    afe8:	9200      	str	r2, [sp, #0]
    afea:	7b0a      	ldrb	r2, [r1, #12]
    afec:	e7eb      	b.n	afc6 <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    afee:	200a      	movs	r0, #10
    aff0:	e777      	b.n	aee2 <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    aff2:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    aff4:	4b0a      	ldr	r3, [pc, #40]	; (b020 <SwTimerStart+0x16c>)
    aff6:	9a00      	ldr	r2, [sp, #0]
    aff8:	0110      	lsls	r0, r2, #4
    affa:	1818      	adds	r0, r3, r0
    affc:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    affe:	013f      	lsls	r7, r7, #4
    b000:	19df      	adds	r7, r3, r7
    b002:	23ff      	movs	r3, #255	; 0xff
    b004:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    b006:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    b008:	2008      	movs	r0, #8
    b00a:	464a      	mov	r2, r9
    b00c:	4213      	tst	r3, r2
    b00e:	d100      	bne.n	b012 <SwTimerStart+0x15e>
    b010:	e767      	b.n	aee2 <SwTimerStart+0x2e>
		cpu_irq_enable();
    b012:	2201      	movs	r2, #1
    b014:	4b07      	ldr	r3, [pc, #28]	; (b034 <SwTimerStart+0x180>)
    b016:	701a      	strb	r2, [r3, #0]
    b018:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b01c:	b662      	cpsie	i
    b01e:	e760      	b.n	aee2 <SwTimerStart+0x2e>
    b020:	20001688 	.word	0x20001688
    b024:	2000181c 	.word	0x2000181c
    b028:	20001818 	.word	0x20001818
    b02c:	0000bb29 	.word	0x0000bb29
    b030:	7fffff00 	.word	0x7fffff00
    b034:	20000040 	.word	0x20000040
    b038:	0000ad31 	.word	0x0000ad31
    b03c:	20000fd4 	.word	0x20000fd4
    b040:	20000fd0 	.word	0x20000fd0
    b044:	7ffffffe 	.word	0x7ffffffe
    b048:	0000ac99 	.word	0x0000ac99

0000b04c <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    b04c:	0103      	lsls	r3, r0, #4
    b04e:	4803      	ldr	r0, [pc, #12]	; (b05c <SwTimerIsRunning+0x10>)
    b050:	18c0      	adds	r0, r0, r3
    b052:	6840      	ldr	r0, [r0, #4]
    b054:	1e43      	subs	r3, r0, #1
    b056:	4198      	sbcs	r0, r3
    b058:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    b05a:	4770      	bx	lr
    b05c:	20001688 	.word	0x20001688

0000b060 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    b060:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    if ( NULL != swTimers[timerId].timerCb )
    b062:	0102      	lsls	r2, r0, #4
    b064:	4b0d      	ldr	r3, [pc, #52]	; (b09c <SwTimerReadValue+0x3c>)
    b066:	189b      	adds	r3, r3, r2
    b068:	685b      	ldr	r3, [r3, #4]
    b06a:	2b00      	cmp	r3, #0
    b06c:	d014      	beq.n	b098 <SwTimerReadValue+0x38>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    b06e:	4b0b      	ldr	r3, [pc, #44]	; (b09c <SwTimerReadValue+0x3c>)
    b070:	58d5      	ldr	r5, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    b072:	4b0b      	ldr	r3, [pc, #44]	; (b0a0 <SwTimerReadValue+0x40>)
    b074:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    b076:	4b0b      	ldr	r3, [pc, #44]	; (b0a4 <SwTimerReadValue+0x44>)
    b078:	881c      	ldrh	r4, [r3, #0]
    b07a:	0424      	lsls	r4, r4, #16
    time |= (uint64_t) common_tc_read_count();
    b07c:	4b0a      	ldr	r3, [pc, #40]	; (b0a8 <SwTimerReadValue+0x48>)
    b07e:	4798      	blx	r3
    b080:	4320      	orrs	r0, r4
	    currentSysTime = (uint32_t) gettime();
	    if ( currentSysTime <= timerExpiryTime )
    b082:	4285      	cmp	r5, r0
    b084:	d305      	bcc.n	b092 <SwTimerReadValue+0x32>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
    b086:	1a28      	subs	r0, r5, r0
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
	    }

        if (remainingTime >= SWTIMER_MAX_TIMEOUT)
    b088:	4b08      	ldr	r3, [pc, #32]	; (b0ac <SwTimerReadValue+0x4c>)
    b08a:	4298      	cmp	r0, r3
    b08c:	d900      	bls.n	b090 <SwTimerReadValue+0x30>
        {
            /* Diff cannot be more than max timeout */
            remainingTime = 0;
    b08e:	2000      	movs	r0, #0
        }
    }
    return remainingTime;
}
    b090:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    b092:	3d01      	subs	r5, #1
    b094:	1a28      	subs	r0, r5, r0
    b096:	e7f7      	b.n	b088 <SwTimerReadValue+0x28>
    uint32_t remainingTime = 0u;
    b098:	2000      	movs	r0, #0
    return remainingTime;
    b09a:	e7f9      	b.n	b090 <SwTimerReadValue+0x30>
    b09c:	20001688 	.word	0x20001688
    b0a0:	2000181c 	.word	0x2000181c
    b0a4:	20001818 	.word	0x20001818
    b0a8:	0000bb29 	.word	0x0000bb29
    b0ac:	7ffffffe 	.word	0x7ffffffe

0000b0b0 <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    b0b0:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    b0b2:	4b05      	ldr	r3, [pc, #20]	; (b0c8 <SwTimerNextExpiryDuration+0x18>)
    b0b4:	6818      	ldr	r0, [r3, #0]
    b0b6:	28ff      	cmp	r0, #255	; 0xff
    b0b8:	d102      	bne.n	b0c0 <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    b0ba:	2001      	movs	r0, #1
    b0bc:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    b0be:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    b0c0:	b2c0      	uxtb	r0, r0
    b0c2:	4b02      	ldr	r3, [pc, #8]	; (b0cc <SwTimerNextExpiryDuration+0x1c>)
    b0c4:	4798      	blx	r3
    b0c6:	e7fa      	b.n	b0be <SwTimerNextExpiryDuration+0xe>
    b0c8:	20000fd0 	.word	0x20000fd0
    b0cc:	0000b061 	.word	0x0000b061

0000b0d0 <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    b0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b0d2:	46de      	mov	lr, fp
    b0d4:	4657      	mov	r7, sl
    b0d6:	464e      	mov	r6, r9
    b0d8:	4645      	mov	r5, r8
    b0da:	b5e0      	push	{r5, r6, r7, lr}
    b0dc:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    b0de:	4b2f      	ldr	r3, [pc, #188]	; (b19c <SwTimersExecute+0xcc>)
    b0e0:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    b0e2:	4b2f      	ldr	r3, [pc, #188]	; (b1a0 <SwTimersExecute+0xd0>)
    b0e4:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    b0e6:	4b2f      	ldr	r3, [pc, #188]	; (b1a4 <SwTimersExecute+0xd4>)
    b0e8:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    b0ea:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b0ee:	4253      	negs	r3, r2
    b0f0:	4153      	adcs	r3, r2
    b0f2:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    b0f4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    b0f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    b0fa:	2200      	movs	r2, #0
    b0fc:	4b2a      	ldr	r3, [pc, #168]	; (b1a8 <SwTimersExecute+0xd8>)
    b0fe:	701a      	strb	r2, [r3, #0]
	return flags;
    b100:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    b102:	4b2a      	ldr	r3, [pc, #168]	; (b1ac <SwTimersExecute+0xdc>)
    b104:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    b106:	23ff      	movs	r3, #255	; 0xff
    b108:	4223      	tst	r3, r4
    b10a:	d005      	beq.n	b118 <SwTimersExecute+0x48>
		cpu_irq_enable();
    b10c:	2201      	movs	r2, #1
    b10e:	4b26      	ldr	r3, [pc, #152]	; (b1a8 <SwTimersExecute+0xd8>)
    b110:	701a      	strb	r2, [r3, #0]
    b112:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b116:	b662      	cpsie	i
	cpu_irq_disable();
    b118:	4b23      	ldr	r3, [pc, #140]	; (b1a8 <SwTimersExecute+0xd8>)
    b11a:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    b11c:	4c24      	ldr	r4, [pc, #144]	; (b1b0 <SwTimersExecute+0xe0>)
    b11e:	4b25      	ldr	r3, [pc, #148]	; (b1b4 <SwTimersExecute+0xe4>)
    b120:	4699      	mov	r9, r3
    b122:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    b124:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    b126:	4b24      	ldr	r3, [pc, #144]	; (b1b8 <SwTimersExecute+0xe8>)
    b128:	4698      	mov	r8, r3
		cpu_irq_enable();
    b12a:	4b1f      	ldr	r3, [pc, #124]	; (b1a8 <SwTimersExecute+0xd8>)
    b12c:	469c      	mov	ip, r3
    b12e:	e004      	b.n	b13a <SwTimersExecute+0x6a>
    b130:	4643      	mov	r3, r8
    b132:	6018      	str	r0, [r3, #0]
    b134:	e01e      	b.n	b174 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    b136:	2e00      	cmp	r6, #0
    b138:	d125      	bne.n	b186 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    b13a:	4b1d      	ldr	r3, [pc, #116]	; (b1b0 <SwTimersExecute+0xe0>)
    b13c:	681b      	ldr	r3, [r3, #0]
    b13e:	2bff      	cmp	r3, #255	; 0xff
    b140:	d024      	beq.n	b18c <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    b142:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b146:	424b      	negs	r3, r1
    b148:	414b      	adcs	r3, r1
    b14a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    b14c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    b14e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    b152:	4653      	mov	r3, sl
    b154:	701a      	strb	r2, [r3, #0]
	return flags;
    b156:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    b158:	6823      	ldr	r3, [r4, #0]
    b15a:	011b      	lsls	r3, r3, #4
    b15c:	444b      	add	r3, r9
    b15e:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    b160:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    b162:	689d      	ldr	r5, [r3, #8]
    b164:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    b166:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    b168:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    b16a:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    b16c:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    b16e:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    b170:	29ff      	cmp	r1, #255	; 0xff
    b172:	d0dd      	beq.n	b130 <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    b174:	4238      	tst	r0, r7
    b176:	d0de      	beq.n	b136 <SwTimersExecute+0x66>
		cpu_irq_enable();
    b178:	2301      	movs	r3, #1
    b17a:	4661      	mov	r1, ip
    b17c:	700b      	strb	r3, [r1, #0]
    b17e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b182:	b662      	cpsie	i
    b184:	e7d7      	b.n	b136 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    b186:	4658      	mov	r0, fp
    b188:	47b0      	blx	r6
    b18a:	e7ca      	b.n	b122 <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    b18c:	b003      	add	sp, #12
    b18e:	bc3c      	pop	{r2, r3, r4, r5}
    b190:	4690      	mov	r8, r2
    b192:	4699      	mov	r9, r3
    b194:	46a2      	mov	sl, r4
    b196:	46ab      	mov	fp, r5
    b198:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b19a:	46c0      	nop			; (mov r8, r8)
    b19c:	2000181c 	.word	0x2000181c
    b1a0:	20001818 	.word	0x20001818
    b1a4:	0000bb29 	.word	0x0000bb29
    b1a8:	20000040 	.word	0x20000040
    b1ac:	0000ad31 	.word	0x0000ad31
    b1b0:	20000fc8 	.word	0x20000fc8
    b1b4:	20001688 	.word	0x20001688
    b1b8:	20000fcc 	.word	0x20000fcc

0000b1bc <TIMER_TaskHandler>:
{
    b1bc:	b510      	push	{r4, lr}
    SwTimersExecute();
    b1be:	4b02      	ldr	r3, [pc, #8]	; (b1c8 <TIMER_TaskHandler+0xc>)
    b1c0:	4798      	blx	r3
}
    b1c2:	2000      	movs	r0, #0
    b1c4:	bd10      	pop	{r4, pc}
    b1c6:	46c0      	nop			; (mov r8, r8)
    b1c8:	0000b0d1 	.word	0x0000b0d1

0000b1cc <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    b1cc:	b570      	push	{r4, r5, r6, lr}
    b1ce:	b082      	sub	sp, #8
    b1d0:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    b1d2:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    b1d4:	2c18      	cmp	r4, #24
    b1d6:	d901      	bls.n	b1dc <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    b1d8:	b002      	add	sp, #8
    b1da:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    b1dc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b1e0:	425a      	negs	r2, r3
    b1e2:	4153      	adcs	r3, r2
    b1e4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    b1e6:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    b1e8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    b1ec:	2200      	movs	r2, #0
    b1ee:	4b47      	ldr	r3, [pc, #284]	; (b30c <SwTimerStop+0x140>)
    b1f0:	701a      	strb	r2, [r3, #0]
	return flags;
    b1f2:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    b1f4:	4b46      	ldr	r3, [pc, #280]	; (b310 <SwTimerStop+0x144>)
    b1f6:	4798      	blx	r3
    if (runningTimers > 0)
    b1f8:	4b46      	ldr	r3, [pc, #280]	; (b314 <SwTimerStop+0x148>)
    b1fa:	781b      	ldrb	r3, [r3, #0]
    b1fc:	2b00      	cmp	r3, #0
    b1fe:	d040      	beq.n	b282 <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    b200:	4b44      	ldr	r3, [pc, #272]	; (b314 <SwTimerStop+0x148>)
    b202:	781b      	ldrb	r3, [r3, #0]
    b204:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    b206:	4a44      	ldr	r2, [pc, #272]	; (b318 <SwTimerStop+0x14c>)
    b208:	6816      	ldr	r6, [r2, #0]
    b20a:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    b20c:	2b00      	cmp	r3, #0
    b20e:	d038      	beq.n	b282 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    b210:	428c      	cmp	r4, r1
    b212:	d00b      	beq.n	b22c <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    b214:	4841      	ldr	r0, [pc, #260]	; (b31c <SwTimerStop+0x150>)
    b216:	010a      	lsls	r2, r1, #4
    b218:	1882      	adds	r2, r0, r2
    b21a:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    b21c:	3b01      	subs	r3, #1
    b21e:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    b220:	2b00      	cmp	r3, #0
    b222:	d02e      	beq.n	b282 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    b224:	4294      	cmp	r4, r2
    b226:	d001      	beq.n	b22c <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    b228:	0011      	movs	r1, r2
    b22a:	e7f4      	b.n	b216 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    b22c:	42a6      	cmp	r6, r4
    b22e:	d01d      	beq.n	b26c <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    b230:	4b3a      	ldr	r3, [pc, #232]	; (b31c <SwTimerStop+0x150>)
    b232:	0122      	lsls	r2, r4, #4
    b234:	189a      	adds	r2, r3, r2
    b236:	7b12      	ldrb	r2, [r2, #12]
    b238:	0109      	lsls	r1, r1, #4
    b23a:	1859      	adds	r1, r3, r1
    b23c:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    b23e:	0122      	lsls	r2, r4, #4
    b240:	4b36      	ldr	r3, [pc, #216]	; (b31c <SwTimerStop+0x150>)
    b242:	189b      	adds	r3, r3, r2
    b244:	22ff      	movs	r2, #255	; 0xff
    b246:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    b248:	4a32      	ldr	r2, [pc, #200]	; (b314 <SwTimerStop+0x148>)
    b24a:	7813      	ldrb	r3, [r2, #0]
    b24c:	3b01      	subs	r3, #1
    b24e:	b2db      	uxtb	r3, r3
    b250:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    b252:	0124      	lsls	r4, r4, #4
    b254:	4b31      	ldr	r3, [pc, #196]	; (b31c <SwTimerStop+0x150>)
    b256:	191c      	adds	r4, r3, r4
    b258:	2300      	movs	r3, #0
    b25a:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    b25c:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    b25e:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    b260:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    b262:	2008      	movs	r0, #8
    b264:	422b      	tst	r3, r5
    b266:	d0b7      	beq.n	b1d8 <SwTimerStop+0xc>
    b268:	2301      	movs	r3, #1
    b26a:	e040      	b.n	b2ee <SwTimerStop+0x122>
                    common_tc_compare_stop();
    b26c:	4b2c      	ldr	r3, [pc, #176]	; (b320 <SwTimerStop+0x154>)
    b26e:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    b270:	0122      	lsls	r2, r4, #4
    b272:	4b2a      	ldr	r3, [pc, #168]	; (b31c <SwTimerStop+0x150>)
    b274:	189b      	adds	r3, r3, r2
    b276:	7b18      	ldrb	r0, [r3, #12]
    b278:	4b27      	ldr	r3, [pc, #156]	; (b318 <SwTimerStop+0x14c>)
    b27a:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    b27c:	4b29      	ldr	r3, [pc, #164]	; (b324 <SwTimerStop+0x158>)
    b27e:	4798      	blx	r3
    b280:	e7dd      	b.n	b23e <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    b282:	4b29      	ldr	r3, [pc, #164]	; (b328 <SwTimerStop+0x15c>)
    b284:	6818      	ldr	r0, [r3, #0]
    b286:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    b288:	2aff      	cmp	r2, #255	; 0xff
    b28a:	d02c      	beq.n	b2e6 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    b28c:	4294      	cmp	r4, r2
    b28e:	d009      	beq.n	b2a4 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    b290:	4922      	ldr	r1, [pc, #136]	; (b31c <SwTimerStop+0x150>)
    b292:	0113      	lsls	r3, r2, #4
    b294:	18cb      	adds	r3, r1, r3
    b296:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    b298:	2bff      	cmp	r3, #255	; 0xff
    b29a:	d024      	beq.n	b2e6 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    b29c:	429c      	cmp	r4, r3
    b29e:	d001      	beq.n	b2a4 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    b2a0:	001a      	movs	r2, r3
    b2a2:	e7f6      	b.n	b292 <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    b2a4:	42a0      	cmp	r0, r4
    b2a6:	d00d      	beq.n	b2c4 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    b2a8:	4b1c      	ldr	r3, [pc, #112]	; (b31c <SwTimerStop+0x150>)
    b2aa:	0121      	lsls	r1, r4, #4
    b2ac:	1859      	adds	r1, r3, r1
    b2ae:	7b09      	ldrb	r1, [r1, #12]
    b2b0:	0110      	lsls	r0, r2, #4
    b2b2:	181b      	adds	r3, r3, r0
    b2b4:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    b2b6:	4b1d      	ldr	r3, [pc, #116]	; (b32c <SwTimerStop+0x160>)
    b2b8:	681b      	ldr	r3, [r3, #0]
    b2ba:	429c      	cmp	r4, r3
    b2bc:	d1c9      	bne.n	b252 <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    b2be:	4b1b      	ldr	r3, [pc, #108]	; (b32c <SwTimerStop+0x160>)
    b2c0:	601a      	str	r2, [r3, #0]
    b2c2:	e7c6      	b.n	b252 <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    b2c4:	4b19      	ldr	r3, [pc, #100]	; (b32c <SwTimerStop+0x160>)
    b2c6:	681b      	ldr	r3, [r3, #0]
    b2c8:	4298      	cmp	r0, r3
    b2ca:	d006      	beq.n	b2da <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    b2cc:	0100      	lsls	r0, r0, #4
    b2ce:	4b13      	ldr	r3, [pc, #76]	; (b31c <SwTimerStop+0x150>)
    b2d0:	1818      	adds	r0, r3, r0
    b2d2:	7b02      	ldrb	r2, [r0, #12]
    b2d4:	4b14      	ldr	r3, [pc, #80]	; (b328 <SwTimerStop+0x15c>)
    b2d6:	601a      	str	r2, [r3, #0]
    b2d8:	e7bb      	b.n	b252 <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    b2da:	23ff      	movs	r3, #255	; 0xff
    b2dc:	4a13      	ldr	r2, [pc, #76]	; (b32c <SwTimerStop+0x160>)
    b2de:	6013      	str	r3, [r2, #0]
    b2e0:	4a11      	ldr	r2, [pc, #68]	; (b328 <SwTimerStop+0x15c>)
    b2e2:	6013      	str	r3, [r2, #0]
    b2e4:	e7b5      	b.n	b252 <SwTimerStop+0x86>
    b2e6:	23ff      	movs	r3, #255	; 0xff
    b2e8:	422b      	tst	r3, r5
    b2ea:	d00a      	beq.n	b302 <SwTimerStop+0x136>
    b2ec:	2300      	movs	r3, #0
		cpu_irq_enable();
    b2ee:	2101      	movs	r1, #1
    b2f0:	4a06      	ldr	r2, [pc, #24]	; (b30c <SwTimerStop+0x140>)
    b2f2:	7011      	strb	r1, [r2, #0]
    b2f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b2f8:	b662      	cpsie	i
    if (timerStopReqStatus)
    b2fa:	2b00      	cmp	r3, #0
    b2fc:	d103      	bne.n	b306 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    b2fe:	2015      	movs	r0, #21
    b300:	e76a      	b.n	b1d8 <SwTimerStop+0xc>
    b302:	2015      	movs	r0, #21
    b304:	e768      	b.n	b1d8 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    b306:	2008      	movs	r0, #8
    b308:	e766      	b.n	b1d8 <SwTimerStop+0xc>
    b30a:	46c0      	nop			; (mov r8, r8)
    b30c:	20000040 	.word	0x20000040
    b310:	0000ad31 	.word	0x0000ad31
    b314:	20000fd4 	.word	0x20000fd4
    b318:	20000fd0 	.word	0x20000fd0
    b31c:	20001688 	.word	0x20001688
    b320:	0000bb75 	.word	0x0000bb75
    b324:	0000ac99 	.word	0x0000ac99
    b328:	20000fc8 	.word	0x20000fc8
    b32c:	20000fcc 	.word	0x20000fcc

0000b330 <SwTimerRunRemainingTime>:
{
    b330:	b5f0      	push	{r4, r5, r6, r7, lr}
    b332:	b083      	sub	sp, #12
    b334:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    b336:	4b0b      	ldr	r3, [pc, #44]	; (b364 <SwTimerRunRemainingTime+0x34>)
    b338:	681c      	ldr	r4, [r3, #0]
    b33a:	0122      	lsls	r2, r4, #4
    b33c:	4b0a      	ldr	r3, [pc, #40]	; (b368 <SwTimerRunRemainingTime+0x38>)
    b33e:	189b      	adds	r3, r3, r2
    b340:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    b342:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    b344:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    b346:	0020      	movs	r0, r4
    b348:	4b08      	ldr	r3, [pc, #32]	; (b36c <SwTimerRunRemainingTime+0x3c>)
    b34a:	4798      	blx	r3
    b34c:	2808      	cmp	r0, #8
    b34e:	d001      	beq.n	b354 <SwTimerRunRemainingTime+0x24>
}
    b350:	b003      	add	sp, #12
    b352:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    b354:	9700      	str	r7, [sp, #0]
    b356:	0033      	movs	r3, r6
    b358:	2200      	movs	r2, #0
    b35a:	0029      	movs	r1, r5
    b35c:	0020      	movs	r0, r4
    b35e:	4c04      	ldr	r4, [pc, #16]	; (b370 <SwTimerRunRemainingTime+0x40>)
    b360:	47a0      	blx	r4
}
    b362:	e7f5      	b.n	b350 <SwTimerRunRemainingTime+0x20>
    b364:	20000fd0 	.word	0x20000fd0
    b368:	20001688 	.word	0x20001688
    b36c:	0000b1cd 	.word	0x0000b1cd
    b370:	0000aeb5 	.word	0x0000aeb5

0000b374 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    b374:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    b376:	4b07      	ldr	r3, [pc, #28]	; (b394 <SystemTimerSuspend+0x20>)
    b378:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    b37a:	4b07      	ldr	r3, [pc, #28]	; (b398 <SystemTimerSuspend+0x24>)
    b37c:	881d      	ldrh	r5, [r3, #0]
    b37e:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    b380:	4b06      	ldr	r3, [pc, #24]	; (b39c <SystemTimerSuspend+0x28>)
    b382:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    b384:	4b06      	ldr	r3, [pc, #24]	; (b3a0 <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    b386:	4328      	orrs	r0, r5
    b388:	6018      	str	r0, [r3, #0]
    b38a:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    b38c:	4b05      	ldr	r3, [pc, #20]	; (b3a4 <SystemTimerSuspend+0x30>)
    b38e:	4798      	blx	r3
}
    b390:	bd70      	pop	{r4, r5, r6, pc}
    b392:	46c0      	nop			; (mov r8, r8)
    b394:	2000181c 	.word	0x2000181c
    b398:	20001818 	.word	0x20001818
    b39c:	0000bb29 	.word	0x0000bb29
    b3a0:	20000fd8 	.word	0x20000fd8
    b3a4:	0000bbb5 	.word	0x0000bbb5

0000b3a8 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    b3a8:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    b3aa:	4b22      	ldr	r3, [pc, #136]	; (b434 <SystemTimerSync+0x8c>)
    b3ac:	681c      	ldr	r4, [r3, #0]
    b3ae:	685d      	ldr	r5, [r3, #4]
    b3b0:	1900      	adds	r0, r0, r4
    b3b2:	4169      	adcs	r1, r5
    b3b4:	6018      	str	r0, [r3, #0]
    b3b6:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    b3b8:	4b1f      	ldr	r3, [pc, #124]	; (b438 <SystemTimerSync+0x90>)
    b3ba:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    b3bc:	0c02      	lsrs	r2, r0, #16
    b3be:	4b1f      	ldr	r3, [pc, #124]	; (b43c <SystemTimerSync+0x94>)
    b3c0:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    b3c2:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    b3c4:	4b1e      	ldr	r3, [pc, #120]	; (b440 <SystemTimerSync+0x98>)
    b3c6:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    b3c8:	4a1e      	ldr	r2, [pc, #120]	; (b444 <SystemTimerSync+0x9c>)
    b3ca:	7812      	ldrb	r2, [r2, #0]
    b3cc:	2a00      	cmp	r2, #0
    b3ce:	d012      	beq.n	b3f6 <SystemTimerSync+0x4e>
    b3d0:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    b3d2:	4c1d      	ldr	r4, [pc, #116]	; (b448 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    b3d4:	4d1b      	ldr	r5, [pc, #108]	; (b444 <SystemTimerSync+0x9c>)
    b3d6:	e005      	b.n	b3e4 <SystemTimerSync+0x3c>
    b3d8:	3201      	adds	r2, #1
    b3da:	b2d2      	uxtb	r2, r2
    b3dc:	7829      	ldrb	r1, [r5, #0]
    b3de:	b2c9      	uxtb	r1, r1
    b3e0:	4291      	cmp	r1, r2
    b3e2:	d908      	bls.n	b3f6 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    b3e4:	2bff      	cmp	r3, #255	; 0xff
    b3e6:	d0f7      	beq.n	b3d8 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    b3e8:	011b      	lsls	r3, r3, #4
    b3ea:	5919      	ldr	r1, [r3, r4]
    b3ec:	1a09      	subs	r1, r1, r0
    b3ee:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    b3f0:	18e3      	adds	r3, r4, r3
    b3f2:	7b1b      	ldrb	r3, [r3, #12]
    b3f4:	e7f0      	b.n	b3d8 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    b3f6:	4b15      	ldr	r3, [pc, #84]	; (b44c <SystemTimerSync+0xa4>)
    b3f8:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    b3fa:	4815      	ldr	r0, [pc, #84]	; (b450 <SystemTimerSync+0xa8>)
    b3fc:	4b15      	ldr	r3, [pc, #84]	; (b454 <SystemTimerSync+0xac>)
    b3fe:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    b400:	4815      	ldr	r0, [pc, #84]	; (b458 <SystemTimerSync+0xb0>)
    b402:	4b16      	ldr	r3, [pc, #88]	; (b45c <SystemTimerSync+0xb4>)
    b404:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    b406:	4b0f      	ldr	r3, [pc, #60]	; (b444 <SystemTimerSync+0x9c>)
    b408:	781b      	ldrb	r3, [r3, #0]
    b40a:	2b00      	cmp	r3, #0
    b40c:	d009      	beq.n	b422 <SystemTimerSync+0x7a>
    b40e:	4b0c      	ldr	r3, [pc, #48]	; (b440 <SystemTimerSync+0x98>)
    b410:	681b      	ldr	r3, [r3, #0]
    b412:	2bff      	cmp	r3, #255	; 0xff
    b414:	d005      	beq.n	b422 <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    b416:	4b12      	ldr	r3, [pc, #72]	; (b460 <SystemTimerSync+0xb8>)
    b418:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    b41a:	28fe      	cmp	r0, #254	; 0xfe
    b41c:	d902      	bls.n	b424 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    b41e:	4b11      	ldr	r3, [pc, #68]	; (b464 <SystemTimerSync+0xbc>)
    b420:	4798      	blx	r3
        }
    }
}
    b422:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    b424:	2201      	movs	r2, #1
    b426:	4b10      	ldr	r3, [pc, #64]	; (b468 <SystemTimerSync+0xc0>)
    b428:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    b42a:	2001      	movs	r0, #1
    b42c:	4b0f      	ldr	r3, [pc, #60]	; (b46c <SystemTimerSync+0xc4>)
    b42e:	4798      	blx	r3
    b430:	e7f7      	b.n	b422 <SystemTimerSync+0x7a>
    b432:	46c0      	nop			; (mov r8, r8)
    b434:	20000fd8 	.word	0x20000fd8
    b438:	2000181c 	.word	0x2000181c
    b43c:	20001818 	.word	0x20001818
    b440:	20000fd0 	.word	0x20000fd0
    b444:	20000fd4 	.word	0x20000fd4
    b448:	20001688 	.word	0x20001688
    b44c:	0000bc3d 	.word	0x0000bc3d
    b450:	0000abe1 	.word	0x0000abe1
    b454:	0000bcc1 	.word	0x0000bcc1
    b458:	0000abb9 	.word	0x0000abb9
    b45c:	0000bccd 	.word	0x0000bccd
    b460:	0000b0b1 	.word	0x0000b0b1
    b464:	0000b331 	.word	0x0000b331
    b468:	2000181a 	.word	0x2000181a
    b46c:	0000b549 	.word	0x0000b549

0000b470 <SwTimerTimestampCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerTimestampCreate(uint8_t *timestampId)
{
    b470:	b510      	push	{r4, lr}
    b472:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimestampId < TOTAL_NUMBER_SW_TIMESTAMPS)
    b474:	4b08      	ldr	r3, [pc, #32]	; (b498 <SwTimerTimestampCreate+0x28>)
    b476:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_SW_TIMESTAMPS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerTimestampCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMESTAMPID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    b478:	2014      	movs	r0, #20
    if (allocatedTimestampId < TOTAL_NUMBER_SW_TIMESTAMPS)
    b47a:	2b01      	cmp	r3, #1
    b47c:	d900      	bls.n	b480 <SwTimerTimestampCreate+0x10>
    }

    return retVal;
}
    b47e:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    b480:	4b06      	ldr	r3, [pc, #24]	; (b49c <SwTimerTimestampCreate+0x2c>)
    b482:	4798      	blx	r3
        *timestampId = allocatedTimestampId;
    b484:	4a04      	ldr	r2, [pc, #16]	; (b498 <SwTimerTimestampCreate+0x28>)
    b486:	7813      	ldrb	r3, [r2, #0]
    b488:	7023      	strb	r3, [r4, #0]
        allocatedTimestampId++;
    b48a:	3301      	adds	r3, #1
    b48c:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    b48e:	4b04      	ldr	r3, [pc, #16]	; (b4a0 <SwTimerTimestampCreate+0x30>)
    b490:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    b492:	2008      	movs	r0, #8
    b494:	e7f3      	b.n	b47e <SwTimerTimestampCreate+0xe>
    b496:	46c0      	nop			; (mov r8, r8)
    b498:	20000fc5 	.word	0x20000fc5
    b49c:	00004565 	.word	0x00004565
    b4a0:	00004571 	.word	0x00004571

0000b4a4 <SwTimerReadTimestamp>:
\param[in] index Index of the system timestamp
\param[out] *timestamp Pointer-to-timestamp to be read from the given index
******************************************************************************/
void SwTimerReadTimestamp(uint8_t index, SwTimestamp_t *timestamp)
{
	*timestamp = swTimestamp[index];
    b4a4:	00c3      	lsls	r3, r0, #3
    b4a6:	4803      	ldr	r0, [pc, #12]	; (b4b4 <SwTimerReadTimestamp+0x10>)
    b4a8:	18c0      	adds	r0, r0, r3
    b4aa:	6802      	ldr	r2, [r0, #0]
    b4ac:	6843      	ldr	r3, [r0, #4]
    b4ae:	600a      	str	r2, [r1, #0]
    b4b0:	604b      	str	r3, [r1, #4]
}
    b4b2:	4770      	bx	lr
    b4b4:	20001678 	.word	0x20001678

0000b4b8 <SwTimerWriteTimestamp>:
\param[in] index Index of the system timestamp
\param[in] *timestamp Pointer-to-timestamp to be stored in the given index
******************************************************************************/
void SwTimerWriteTimestamp(uint8_t index, SwTimestamp_t *timestamp)
{
    swTimestamp[index] = *timestamp;
    b4b8:	680a      	ldr	r2, [r1, #0]
    b4ba:	684b      	ldr	r3, [r1, #4]
    b4bc:	00c1      	lsls	r1, r0, #3
    b4be:	4802      	ldr	r0, [pc, #8]	; (b4c8 <SwTimerWriteTimestamp+0x10>)
    b4c0:	1840      	adds	r0, r0, r1
    b4c2:	6002      	str	r2, [r0, #0]
    b4c4:	6043      	str	r3, [r0, #4]
}
    b4c6:	4770      	bx	lr
    b4c8:	20001678 	.word	0x20001678

0000b4cc <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    b4cc:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    b4ce:	2010      	movs	r0, #16
    b4d0:	4b01      	ldr	r3, [pc, #4]	; (b4d8 <Stack_Init+0xc>)
    b4d2:	4798      	blx	r3
}
    b4d4:	bd10      	pop	{r4, pc}
    b4d6:	46c0      	nop			; (mov r8, r8)
    b4d8:	0000b549 	.word	0x0000b549

0000b4dc <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    b4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    b4de:	4b16      	ldr	r3, [pc, #88]	; (b538 <SYSTEM_RunTasks+0x5c>)
    b4e0:	881b      	ldrh	r3, [r3, #0]
    b4e2:	b29b      	uxth	r3, r3
    b4e4:	2b1f      	cmp	r3, #31
    b4e6:	d922      	bls.n	b52e <SYSTEM_RunTasks+0x52>
    b4e8:	e7fe      	b.n	b4e8 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    b4ea:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    b4ec:	4b13      	ldr	r3, [pc, #76]	; (b53c <SYSTEM_RunTasks+0x60>)
    b4ee:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    b4f0:	4911      	ldr	r1, [pc, #68]	; (b538 <SYSTEM_RunTasks+0x5c>)
    b4f2:	880b      	ldrh	r3, [r1, #0]
    b4f4:	2201      	movs	r2, #1
    b4f6:	40aa      	lsls	r2, r5
    b4f8:	4393      	bics	r3, r2
    b4fa:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    b4fc:	4b10      	ldr	r3, [pc, #64]	; (b540 <SYSTEM_RunTasks+0x64>)
    b4fe:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    b500:	00ad      	lsls	r5, r5, #2
    b502:	4b10      	ldr	r3, [pc, #64]	; (b544 <SYSTEM_RunTasks+0x68>)
    b504:	58eb      	ldr	r3, [r5, r3]
    b506:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    b508:	2101      	movs	r1, #1
        while (sysTaskFlag)
    b50a:	883b      	ldrh	r3, [r7, #0]
    b50c:	b29b      	uxth	r3, r3
    b50e:	2b00      	cmp	r3, #0
    b510:	d011      	beq.n	b536 <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    b512:	8823      	ldrh	r3, [r4, #0]
    b514:	420b      	tst	r3, r1
    b516:	d1e8      	bne.n	b4ea <SYSTEM_RunTasks+0xe>
    b518:	2201      	movs	r2, #1
    b51a:	8833      	ldrh	r3, [r6, #0]
    b51c:	b29b      	uxth	r3, r3
    b51e:	0015      	movs	r5, r2
    b520:	4113      	asrs	r3, r2
    b522:	4219      	tst	r1, r3
    b524:	d1e2      	bne.n	b4ec <SYSTEM_RunTasks+0x10>
    b526:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    b528:	2a05      	cmp	r2, #5
    b52a:	d1f6      	bne.n	b51a <SYSTEM_RunTasks+0x3e>
    b52c:	e7ed      	b.n	b50a <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    b52e:	4f02      	ldr	r7, [pc, #8]	; (b538 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    b530:	003c      	movs	r4, r7
    b532:	003e      	movs	r6, r7
    b534:	e7e8      	b.n	b508 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    b536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b538:	20000fe0 	.word	0x20000fe0
    b53c:	00004565 	.word	0x00004565
    b540:	00004571 	.word	0x00004571
    b544:	0001cbfc 	.word	0x0001cbfc

0000b548 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    b548:	b510      	push	{r4, lr}
    b54a:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    b54c:	4b04      	ldr	r3, [pc, #16]	; (b560 <SYSTEM_PostTask+0x18>)
    b54e:	4798      	blx	r3
    sysTaskFlag |= task;
    b550:	4b04      	ldr	r3, [pc, #16]	; (b564 <SYSTEM_PostTask+0x1c>)
    b552:	8818      	ldrh	r0, [r3, #0]
    b554:	4320      	orrs	r0, r4
    b556:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    b558:	4b03      	ldr	r3, [pc, #12]	; (b568 <SYSTEM_PostTask+0x20>)
    b55a:	4798      	blx	r3
}
    b55c:	bd10      	pop	{r4, pc}
    b55e:	46c0      	nop			; (mov r8, r8)
    b560:	00004565 	.word	0x00004565
    b564:	20000fe0 	.word	0x20000fe0
    b568:	00004571 	.word	0x00004571

0000b56c <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    b56c:	4b03      	ldr	r3, [pc, #12]	; (b57c <SYSTEM_ReadyToSleep+0x10>)
    b56e:	8818      	ldrh	r0, [r3, #0]
    b570:	b280      	uxth	r0, r0
    b572:	4243      	negs	r3, r0
    b574:	4158      	adcs	r0, r3
    b576:	b2c0      	uxtb	r0, r0
}
    b578:	4770      	bx	lr
    b57a:	46c0      	nop			; (mov r8, r8)
    b57c:	20000fe0 	.word	0x20000fe0

0000b580 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    b580:	b5f0      	push	{r4, r5, r6, r7, lr}
    b582:	46d6      	mov	lr, sl
    b584:	464f      	mov	r7, r9
    b586:	b580      	push	{r7, lr}
    b588:	b083      	sub	sp, #12
    b58a:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    b58c:	2900      	cmp	r1, #0
    b58e:	d102      	bne.n	b596 <Radio_WriteMode+0x16>
    b590:	1f83      	subs	r3, r0, #6
    b592:	2b01      	cmp	r3, #1
    b594:	d92a      	bls.n	b5ec <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    b596:	2307      	movs	r3, #7
    b598:	4699      	mov	r9, r3
    b59a:	001c      	movs	r4, r3
    b59c:	4004      	ands	r4, r0
    newModulation &= 0x01;
    b59e:	2601      	movs	r6, #1
    b5a0:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    b5a2:	2001      	movs	r0, #1
    b5a4:	4b2b      	ldr	r3, [pc, #172]	; (b654 <Radio_WriteMode+0xd4>)
    b5a6:	4798      	blx	r3
    b5a8:	0005      	movs	r5, r0
    b5aa:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    b5ac:	b243      	sxtb	r3, r0
    b5ae:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    b5b0:	464b      	mov	r3, r9
    b5b2:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    b5b4:	4652      	mov	r2, sl
    b5b6:	0fd2      	lsrs	r2, r2, #31
    b5b8:	4296      	cmp	r6, r2
    b5ba:	d00a      	beq.n	b5d2 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    b5bc:	2b00      	cmp	r3, #0
    b5be:	d11a      	bne.n	b5f6 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    b5c0:	2e00      	cmp	r6, #0
    b5c2:	d11e      	bne.n	b602 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    b5c4:	2778      	movs	r7, #120	; 0x78
    b5c6:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    b5c8:	0039      	movs	r1, r7
    b5ca:	2001      	movs	r0, #1
    b5cc:	4b22      	ldr	r3, [pc, #136]	; (b658 <Radio_WriteMode+0xd8>)
    b5ce:	4798      	blx	r3
    b5d0:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    b5d2:	42a3      	cmp	r3, r4
    b5d4:	d00a      	beq.n	b5ec <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    b5d6:	2c00      	cmp	r4, #0
    b5d8:	d030      	beq.n	b63c <Radio_WriteMode+0xbc>
    b5da:	9b01      	ldr	r3, [sp, #4]
    b5dc:	2b01      	cmp	r3, #1
    b5de:	d016      	beq.n	b60e <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    b5e0:	21f8      	movs	r1, #248	; 0xf8
    b5e2:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    b5e4:	4321      	orrs	r1, r4
    b5e6:	2001      	movs	r0, #1
    b5e8:	4b1b      	ldr	r3, [pc, #108]	; (b658 <Radio_WriteMode+0xd8>)
    b5ea:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    b5ec:	b003      	add	sp, #12
    b5ee:	bc0c      	pop	{r2, r3}
    b5f0:	4691      	mov	r9, r2
    b5f2:	469a      	mov	sl, r3
    b5f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    b5f6:	21f8      	movs	r1, #248	; 0xf8
    b5f8:	4001      	ands	r1, r0
    b5fa:	2001      	movs	r0, #1
    b5fc:	4b16      	ldr	r3, [pc, #88]	; (b658 <Radio_WriteMode+0xd8>)
    b5fe:	4798      	blx	r3
    b600:	e7de      	b.n	b5c0 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    b602:	2778      	movs	r7, #120	; 0x78
    b604:	4653      	mov	r3, sl
    b606:	401f      	ands	r7, r3
    b608:	2180      	movs	r1, #128	; 0x80
    b60a:	430f      	orrs	r7, r1
    b60c:	e7dc      	b.n	b5c8 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    b60e:	2041      	movs	r0, #65	; 0x41
    b610:	4b10      	ldr	r3, [pc, #64]	; (b654 <Radio_WriteMode+0xd4>)
    b612:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    b614:	2e00      	cmp	r6, #0
    b616:	d10e      	bne.n	b636 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    b618:	2130      	movs	r1, #48	; 0x30
    b61a:	4301      	orrs	r1, r0
    b61c:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    b61e:	2041      	movs	r0, #65	; 0x41
    b620:	4d0d      	ldr	r5, [pc, #52]	; (b658 <Radio_WriteMode+0xd8>)
    b622:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    b624:	21f8      	movs	r1, #248	; 0xf8
    b626:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    b628:	4321      	orrs	r1, r4
    b62a:	2001      	movs	r0, #1
    b62c:	47a8      	blx	r5
			   delay_ms(1);
    b62e:	2001      	movs	r0, #1
    b630:	4b0a      	ldr	r3, [pc, #40]	; (b65c <Radio_WriteMode+0xdc>)
    b632:	4798      	blx	r3
    b634:	e7da      	b.n	b5ec <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    b636:	21cf      	movs	r1, #207	; 0xcf
    b638:	4001      	ands	r1, r0
    b63a:	e7f0      	b.n	b61e <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    b63c:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    b63e:	4039      	ands	r1, r7
    b640:	2001      	movs	r0, #1
    b642:	4b05      	ldr	r3, [pc, #20]	; (b658 <Radio_WriteMode+0xd8>)
    b644:	4798      	blx	r3
        if (1 == blocking)
    b646:	9b01      	ldr	r3, [sp, #4]
    b648:	2b01      	cmp	r3, #1
    b64a:	d1cf      	bne.n	b5ec <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    b64c:	2001      	movs	r0, #1
    b64e:	4b04      	ldr	r3, [pc, #16]	; (b660 <Radio_WriteMode+0xe0>)
    b650:	4798      	blx	r3
    b652:	e7cb      	b.n	b5ec <Radio_WriteMode+0x6c>
    b654:	00004315 	.word	0x00004315
    b658:	000042ed 	.word	0x000042ed
    b65c:	00000e2d 	.word	0x00000e2d
    b660:	00004549 	.word	0x00004549

0000b664 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    b664:	b500      	push	{lr}
    b666:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    b668:	2012      	movs	r0, #18
    b66a:	4b0d      	ldr	r3, [pc, #52]	; (b6a0 <RADIO_FHSSChangeChannel+0x3c>)
    b66c:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    b66e:	4b0d      	ldr	r3, [pc, #52]	; (b6a4 <RADIO_FHSSChangeChannel+0x40>)
    b670:	8adb      	ldrh	r3, [r3, #22]
    b672:	2b00      	cmp	r3, #0
    b674:	d007      	beq.n	b686 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    b676:	4b0b      	ldr	r3, [pc, #44]	; (b6a4 <RADIO_FHSSChangeChannel+0x40>)
    b678:	691b      	ldr	r3, [r3, #16]
    b67a:	2b00      	cmp	r3, #0
    b67c:	d003      	beq.n	b686 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    b67e:	4a0a      	ldr	r2, [pc, #40]	; (b6a8 <RADIO_FHSSChangeChannel+0x44>)
    b680:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    b682:	0692      	lsls	r2, r2, #26
    b684:	d405      	bmi.n	b692 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    b686:	2102      	movs	r1, #2
    b688:	2012      	movs	r0, #18
    b68a:	4b08      	ldr	r3, [pc, #32]	; (b6ac <RADIO_FHSSChangeChannel+0x48>)
    b68c:	4798      	blx	r3
}
    b68e:	b003      	add	sp, #12
    b690:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    b692:	a901      	add	r1, sp, #4
    b694:	2020      	movs	r0, #32
    b696:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    b698:	9801      	ldr	r0, [sp, #4]
    b69a:	4b05      	ldr	r3, [pc, #20]	; (b6b0 <RADIO_FHSSChangeChannel+0x4c>)
    b69c:	4798      	blx	r3
    b69e:	e7f2      	b.n	b686 <RADIO_FHSSChangeChannel+0x22>
    b6a0:	00004315 	.word	0x00004315
    b6a4:	20001820 	.word	0x20001820
    b6a8:	20001e5e 	.word	0x20001e5e
    b6ac:	000042ed 	.word	0x000042ed
    b6b0:	00010ca1 	.word	0x00010ca1

0000b6b4 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    b6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    b6b6:	2000      	movs	r0, #0
    b6b8:	4b1a      	ldr	r3, [pc, #104]	; (b724 <RADIO_ReadRandom+0x70>)
    b6ba:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    b6bc:	4b1a      	ldr	r3, [pc, #104]	; (b728 <RADIO_ReadRandom+0x74>)
    b6be:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    b6c0:	2201      	movs	r2, #1
    b6c2:	2101      	movs	r1, #1
    b6c4:	2000      	movs	r0, #0
    b6c6:	4c19      	ldr	r4, [pc, #100]	; (b72c <RADIO_ReadRandom+0x78>)
    b6c8:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    b6ca:	21ff      	movs	r1, #255	; 0xff
    b6cc:	2011      	movs	r0, #17
    b6ce:	4b18      	ldr	r3, [pc, #96]	; (b730 <RADIO_ReadRandom+0x7c>)
    b6d0:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    b6d2:	2201      	movs	r2, #1
    b6d4:	2101      	movs	r1, #1
    b6d6:	2005      	movs	r0, #5
    b6d8:	47a0      	blx	r4
    b6da:	2410      	movs	r4, #16
    retVal = 0;
    b6dc:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    b6de:	4f15      	ldr	r7, [pc, #84]	; (b734 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    b6e0:	4e15      	ldr	r6, [pc, #84]	; (b738 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    b6e2:	2001      	movs	r0, #1
    b6e4:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    b6e6:	202c      	movs	r0, #44	; 0x2c
    b6e8:	47b0      	blx	r6
    b6ea:	2301      	movs	r3, #1
    b6ec:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    b6ee:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    b6f0:	4305      	orrs	r5, r0
    b6f2:	b2ad      	uxth	r5, r5
    b6f4:	3c01      	subs	r4, #1
    b6f6:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    b6f8:	2c00      	cmp	r4, #0
    b6fa:	d1f2      	bne.n	b6e2 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    b6fc:	2000      	movs	r0, #0
    b6fe:	4b0f      	ldr	r3, [pc, #60]	; (b73c <RADIO_ReadRandom+0x88>)
    b700:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    b702:	2201      	movs	r2, #1
    b704:	2101      	movs	r1, #1
    b706:	2000      	movs	r0, #0
    b708:	4b08      	ldr	r3, [pc, #32]	; (b72c <RADIO_ReadRandom+0x78>)
    b70a:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    b70c:	21ff      	movs	r1, #255	; 0xff
    b70e:	2012      	movs	r0, #18
    b710:	4c07      	ldr	r4, [pc, #28]	; (b730 <RADIO_ReadRandom+0x7c>)
    b712:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    b714:	2100      	movs	r1, #0
    b716:	2011      	movs	r0, #17
    b718:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    b71a:	4b09      	ldr	r3, [pc, #36]	; (b740 <RADIO_ReadRandom+0x8c>)
    b71c:	4798      	blx	r3
	
    return retVal;
}
    b71e:	0028      	movs	r0, r5
    b720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b722:	46c0      	nop			; (mov r8, r8)
    b724:	0001155d 	.word	0x0001155d
    b728:	00011a0d 	.word	0x00011a0d
    b72c:	0000b581 	.word	0x0000b581
    b730:	000042ed 	.word	0x000042ed
    b734:	00004549 	.word	0x00004549
    b738:	00004315 	.word	0x00004315
    b73c:	00011685 	.word	0x00011685
    b740:	00011a41 	.word	0x00011a41

0000b744 <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    b744:	b510      	push	{r4, lr}
    b746:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    b748:	2011      	movs	r0, #17
    b74a:	4b04      	ldr	r3, [pc, #16]	; (b75c <Radio_ReadFSKRssi+0x18>)
    b74c:	4798      	blx	r3
    b74e:	0840      	lsrs	r0, r0, #1
    b750:	b2c0      	uxtb	r0, r0
    b752:	4240      	negs	r0, r0
    b754:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    b756:	2000      	movs	r0, #0
    b758:	bd10      	pop	{r4, pc}
    b75a:	46c0      	nop			; (mov r8, r8)
    b75c:	00004315 	.word	0x00004315

0000b760 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    b760:	b510      	push	{r4, lr}
	tmr_cca_callback();
    b762:	4b01      	ldr	r3, [pc, #4]	; (b768 <tc_cca_callback+0x8>)
    b764:	4798      	blx	r3
}
    b766:	bd10      	pop	{r4, pc}
    b768:	0000bca5 	.word	0x0000bca5

0000b76c <tc_ovf_callback>:
{
    b76c:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    b76e:	4b01      	ldr	r3, [pc, #4]	; (b774 <tc_ovf_callback+0x8>)
    b770:	4798      	blx	r3
}
    b772:	bd10      	pop	{r4, pc}
    b774:	0000bc5d 	.word	0x0000bc5d

0000b778 <tmr_read_count>:
{
    b778:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    b77a:	4802      	ldr	r0, [pc, #8]	; (b784 <tmr_read_count+0xc>)
    b77c:	4b02      	ldr	r3, [pc, #8]	; (b788 <tmr_read_count+0x10>)
    b77e:	4798      	blx	r3
    b780:	b280      	uxth	r0, r0
}
    b782:	bd10      	pop	{r4, pc}
    b784:	200018b4 	.word	0x200018b4
    b788:	00003ad5 	.word	0x00003ad5

0000b78c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    b78c:	4b03      	ldr	r3, [pc, #12]	; (b79c <tmr_disable_cc_interrupt+0x10>)
    b78e:	2110      	movs	r1, #16
    b790:	681a      	ldr	r2, [r3, #0]
    b792:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    b794:	7e5a      	ldrb	r2, [r3, #25]
    b796:	438a      	bics	r2, r1
    b798:	765a      	strb	r2, [r3, #25]
}
    b79a:	4770      	bx	lr
    b79c:	200018b4 	.word	0x200018b4

0000b7a0 <tmr_enable_cc_interrupt>:
{
    b7a0:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    b7a2:	4c0b      	ldr	r4, [pc, #44]	; (b7d0 <tmr_enable_cc_interrupt+0x30>)
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    b7a4:	2510      	movs	r5, #16
    b7a6:	6823      	ldr	r3, [r4, #0]
    b7a8:	729d      	strb	r5, [r3, #10]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    b7aa:	0018      	movs	r0, r3
    b7ac:	4b09      	ldr	r3, [pc, #36]	; (b7d4 <tmr_enable_cc_interrupt+0x34>)
    b7ae:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    b7b0:	4b09      	ldr	r3, [pc, #36]	; (b7d8 <tmr_enable_cc_interrupt+0x38>)
    b7b2:	5c1b      	ldrb	r3, [r3, r0]
    b7b4:	221f      	movs	r2, #31
    b7b6:	401a      	ands	r2, r3
    b7b8:	2301      	movs	r3, #1
    b7ba:	4093      	lsls	r3, r2
    b7bc:	4a07      	ldr	r2, [pc, #28]	; (b7dc <tmr_enable_cc_interrupt+0x3c>)
    b7be:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    b7c0:	7e63      	ldrb	r3, [r4, #25]
    b7c2:	2210      	movs	r2, #16
    b7c4:	4313      	orrs	r3, r2
    b7c6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    b7c8:	6823      	ldr	r3, [r4, #0]
    b7ca:	725d      	strb	r5, [r3, #9]
}
    b7cc:	bd70      	pop	{r4, r5, r6, pc}
    b7ce:	46c0      	nop			; (mov r8, r8)
    b7d0:	200018b4 	.word	0x200018b4
    b7d4:	000037a9 	.word	0x000037a9
    b7d8:	0001cc10 	.word	0x0001cc10
    b7dc:	e000e100 	.word	0xe000e100

0000b7e0 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    b7e0:	4b03      	ldr	r3, [pc, #12]	; (b7f0 <tmr_disable_ovf_interrupt+0x10>)
    b7e2:	2101      	movs	r1, #1
    b7e4:	681a      	ldr	r2, [r3, #0]
    b7e6:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    b7e8:	7e5a      	ldrb	r2, [r3, #25]
    b7ea:	438a      	bics	r2, r1
    b7ec:	765a      	strb	r2, [r3, #25]
}
    b7ee:	4770      	bx	lr
    b7f0:	200018b4 	.word	0x200018b4

0000b7f4 <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    b7f4:	4b06      	ldr	r3, [pc, #24]	; (b810 <tmr_stop+0x1c>)
    b7f6:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    b7f8:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    b7fa:	2b00      	cmp	r3, #0
    b7fc:	d1fc      	bne.n	b7f8 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    b7fe:	3333      	adds	r3, #51	; 0x33
    b800:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    b802:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    b804:	6813      	ldr	r3, [r2, #0]
    b806:	2102      	movs	r1, #2
    b808:	438b      	bics	r3, r1
    b80a:	6013      	str	r3, [r2, #0]
}
    b80c:	4770      	bx	lr
    b80e:	46c0      	nop			; (mov r8, r8)
    b810:	200018b4 	.word	0x200018b4

0000b814 <tmr_write_cmpreg>:
{
    b814:	b510      	push	{r4, lr}
    b816:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    b818:	2100      	movs	r1, #0
    b81a:	4802      	ldr	r0, [pc, #8]	; (b824 <tmr_write_cmpreg+0x10>)
    b81c:	4b02      	ldr	r3, [pc, #8]	; (b828 <tmr_write_cmpreg+0x14>)
    b81e:	4798      	blx	r3
}
    b820:	bd10      	pop	{r4, pc}
    b822:	46c0      	nop			; (mov r8, r8)
    b824:	200018b4 	.word	0x200018b4
    b828:	00003b15 	.word	0x00003b15

0000b82c <save_cpu_interrupt>:
{
    b82c:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    b82e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b832:	425a      	negs	r2, r3
    b834:	4153      	adcs	r3, r2
    b836:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    b838:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    b83a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    b83e:	2200      	movs	r2, #0
    b840:	4b02      	ldr	r3, [pc, #8]	; (b84c <save_cpu_interrupt+0x20>)
    b842:	701a      	strb	r2, [r3, #0]
	return flags;
    b844:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    b846:	b2c0      	uxtb	r0, r0
}
    b848:	b002      	add	sp, #8
    b84a:	4770      	bx	lr
    b84c:	20000040 	.word	0x20000040

0000b850 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    b850:	2800      	cmp	r0, #0
    b852:	d005      	beq.n	b860 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    b854:	2201      	movs	r2, #1
    b856:	4b03      	ldr	r3, [pc, #12]	; (b864 <restore_cpu_interrupt+0x14>)
    b858:	701a      	strb	r2, [r3, #0]
    b85a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b85e:	b662      	cpsie	i
}
    b860:	4770      	bx	lr
    b862:	46c0      	nop			; (mov r8, r8)
    b864:	20000040 	.word	0x20000040

0000b868 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    b868:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    b86a:	4a33      	ldr	r2, [pc, #204]	; (b938 <tmr_init+0xd0>)
    b86c:	2100      	movs	r1, #0
    b86e:	2300      	movs	r3, #0
    b870:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    b872:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    b874:	2000      	movs	r0, #0
    b876:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    b878:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    b87a:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    b87c:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    b87e:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    b880:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    b882:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    b884:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    b886:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    b888:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    b88a:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    b88c:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    b88e:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    b890:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    b892:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    b894:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    b896:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    b898:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    b89a:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    b89c:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    b89e:	2334      	movs	r3, #52	; 0x34
    b8a0:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    b8a2:	3b35      	subs	r3, #53	; 0x35
    b8a4:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    b8a6:	4c25      	ldr	r4, [pc, #148]	; (b93c <tmr_init+0xd4>)
    b8a8:	4925      	ldr	r1, [pc, #148]	; (b940 <tmr_init+0xd8>)
    b8aa:	0020      	movs	r0, r4
    b8ac:	4b25      	ldr	r3, [pc, #148]	; (b944 <tmr_init+0xdc>)
    b8ae:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    b8b0:	2200      	movs	r2, #0
    b8b2:	4925      	ldr	r1, [pc, #148]	; (b948 <tmr_init+0xe0>)
    b8b4:	0020      	movs	r0, r4
    b8b6:	4d25      	ldr	r5, [pc, #148]	; (b94c <tmr_init+0xe4>)
    b8b8:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    b8ba:	2202      	movs	r2, #2
    b8bc:	4924      	ldr	r1, [pc, #144]	; (b950 <tmr_init+0xe8>)
    b8be:	0020      	movs	r0, r4
    b8c0:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    b8c2:	6820      	ldr	r0, [r4, #0]
    b8c4:	4b23      	ldr	r3, [pc, #140]	; (b954 <tmr_init+0xec>)
    b8c6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    b8c8:	4b23      	ldr	r3, [pc, #140]	; (b958 <tmr_init+0xf0>)
    b8ca:	5c1a      	ldrb	r2, [r3, r0]
    b8cc:	231f      	movs	r3, #31
    b8ce:	4013      	ands	r3, r2
    b8d0:	2101      	movs	r1, #1
    b8d2:	000a      	movs	r2, r1
    b8d4:	409a      	lsls	r2, r3
    b8d6:	4b21      	ldr	r3, [pc, #132]	; (b95c <tmr_init+0xf4>)
    b8d8:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    b8da:	7e63      	ldrb	r3, [r4, #25]
    b8dc:	2201      	movs	r2, #1
    b8de:	4313      	orrs	r3, r2
    b8e0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    b8e2:	6822      	ldr	r2, [r4, #0]
    b8e4:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    b8e6:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    b8e8:	2b00      	cmp	r3, #0
    b8ea:	d1fc      	bne.n	b8e6 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    b8ec:	6813      	ldr	r3, [r2, #0]
    b8ee:	2102      	movs	r1, #2
    b8f0:	430b      	orrs	r3, r1
    b8f2:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    b8f4:	2000      	movs	r0, #0
    b8f6:	4b1a      	ldr	r3, [pc, #104]	; (b960 <tmr_init+0xf8>)
    b8f8:	4798      	blx	r3
    b8fa:	4d1a      	ldr	r5, [pc, #104]	; (b964 <tmr_init+0xfc>)
    b8fc:	47a8      	blx	r5
    b8fe:	491a      	ldr	r1, [pc, #104]	; (b968 <tmr_init+0x100>)
    b900:	4b1a      	ldr	r3, [pc, #104]	; (b96c <tmr_init+0x104>)
    b902:	4798      	blx	r3
    b904:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    b906:	4b1a      	ldr	r3, [pc, #104]	; (b970 <tmr_init+0x108>)
    b908:	4798      	blx	r3
    b90a:	47a8      	blx	r5
    b90c:	1c01      	adds	r1, r0, #0
    b90e:	1c20      	adds	r0, r4, #0
    b910:	4b18      	ldr	r3, [pc, #96]	; (b974 <tmr_init+0x10c>)
    b912:	4798      	blx	r3
    b914:	21fc      	movs	r1, #252	; 0xfc
    b916:	0589      	lsls	r1, r1, #22
    b918:	4b17      	ldr	r3, [pc, #92]	; (b978 <tmr_init+0x110>)
    b91a:	4798      	blx	r3
    b91c:	2800      	cmp	r0, #0
    b91e:	d005      	beq.n	b92c <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    b920:	21fe      	movs	r1, #254	; 0xfe
    b922:	0589      	lsls	r1, r1, #22
    b924:	1c20      	adds	r0, r4, #0
    b926:	4b15      	ldr	r3, [pc, #84]	; (b97c <tmr_init+0x114>)
    b928:	4798      	blx	r3
    b92a:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    b92c:	1c20      	adds	r0, r4, #0
    b92e:	4b10      	ldr	r3, [pc, #64]	; (b970 <tmr_init+0x108>)
    b930:	4798      	blx	r3
    b932:	b2c0      	uxtb	r0, r0
}
    b934:	bd70      	pop	{r4, r5, r6, pc}
    b936:	46c0      	nop			; (mov r8, r8)
    b938:	2000187c 	.word	0x2000187c
    b93c:	200018b4 	.word	0x200018b4
    b940:	42002000 	.word	0x42002000
    b944:	000037e5 	.word	0x000037e5
    b948:	0000b76d 	.word	0x0000b76d
    b94c:	000036c1 	.word	0x000036c1
    b950:	0000b761 	.word	0x0000b761
    b954:	000037a9 	.word	0x000037a9
    b958:	0001cc10 	.word	0x0001cc10
    b95c:	e000e100 	.word	0xe000e100
    b960:	00003489 	.word	0x00003489
    b964:	0001381d 	.word	0x0001381d
    b968:	49742400 	.word	0x49742400
    b96c:	00012de5 	.word	0x00012de5
    b970:	00012895 	.word	0x00012895
    b974:	00013405 	.word	0x00013405
    b978:	000127ed 	.word	0x000127ed
    b97c:	00012ac1 	.word	0x00012ac1

0000b980 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    b980:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    b982:	2800      	cmp	r0, #0
    b984:	d122      	bne.n	b9cc <nvm_read+0x4c>
    b986:	4814      	ldr	r0, [pc, #80]	; (b9d8 <nvm_read+0x58>)
    b988:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    b98a:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    b98c:	07e4      	lsls	r4, r4, #31
    b98e:	d400      	bmi.n	b992 <nvm_read+0x12>
}
    b990:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    b992:	2420      	movs	r4, #32
    b994:	34ff      	adds	r4, #255	; 0xff
    b996:	4810      	ldr	r0, [pc, #64]	; (b9d8 <nvm_read+0x58>)
    b998:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    b99a:	2b00      	cmp	r3, #0
    b99c:	d019      	beq.n	b9d2 <nvm_read+0x52>
    b99e:	2001      	movs	r0, #1
    b9a0:	4381      	bics	r1, r0
    b9a2:	2000      	movs	r0, #0
    b9a4:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    b9a6:	1e5e      	subs	r6, r3, #1
    b9a8:	e005      	b.n	b9b6 <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    b9aa:	3002      	adds	r0, #2
    b9ac:	b280      	uxth	r0, r0
    b9ae:	0005      	movs	r5, r0
    b9b0:	3102      	adds	r1, #2
    b9b2:	4283      	cmp	r3, r0
    b9b4:	d908      	bls.n	b9c8 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    b9b6:	880c      	ldrh	r4, [r1, #0]
    b9b8:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    b9ba:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    b9bc:	42ae      	cmp	r6, r5
    b9be:	d9f4      	bls.n	b9aa <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    b9c0:	1955      	adds	r5, r2, r5
    b9c2:	0a24      	lsrs	r4, r4, #8
    b9c4:	706c      	strb	r4, [r5, #1]
    b9c6:	e7f0      	b.n	b9aa <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    b9c8:	2000      	movs	r0, #0
    b9ca:	e7e1      	b.n	b990 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    b9cc:	2008      	movs	r0, #8
    b9ce:	4240      	negs	r0, r0
    b9d0:	e7de      	b.n	b990 <nvm_read+0x10>
	return STATUS_OK;
    b9d2:	2000      	movs	r0, #0
    b9d4:	e7dc      	b.n	b990 <nvm_read+0x10>
    b9d6:	46c0      	nop			; (mov r8, r8)
    b9d8:	41004000 	.word	0x41004000

0000b9dc <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    b9dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b9de:	46de      	mov	lr, fp
    b9e0:	4657      	mov	r7, sl
    b9e2:	464e      	mov	r6, r9
    b9e4:	4645      	mov	r5, r8
    b9e6:	b5e0      	push	{r5, r6, r7, lr}
    b9e8:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    b9ea:	2800      	cmp	r0, #0
    b9ec:	d168      	bne.n	bac0 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    b9ee:	b29b      	uxth	r3, r3
    b9f0:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    b9f2:	4688      	mov	r8, r1
	uint32_t row_start_address
    b9f4:	23ff      	movs	r3, #255	; 0xff
    b9f6:	4399      	bics	r1, r3
    b9f8:	9100      	str	r1, [sp, #0]
	while (length) {
    b9fa:	4653      	mov	r3, sl
    b9fc:	2b00      	cmp	r3, #0
    b9fe:	d06b      	beq.n	bad8 <nvm_write+0xfc>
    ba00:	ab04      	add	r3, sp, #16
    ba02:	1a5b      	subs	r3, r3, r1
    ba04:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    ba06:	4e35      	ldr	r6, [pc, #212]	; (badc <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    ba08:	4b35      	ldr	r3, [pc, #212]	; (bae0 <nvm_write+0x104>)
    ba0a:	469b      	mov	fp, r3
    ba0c:	9203      	str	r2, [sp, #12]
    ba0e:	e03a      	b.n	ba86 <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    ba10:	3301      	adds	r3, #1
		for (i = row_start_address;
    ba12:	42bb      	cmp	r3, r7
    ba14:	d20e      	bcs.n	ba34 <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    ba16:	2a00      	cmp	r2, #0
    ba18:	d0fa      	beq.n	ba10 <nvm_write+0x34>
    ba1a:	4299      	cmp	r1, r3
    ba1c:	d1f8      	bne.n	ba10 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    ba1e:	9d03      	ldr	r5, [sp, #12]
    ba20:	7828      	ldrb	r0, [r5, #0]
    ba22:	9c02      	ldr	r4, [sp, #8]
    ba24:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    ba26:	3101      	adds	r1, #1
				length--;
    ba28:	3a01      	subs	r2, #1
    ba2a:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    ba2c:	0028      	movs	r0, r5
    ba2e:	3001      	adds	r0, #1
    ba30:	9003      	str	r0, [sp, #12]
    ba32:	e7ed      	b.n	ba10 <nvm_write+0x34>
    ba34:	4692      	mov	sl, r2
    ba36:	4688      	mov	r8, r1
    ba38:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    ba3a:	4b2a      	ldr	r3, [pc, #168]	; (bae4 <nvm_write+0x108>)
    ba3c:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    ba3e:	9800      	ldr	r0, [sp, #0]
    ba40:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    ba42:	2805      	cmp	r0, #5
    ba44:	d0fb      	beq.n	ba3e <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    ba46:	2800      	cmp	r0, #0
    ba48:	d13d      	bne.n	bac6 <nvm_write+0xea>
    ba4a:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    ba4c:	4f26      	ldr	r7, [pc, #152]	; (bae8 <nvm_write+0x10c>)
    ba4e:	9401      	str	r4, [sp, #4]
    ba50:	9b00      	ldr	r3, [sp, #0]
    ba52:	1aec      	subs	r4, r5, r3
    ba54:	ab04      	add	r3, sp, #16
    ba56:	469c      	mov	ip, r3
    ba58:	4464      	add	r4, ip
    ba5a:	2240      	movs	r2, #64	; 0x40
    ba5c:	0021      	movs	r1, r4
    ba5e:	0028      	movs	r0, r5
    ba60:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    ba62:	2805      	cmp	r0, #5
    ba64:	d0f9      	beq.n	ba5a <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    ba66:	2800      	cmp	r0, #0
    ba68:	d12d      	bne.n	bac6 <nvm_write+0xea>
    ba6a:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    ba6c:	9b01      	ldr	r3, [sp, #4]
    ba6e:	42ab      	cmp	r3, r5
    ba70:	d1ee      	bne.n	ba50 <nvm_write+0x74>
	cpu_irq_leave_critical();
    ba72:	4b1e      	ldr	r3, [pc, #120]	; (baec <nvm_write+0x110>)
    ba74:	4798      	blx	r3
    ba76:	9b02      	ldr	r3, [sp, #8]
    ba78:	3b01      	subs	r3, #1
    ba7a:	3bff      	subs	r3, #255	; 0xff
    ba7c:	9302      	str	r3, [sp, #8]
    ba7e:	9500      	str	r5, [sp, #0]
	while (length) {
    ba80:	4653      	mov	r3, sl
    ba82:	2b00      	cmp	r3, #0
    ba84:	d028      	beq.n	bad8 <nvm_write+0xfc>
    ba86:	9b00      	ldr	r3, [sp, #0]
    ba88:	1c5f      	adds	r7, r3, #1
    ba8a:	37ff      	adds	r7, #255	; 0xff
{
    ba8c:	001c      	movs	r4, r3
    ba8e:	46b9      	mov	r9, r7
    ba90:	001f      	movs	r7, r3
    ba92:	1be5      	subs	r5, r4, r7
    ba94:	ab04      	add	r3, sp, #16
    ba96:	469c      	mov	ip, r3
    ba98:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    ba9a:	2240      	movs	r2, #64	; 0x40
    ba9c:	0029      	movs	r1, r5
    ba9e:	0020      	movs	r0, r4
    baa0:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    baa2:	2805      	cmp	r0, #5
    baa4:	d0f9      	beq.n	ba9a <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    baa6:	2800      	cmp	r0, #0
    baa8:	d10d      	bne.n	bac6 <nvm_write+0xea>
    baaa:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    baac:	454c      	cmp	r4, r9
    baae:	d1f0      	bne.n	ba92 <nvm_write+0xb6>
    bab0:	464f      	mov	r7, r9
		for (i = row_start_address;
    bab2:	9b00      	ldr	r3, [sp, #0]
    bab4:	429f      	cmp	r7, r3
    bab6:	d9c0      	bls.n	ba3a <nvm_write+0x5e>
    bab8:	4652      	mov	r2, sl
    baba:	4641      	mov	r1, r8
    babc:	9401      	str	r4, [sp, #4]
    babe:	e7aa      	b.n	ba16 <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    bac0:	2008      	movs	r0, #8
    bac2:	4240      	negs	r0, r0
    bac4:	e001      	b.n	baca <nvm_write+0xee>
			return ERR_INVALID_ARG;
    bac6:	2008      	movs	r0, #8
    bac8:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    baca:	b045      	add	sp, #276	; 0x114
    bacc:	bc3c      	pop	{r2, r3, r4, r5}
    bace:	4690      	mov	r8, r2
    bad0:	4699      	mov	r9, r3
    bad2:	46a2      	mov	sl, r4
    bad4:	46ab      	mov	fp, r5
    bad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    bad8:	2000      	movs	r0, #0
    bada:	e7f6      	b.n	baca <nvm_write+0xee>
    badc:	00001a2d 	.word	0x00001a2d
    bae0:	00001aad 	.word	0x00001aad
    bae4:	00000e59 	.word	0x00000e59
    bae8:	00001955 	.word	0x00001955
    baec:	00000e99 	.word	0x00000e99

0000baf0 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    baf0:	b500      	push	{lr}
    baf2:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    baf4:	2800      	cmp	r0, #0
    baf6:	d110      	bne.n	bb1a <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    baf8:	2300      	movs	r3, #0
    bafa:	466a      	mov	r2, sp
    bafc:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    bafe:	4a08      	ldr	r2, [pc, #32]	; (bb20 <nvm_init+0x30>)
    bb00:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    bb02:	466a      	mov	r2, sp
    bb04:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    bb06:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    bb08:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    bb0a:	3302      	adds	r3, #2
    bb0c:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    bb0e:	4668      	mov	r0, sp
    bb10:	4b04      	ldr	r3, [pc, #16]	; (bb24 <nvm_init+0x34>)
    bb12:	4798      	blx	r3

		return STATUS_OK;
    bb14:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    bb16:	b003      	add	sp, #12
    bb18:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    bb1a:	2008      	movs	r0, #8
    bb1c:	4240      	negs	r0, r0
    bb1e:	e7fa      	b.n	bb16 <nvm_init+0x26>
    bb20:	41004000 	.word	0x41004000
    bb24:	000017ed 	.word	0x000017ed

0000bb28 <common_tc_read_count>:
    bb28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb2a:	4b0d      	ldr	r3, [pc, #52]	; (bb60 <common_tc_read_count+0x38>)
    bb2c:	4798      	blx	r3
    bb2e:	4b0d      	ldr	r3, [pc, #52]	; (bb64 <common_tc_read_count+0x3c>)
    bb30:	781b      	ldrb	r3, [r3, #0]
    bb32:	2b00      	cmp	r3, #0
    bb34:	d00e      	beq.n	bb54 <common_tc_read_count+0x2c>
    bb36:	4b0c      	ldr	r3, [pc, #48]	; (bb68 <common_tc_read_count+0x40>)
    bb38:	781d      	ldrb	r5, [r3, #0]
    bb3a:	4b0a      	ldr	r3, [pc, #40]	; (bb64 <common_tc_read_count+0x3c>)
    bb3c:	781f      	ldrb	r7, [r3, #0]
    bb3e:	4c0b      	ldr	r4, [pc, #44]	; (bb6c <common_tc_read_count+0x44>)
    bb40:	1c29      	adds	r1, r5, #0
    bb42:	47a0      	blx	r4
    bb44:	1c06      	adds	r6, r0, #0
    bb46:	480a      	ldr	r0, [pc, #40]	; (bb70 <common_tc_read_count+0x48>)
    bb48:	1c29      	adds	r1, r5, #0
    bb4a:	47a0      	blx	r4
    bb4c:	4378      	muls	r0, r7
    bb4e:	1830      	adds	r0, r6, r0
    bb50:	b280      	uxth	r0, r0
    bb52:	e004      	b.n	bb5e <common_tc_read_count+0x36>
    bb54:	4b04      	ldr	r3, [pc, #16]	; (bb68 <common_tc_read_count+0x40>)
    bb56:	7819      	ldrb	r1, [r3, #0]
    bb58:	4b04      	ldr	r3, [pc, #16]	; (bb6c <common_tc_read_count+0x44>)
    bb5a:	4798      	blx	r3
    bb5c:	b280      	uxth	r0, r0
    bb5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb60:	0000b779 	.word	0x0000b779
    bb64:	20000fe4 	.word	0x20000fe4
    bb68:	200018d0 	.word	0x200018d0
    bb6c:	00012539 	.word	0x00012539
    bb70:	0000ffff 	.word	0x0000ffff

0000bb74 <common_tc_compare_stop>:
    bb74:	b508      	push	{r3, lr}
    bb76:	4b05      	ldr	r3, [pc, #20]	; (bb8c <common_tc_compare_stop+0x18>)
    bb78:	4798      	blx	r3
    bb7a:	4b05      	ldr	r3, [pc, #20]	; (bb90 <common_tc_compare_stop+0x1c>)
    bb7c:	4798      	blx	r3
    bb7e:	4b05      	ldr	r3, [pc, #20]	; (bb94 <common_tc_compare_stop+0x20>)
    bb80:	2200      	movs	r2, #0
    bb82:	605a      	str	r2, [r3, #4]
    bb84:	811a      	strh	r2, [r3, #8]
    bb86:	4b04      	ldr	r3, [pc, #16]	; (bb98 <common_tc_compare_stop+0x24>)
    bb88:	4798      	blx	r3
    bb8a:	bd08      	pop	{r3, pc}
    bb8c:	0000b78d 	.word	0x0000b78d
    bb90:	0000b82d 	.word	0x0000b82d
    bb94:	20000fe4 	.word	0x20000fe4
    bb98:	0000b851 	.word	0x0000b851

0000bb9c <common_tc_overflow_stop>:
    bb9c:	b508      	push	{r3, lr}
    bb9e:	4b03      	ldr	r3, [pc, #12]	; (bbac <common_tc_overflow_stop+0x10>)
    bba0:	4798      	blx	r3
    bba2:	2200      	movs	r2, #0
    bba4:	4b02      	ldr	r3, [pc, #8]	; (bbb0 <common_tc_overflow_stop+0x14>)
    bba6:	701a      	strb	r2, [r3, #0]
    bba8:	bd08      	pop	{r3, pc}
    bbaa:	46c0      	nop			; (mov r8, r8)
    bbac:	0000b7e1 	.word	0x0000b7e1
    bbb0:	20000fe4 	.word	0x20000fe4

0000bbb4 <common_tc_stop>:
    bbb4:	b508      	push	{r3, lr}
    bbb6:	4b03      	ldr	r3, [pc, #12]	; (bbc4 <common_tc_stop+0x10>)
    bbb8:	4798      	blx	r3
    bbba:	4b03      	ldr	r3, [pc, #12]	; (bbc8 <common_tc_stop+0x14>)
    bbbc:	4798      	blx	r3
    bbbe:	4b03      	ldr	r3, [pc, #12]	; (bbcc <common_tc_stop+0x18>)
    bbc0:	4798      	blx	r3
    bbc2:	bd08      	pop	{r3, pc}
    bbc4:	0000bb75 	.word	0x0000bb75
    bbc8:	0000bb9d 	.word	0x0000bb9d
    bbcc:	0000b7f5 	.word	0x0000b7f5

0000bbd0 <common_tc_delay>:
    bbd0:	b510      	push	{r4, lr}
    bbd2:	1c04      	adds	r4, r0, #0
    bbd4:	4b13      	ldr	r3, [pc, #76]	; (bc24 <common_tc_delay+0x54>)
    bbd6:	4798      	blx	r3
    bbd8:	4b13      	ldr	r3, [pc, #76]	; (bc28 <common_tc_delay+0x58>)
    bbda:	781a      	ldrb	r2, [r3, #0]
    bbdc:	4362      	muls	r2, r4
    bbde:	1881      	adds	r1, r0, r2
    bbe0:	4b12      	ldr	r3, [pc, #72]	; (bc2c <common_tc_delay+0x5c>)
    bbe2:	6059      	str	r1, [r3, #4]
    bbe4:	6859      	ldr	r1, [r3, #4]
    bbe6:	0c09      	lsrs	r1, r1, #16
    bbe8:	6059      	str	r1, [r3, #4]
    bbea:	685b      	ldr	r3, [r3, #4]
    bbec:	2b00      	cmp	r3, #0
    bbee:	d007      	beq.n	bc00 <common_tc_delay+0x30>
    bbf0:	4b0e      	ldr	r3, [pc, #56]	; (bc2c <common_tc_delay+0x5c>)
    bbf2:	6859      	ldr	r1, [r3, #4]
    bbf4:	3201      	adds	r2, #1
    bbf6:	1880      	adds	r0, r0, r2
    bbf8:	8118      	strh	r0, [r3, #8]
    bbfa:	4b0d      	ldr	r3, [pc, #52]	; (bc30 <common_tc_delay+0x60>)
    bbfc:	4798      	blx	r3
    bbfe:	e004      	b.n	bc0a <common_tc_delay+0x3a>
    bc00:	1882      	adds	r2, r0, r2
    bc02:	4b0a      	ldr	r3, [pc, #40]	; (bc2c <common_tc_delay+0x5c>)
    bc04:	811a      	strh	r2, [r3, #8]
    bc06:	4b0b      	ldr	r3, [pc, #44]	; (bc34 <common_tc_delay+0x64>)
    bc08:	4798      	blx	r3
    bc0a:	4b08      	ldr	r3, [pc, #32]	; (bc2c <common_tc_delay+0x5c>)
    bc0c:	891b      	ldrh	r3, [r3, #8]
    bc0e:	2b63      	cmp	r3, #99	; 0x63
    bc10:	d802      	bhi.n	bc18 <common_tc_delay+0x48>
    bc12:	3364      	adds	r3, #100	; 0x64
    bc14:	4a05      	ldr	r2, [pc, #20]	; (bc2c <common_tc_delay+0x5c>)
    bc16:	8113      	strh	r3, [r2, #8]
    bc18:	4b04      	ldr	r3, [pc, #16]	; (bc2c <common_tc_delay+0x5c>)
    bc1a:	8918      	ldrh	r0, [r3, #8]
    bc1c:	4b06      	ldr	r3, [pc, #24]	; (bc38 <common_tc_delay+0x68>)
    bc1e:	4798      	blx	r3
    bc20:	bd10      	pop	{r4, pc}
    bc22:	46c0      	nop			; (mov r8, r8)
    bc24:	0000b779 	.word	0x0000b779
    bc28:	200018d0 	.word	0x200018d0
    bc2c:	20000fe4 	.word	0x20000fe4
    bc30:	0000b78d 	.word	0x0000b78d
    bc34:	0000b7a1 	.word	0x0000b7a1
    bc38:	0000b815 	.word	0x0000b815

0000bc3c <common_tc_init>:
    bc3c:	b508      	push	{r3, lr}
    bc3e:	2200      	movs	r2, #0
    bc40:	4b03      	ldr	r3, [pc, #12]	; (bc50 <common_tc_init+0x14>)
    bc42:	701a      	strb	r2, [r3, #0]
    bc44:	4b03      	ldr	r3, [pc, #12]	; (bc54 <common_tc_init+0x18>)
    bc46:	4798      	blx	r3
    bc48:	4b03      	ldr	r3, [pc, #12]	; (bc58 <common_tc_init+0x1c>)
    bc4a:	7018      	strb	r0, [r3, #0]
    bc4c:	bd08      	pop	{r3, pc}
    bc4e:	46c0      	nop			; (mov r8, r8)
    bc50:	20000fe4 	.word	0x20000fe4
    bc54:	0000b869 	.word	0x0000b869
    bc58:	200018d0 	.word	0x200018d0

0000bc5c <tmr_ovf_callback>:
    bc5c:	b508      	push	{r3, lr}
    bc5e:	4b0e      	ldr	r3, [pc, #56]	; (bc98 <tmr_ovf_callback+0x3c>)
    bc60:	685b      	ldr	r3, [r3, #4]
    bc62:	2b00      	cmp	r3, #0
    bc64:	d007      	beq.n	bc76 <tmr_ovf_callback+0x1a>
    bc66:	4a0c      	ldr	r2, [pc, #48]	; (bc98 <tmr_ovf_callback+0x3c>)
    bc68:	6853      	ldr	r3, [r2, #4]
    bc6a:	3b01      	subs	r3, #1
    bc6c:	6053      	str	r3, [r2, #4]
    bc6e:	2b00      	cmp	r3, #0
    bc70:	d101      	bne.n	bc76 <tmr_ovf_callback+0x1a>
    bc72:	4b0a      	ldr	r3, [pc, #40]	; (bc9c <tmr_ovf_callback+0x40>)
    bc74:	4798      	blx	r3
    bc76:	4a08      	ldr	r2, [pc, #32]	; (bc98 <tmr_ovf_callback+0x3c>)
    bc78:	7813      	ldrb	r3, [r2, #0]
    bc7a:	3301      	adds	r3, #1
    bc7c:	b2db      	uxtb	r3, r3
    bc7e:	7013      	strb	r3, [r2, #0]
    bc80:	4a07      	ldr	r2, [pc, #28]	; (bca0 <tmr_ovf_callback+0x44>)
    bc82:	7812      	ldrb	r2, [r2, #0]
    bc84:	429a      	cmp	r2, r3
    bc86:	d806      	bhi.n	bc96 <tmr_ovf_callback+0x3a>
    bc88:	4b03      	ldr	r3, [pc, #12]	; (bc98 <tmr_ovf_callback+0x3c>)
    bc8a:	2200      	movs	r2, #0
    bc8c:	701a      	strb	r2, [r3, #0]
    bc8e:	68db      	ldr	r3, [r3, #12]
    bc90:	2b00      	cmp	r3, #0
    bc92:	d000      	beq.n	bc96 <tmr_ovf_callback+0x3a>
    bc94:	4798      	blx	r3
    bc96:	bd08      	pop	{r3, pc}
    bc98:	20000fe4 	.word	0x20000fe4
    bc9c:	0000b7a1 	.word	0x0000b7a1
    bca0:	200018d0 	.word	0x200018d0

0000bca4 <tmr_cca_callback>:
    bca4:	b508      	push	{r3, lr}
    bca6:	4b04      	ldr	r3, [pc, #16]	; (bcb8 <tmr_cca_callback+0x14>)
    bca8:	4798      	blx	r3
    bcaa:	4b04      	ldr	r3, [pc, #16]	; (bcbc <tmr_cca_callback+0x18>)
    bcac:	691b      	ldr	r3, [r3, #16]
    bcae:	2b00      	cmp	r3, #0
    bcb0:	d000      	beq.n	bcb4 <tmr_cca_callback+0x10>
    bcb2:	4798      	blx	r3
    bcb4:	bd08      	pop	{r3, pc}
    bcb6:	46c0      	nop			; (mov r8, r8)
    bcb8:	0000b78d 	.word	0x0000b78d
    bcbc:	20000fe4 	.word	0x20000fe4

0000bcc0 <set_common_tc_overflow_callback>:
    bcc0:	4b01      	ldr	r3, [pc, #4]	; (bcc8 <set_common_tc_overflow_callback+0x8>)
    bcc2:	60d8      	str	r0, [r3, #12]
    bcc4:	4770      	bx	lr
    bcc6:	46c0      	nop			; (mov r8, r8)
    bcc8:	20000fe4 	.word	0x20000fe4

0000bccc <set_common_tc_expiry_callback>:
    bccc:	4b01      	ldr	r3, [pc, #4]	; (bcd4 <set_common_tc_expiry_callback+0x8>)
    bcce:	6118      	str	r0, [r3, #16]
    bcd0:	4770      	bx	lr
    bcd2:	46c0      	nop			; (mov r8, r8)
    bcd4:	20000fe4 	.word	0x20000fe4

0000bcd8 <MacClearCommands>:
    bcd8:	490e      	ldr	r1, [pc, #56]	; (bd14 <MacClearCommands+0x3c>)
    bcda:	b570      	push	{r4, r5, r6, lr}
    bcdc:	000b      	movs	r3, r1
    bcde:	33d8      	adds	r3, #216	; 0xd8
    bce0:	7818      	ldrb	r0, [r3, #0]
    bce2:	2303      	movs	r3, #3
    bce4:	25a4      	movs	r5, #164	; 0xa4
    bce6:	4343      	muls	r3, r0
    bce8:	2401      	movs	r4, #1
    bcea:	20ff      	movs	r0, #255	; 0xff
    bcec:	3391      	adds	r3, #145	; 0x91
    bcee:	4a0a      	ldr	r2, [pc, #40]	; (bd18 <MacClearCommands+0x40>)
    bcf0:	185b      	adds	r3, r3, r1
    bcf2:	00ed      	lsls	r5, r5, #3
    bcf4:	429a      	cmp	r2, r3
    bcf6:	d100      	bne.n	bcfa <MacClearCommands+0x22>
    bcf8:	bd70      	pop	{r4, r5, r6, pc}
    bcfa:	7811      	ldrb	r1, [r2, #0]
    bcfc:	29ff      	cmp	r1, #255	; 0xff
    bcfe:	d006      	beq.n	bd0e <MacClearCommands+0x36>
    bd00:	290a      	cmp	r1, #10
    bd02:	d803      	bhi.n	bd0c <MacClearCommands+0x34>
    bd04:	0026      	movs	r6, r4
    bd06:	408e      	lsls	r6, r1
    bd08:	422e      	tst	r6, r5
    bd0a:	d100      	bne.n	bd0e <MacClearCommands+0x36>
    bd0c:	7010      	strb	r0, [r2, #0]
    bd0e:	3203      	adds	r2, #3
    bd10:	e7f0      	b.n	bcf4 <MacClearCommands+0x1c>
    bd12:	46c0      	nop			; (mov r8, r8)
    bd14:	200019fc 	.word	0x200019fc
    bd18:	20001a8d 	.word	0x20001a8d

0000bd1c <CountfOptsLength>:
    bd1c:	2200      	movs	r2, #0
    bd1e:	490d      	ldr	r1, [pc, #52]	; (bd54 <CountfOptsLength+0x38>)
    bd20:	b570      	push	{r4, r5, r6, lr}
    bd22:	000b      	movs	r3, r1
    bd24:	0010      	movs	r0, r2
    bd26:	2503      	movs	r5, #3
    bd28:	33d8      	adds	r3, #216	; 0xd8
    bd2a:	781c      	ldrb	r4, [r3, #0]
    bd2c:	4e0a      	ldr	r6, [pc, #40]	; (bd58 <CountfOptsLength+0x3c>)
    bd2e:	b2d3      	uxtb	r3, r2
    bd30:	429c      	cmp	r4, r3
    bd32:	d800      	bhi.n	bd36 <CountfOptsLength+0x1a>
    bd34:	bd70      	pop	{r4, r5, r6, pc}
    bd36:	002b      	movs	r3, r5
    bd38:	4353      	muls	r3, r2
    bd3a:	3391      	adds	r3, #145	; 0x91
    bd3c:	5ccb      	ldrb	r3, [r1, r3]
    bd3e:	2bff      	cmp	r3, #255	; 0xff
    bd40:	d006      	beq.n	bd50 <CountfOptsLength+0x34>
    bd42:	18f3      	adds	r3, r6, r3
    bd44:	3b02      	subs	r3, #2
    bd46:	781b      	ldrb	r3, [r3, #0]
    bd48:	18c3      	adds	r3, r0, r3
    bd4a:	2b0f      	cmp	r3, #15
    bd4c:	dcf2      	bgt.n	bd34 <CountfOptsLength+0x18>
    bd4e:	b2d8      	uxtb	r0, r3
    bd50:	3201      	adds	r2, #1
    bd52:	e7ec      	b.n	bd2e <CountfOptsLength+0x12>
    bd54:	200019fc 	.word	0x200019fc
    bd58:	0001cc33 	.word	0x0001cc33

0000bd5c <StopAllSoftwareTimers>:
    bd5c:	b570      	push	{r4, r5, r6, lr}
    bd5e:	4c17      	ldr	r4, [pc, #92]	; (bdbc <StopAllSoftwareTimers+0x60>)
    bd60:	4d17      	ldr	r5, [pc, #92]	; (bdc0 <StopAllSoftwareTimers+0x64>)
    bd62:	0023      	movs	r3, r4
    bd64:	33e2      	adds	r3, #226	; 0xe2
    bd66:	7818      	ldrb	r0, [r3, #0]
    bd68:	47a8      	blx	r5
    bd6a:	0023      	movs	r3, r4
    bd6c:	33e3      	adds	r3, #227	; 0xe3
    bd6e:	7818      	ldrb	r0, [r3, #0]
    bd70:	47a8      	blx	r5
    bd72:	0023      	movs	r3, r4
    bd74:	33e7      	adds	r3, #231	; 0xe7
    bd76:	7818      	ldrb	r0, [r3, #0]
    bd78:	47a8      	blx	r5
    bd7a:	0023      	movs	r3, r4
    bd7c:	33e4      	adds	r3, #228	; 0xe4
    bd7e:	7818      	ldrb	r0, [r3, #0]
    bd80:	47a8      	blx	r5
    bd82:	0023      	movs	r3, r4
    bd84:	33e5      	adds	r3, #229	; 0xe5
    bd86:	7818      	ldrb	r0, [r3, #0]
    bd88:	47a8      	blx	r5
    bd8a:	0023      	movs	r3, r4
    bd8c:	33e8      	adds	r3, #232	; 0xe8
    bd8e:	7818      	ldrb	r0, [r3, #0]
    bd90:	47a8      	blx	r5
    bd92:	0023      	movs	r3, r4
    bd94:	33e6      	adds	r3, #230	; 0xe6
    bd96:	7818      	ldrb	r0, [r3, #0]
    bd98:	47a8      	blx	r5
    bd9a:	0023      	movs	r3, r4
    bd9c:	33e9      	adds	r3, #233	; 0xe9
    bd9e:	7818      	ldrb	r0, [r3, #0]
    bda0:	47a8      	blx	r5
    bda2:	0023      	movs	r3, r4
    bda4:	33f2      	adds	r3, #242	; 0xf2
    bda6:	7818      	ldrb	r0, [r3, #0]
    bda8:	47a8      	blx	r5
    bdaa:	0023      	movs	r3, r4
    bdac:	33f3      	adds	r3, #243	; 0xf3
    bdae:	7818      	ldrb	r0, [r3, #0]
    bdb0:	34ff      	adds	r4, #255	; 0xff
    bdb2:	47a8      	blx	r5
    bdb4:	7f60      	ldrb	r0, [r4, #29]
    bdb6:	47a8      	blx	r5
    bdb8:	bd70      	pop	{r4, r5, r6, pc}
    bdba:	46c0      	nop			; (mov r8, r8)
    bdbc:	200019fc 	.word	0x200019fc
    bdc0:	0000b1cd 	.word	0x0000b1cd

0000bdc4 <LorawanGetMaxPayloadSize>:
    bdc4:	b513      	push	{r0, r1, r4, lr}
    bdc6:	466b      	mov	r3, sp
    bdc8:	1ddc      	adds	r4, r3, #7
    bdca:	2300      	movs	r3, #0
    bdcc:	0022      	movs	r2, r4
    bdce:	7023      	strb	r3, [r4, #0]
    bdd0:	4902      	ldr	r1, [pc, #8]	; (bddc <LorawanGetMaxPayloadSize+0x18>)
    bdd2:	4b03      	ldr	r3, [pc, #12]	; (bde0 <LorawanGetMaxPayloadSize+0x1c>)
    bdd4:	2005      	movs	r0, #5
    bdd6:	4798      	blx	r3
    bdd8:	7820      	ldrb	r0, [r4, #0]
    bdda:	bd16      	pop	{r1, r2, r4, pc}
    bddc:	20001adb 	.word	0x20001adb
    bde0:	00009ac9 	.word	0x00009ac9

0000bde4 <UpdateReceiveDelays>:
    bde4:	23fa      	movs	r3, #250	; 0xfa
    bde6:	b570      	push	{r4, r5, r6, lr}
    bde8:	009b      	lsls	r3, r3, #2
    bdea:	4c0b      	ldr	r4, [pc, #44]	; (be18 <UpdateReceiveDelays+0x34>)
    bdec:	2800      	cmp	r0, #0
    bdee:	d000      	beq.n	bdf2 <UpdateReceiveDelays+0xe>
    bdf0:	4343      	muls	r3, r0
    bdf2:	0022      	movs	r2, r4
    bdf4:	4d09      	ldr	r5, [pc, #36]	; (be1c <UpdateReceiveDelays+0x38>)
    bdf6:	32c8      	adds	r2, #200	; 0xc8
    bdf8:	210c      	movs	r1, #12
    bdfa:	2000      	movs	r0, #0
    bdfc:	8013      	strh	r3, [r2, #0]
    bdfe:	47a8      	blx	r5
    be00:	0023      	movs	r3, r4
    be02:	22fa      	movs	r2, #250	; 0xfa
    be04:	33c8      	adds	r3, #200	; 0xc8
    be06:	881b      	ldrh	r3, [r3, #0]
    be08:	0092      	lsls	r2, r2, #2
    be0a:	189b      	adds	r3, r3, r2
    be0c:	34ca      	adds	r4, #202	; 0xca
    be0e:	210d      	movs	r1, #13
    be10:	2000      	movs	r0, #0
    be12:	8023      	strh	r3, [r4, #0]
    be14:	47a8      	blx	r5
    be16:	bd70      	pop	{r4, r5, r6, pc}
    be18:	200019fc 	.word	0x200019fc
    be1c:	0000a0e1 	.word	0x0000a0e1

0000be20 <IncludeMacCommandsResponse>:
    be20:	b5f0      	push	{r4, r5, r6, r7, lr}
    be22:	0005      	movs	r5, r0
    be24:	2600      	movs	r6, #0
    be26:	b087      	sub	sp, #28
    be28:	880c      	ldrh	r4, [r1, #0]
    be2a:	9101      	str	r1, [sp, #4]
    be2c:	9203      	str	r2, [sp, #12]
    be2e:	4f77      	ldr	r7, [pc, #476]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    be30:	003b      	movs	r3, r7
    be32:	33d8      	adds	r3, #216	; 0xd8
    be34:	781b      	ldrb	r3, [r3, #0]
    be36:	42b3      	cmp	r3, r6
    be38:	d913      	bls.n	be62 <IncludeMacCommandsResponse+0x42>
    be3a:	9b03      	ldr	r3, [sp, #12]
    be3c:	2b00      	cmp	r3, #0
    be3e:	d019      	beq.n	be74 <IncludeMacCommandsResponse+0x54>
    be40:	2303      	movs	r3, #3
    be42:	4373      	muls	r3, r6
    be44:	18fb      	adds	r3, r7, r3
    be46:	3391      	adds	r3, #145	; 0x91
    be48:	7819      	ldrb	r1, [r3, #0]
    be4a:	29ff      	cmp	r1, #255	; 0xff
    be4c:	d012      	beq.n	be74 <IncludeMacCommandsResponse+0x54>
    be4e:	9b01      	ldr	r3, [sp, #4]
    be50:	881a      	ldrh	r2, [r3, #0]
    be52:	4b6f      	ldr	r3, [pc, #444]	; (c010 <IncludeMacCommandsResponse+0x1f0>)
    be54:	1aa2      	subs	r2, r4, r2
    be56:	185b      	adds	r3, r3, r1
    be58:	3b02      	subs	r3, #2
    be5a:	781b      	ldrb	r3, [r3, #0]
    be5c:	18d3      	adds	r3, r2, r3
    be5e:	2b0f      	cmp	r3, #15
    be60:	dd08      	ble.n	be74 <IncludeMacCommandsResponse+0x54>
    be62:	2207      	movs	r2, #7
    be64:	2100      	movs	r1, #0
    be66:	4b6b      	ldr	r3, [pc, #428]	; (c014 <IncludeMacCommandsResponse+0x1f4>)
    be68:	486b      	ldr	r0, [pc, #428]	; (c018 <IncludeMacCommandsResponse+0x1f8>)
    be6a:	4798      	blx	r3
    be6c:	9b01      	ldr	r3, [sp, #4]
    be6e:	801c      	strh	r4, [r3, #0]
    be70:	b007      	add	sp, #28
    be72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    be74:	2303      	movs	r3, #3
    be76:	4373      	muls	r3, r6
    be78:	18fb      	adds	r3, r7, r3
    be7a:	3391      	adds	r3, #145	; 0x91
    be7c:	781b      	ldrb	r3, [r3, #0]
    be7e:	1e98      	subs	r0, r3, #2
    be80:	280b      	cmp	r0, #11
    be82:	d862      	bhi.n	bf4a <IncludeMacCommandsResponse+0x12a>
    be84:	f006 faba 	bl	123fc <__gnu_thumb1_case_uqi>
    be88:	27a20698 	.word	0x27a20698
    be8c:	7da26748 	.word	0x7da26748
    be90:	a6616182 	.word	0xa6616182
    be94:	2303      	movs	r3, #3
    be96:	2200      	movs	r2, #0
    be98:	552b      	strb	r3, [r5, r4]
    be9a:	1c63      	adds	r3, r4, #1
    be9c:	b29b      	uxth	r3, r3
    be9e:	18eb      	adds	r3, r5, r3
    bea0:	4f5a      	ldr	r7, [pc, #360]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    bea2:	485e      	ldr	r0, [pc, #376]	; (c01c <IncludeMacCommandsResponse+0x1fc>)
    bea4:	701a      	strb	r2, [r3, #0]
    bea6:	5c39      	ldrb	r1, [r7, r0]
    bea8:	3201      	adds	r2, #1
    beaa:	4011      	ands	r1, r2
    beac:	466a      	mov	r2, sp
    beae:	9102      	str	r1, [sp, #8]
    beb0:	7a12      	ldrb	r2, [r2, #8]
    beb2:	701a      	strb	r2, [r3, #0]
    beb4:	5c3a      	ldrb	r2, [r7, r0]
    beb6:	4694      	mov	ip, r2
    beb8:	2202      	movs	r2, #2
    beba:	4661      	mov	r1, ip
    bebc:	4211      	tst	r1, r2
    bebe:	d002      	beq.n	bec6 <IncludeMacCommandsResponse+0xa6>
    bec0:	9902      	ldr	r1, [sp, #8]
    bec2:	430a      	orrs	r2, r1
    bec4:	701a      	strb	r2, [r3, #0]
    bec6:	2204      	movs	r2, #4
    bec8:	5c39      	ldrb	r1, [r7, r0]
    beca:	4211      	tst	r1, r2
    becc:	d071      	beq.n	bfb2 <IncludeMacCommandsResponse+0x192>
    bece:	7819      	ldrb	r1, [r3, #0]
    bed0:	430a      	orrs	r2, r1
    bed2:	701a      	strb	r2, [r3, #0]
    bed4:	e06d      	b.n	bfb2 <IncludeMacCommandsResponse+0x192>
    bed6:	2305      	movs	r3, #5
    bed8:	2103      	movs	r1, #3
    beda:	2200      	movs	r2, #0
    bedc:	552b      	strb	r3, [r5, r4]
    bede:	1c63      	adds	r3, r4, #1
    bee0:	b29b      	uxth	r3, r3
    bee2:	4371      	muls	r1, r6
    bee4:	18eb      	adds	r3, r5, r3
    bee6:	701a      	strb	r2, [r3, #0]
    bee8:	4a48      	ldr	r2, [pc, #288]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    beea:	1851      	adds	r1, r2, r1
    beec:	3190      	adds	r1, #144	; 0x90
    beee:	7888      	ldrb	r0, [r1, #2]
    bef0:	0700      	lsls	r0, r0, #28
    bef2:	0fc0      	lsrs	r0, r0, #31
    bef4:	7018      	strb	r0, [r3, #0]
    bef6:	7889      	ldrb	r1, [r1, #2]
    bef8:	b2c7      	uxtb	r7, r0
    befa:	06c9      	lsls	r1, r1, #27
    befc:	d502      	bpl.n	bf04 <IncludeMacCommandsResponse+0xe4>
    befe:	2102      	movs	r1, #2
    bf00:	4339      	orrs	r1, r7
    bf02:	7019      	strb	r1, [r3, #0]
    bf04:	2103      	movs	r1, #3
    bf06:	4371      	muls	r1, r6
    bf08:	1852      	adds	r2, r2, r1
    bf0a:	3290      	adds	r2, #144	; 0x90
    bf0c:	7892      	ldrb	r2, [r2, #2]
    bf0e:	0692      	lsls	r2, r2, #26
    bf10:	d54f      	bpl.n	bfb2 <IncludeMacCommandsResponse+0x192>
    bf12:	7819      	ldrb	r1, [r3, #0]
    bf14:	2204      	movs	r2, #4
    bf16:	e7db      	b.n	bed0 <IncludeMacCommandsResponse+0xb0>
    bf18:	a904      	add	r1, sp, #16
    bf1a:	4b41      	ldr	r3, [pc, #260]	; (c020 <IncludeMacCommandsResponse+0x200>)
    bf1c:	200e      	movs	r0, #14
    bf1e:	4798      	blx	r3
    bf20:	2306      	movs	r3, #6
    bf22:	4a3a      	ldr	r2, [pc, #232]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    bf24:	552b      	strb	r3, [r5, r4]
    bf26:	32e0      	adds	r2, #224	; 0xe0
    bf28:	7811      	ldrb	r1, [r2, #0]
    bf2a:	1c62      	adds	r2, r4, #1
    bf2c:	b292      	uxth	r2, r2
    bf2e:	54a9      	strb	r1, [r5, r2]
    bf30:	aa04      	add	r2, sp, #16
    bf32:	7812      	ldrb	r2, [r2, #0]
    bf34:	1ca3      	adds	r3, r4, #2
    bf36:	0011      	movs	r1, r2
    bf38:	3120      	adds	r1, #32
    bf3a:	3403      	adds	r4, #3
    bf3c:	b2c9      	uxtb	r1, r1
    bf3e:	b29b      	uxth	r3, r3
    bf40:	b2a4      	uxth	r4, r4
    bf42:	293f      	cmp	r1, #63	; 0x3f
    bf44:	d904      	bls.n	bf50 <IncludeMacCommandsResponse+0x130>
    bf46:	2220      	movs	r2, #32
    bf48:	54ea      	strb	r2, [r5, r3]
    bf4a:	3601      	adds	r6, #1
    bf4c:	b2f6      	uxtb	r6, r6
    bf4e:	e76e      	b.n	be2e <IncludeMacCommandsResponse+0xe>
    bf50:	213f      	movs	r1, #63	; 0x3f
    bf52:	400a      	ands	r2, r1
    bf54:	e7f8      	b.n	bf48 <IncludeMacCommandsResponse+0x128>
    bf56:	2307      	movs	r3, #7
    bf58:	2103      	movs	r1, #3
    bf5a:	2200      	movs	r2, #0
    bf5c:	552b      	strb	r3, [r5, r4]
    bf5e:	1c63      	adds	r3, r4, #1
    bf60:	4371      	muls	r1, r6
    bf62:	b29b      	uxth	r3, r3
    bf64:	18eb      	adds	r3, r5, r3
    bf66:	701a      	strb	r2, [r3, #0]
    bf68:	4a28      	ldr	r2, [pc, #160]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    bf6a:	1852      	adds	r2, r2, r1
    bf6c:	3290      	adds	r2, #144	; 0x90
    bf6e:	7891      	ldrb	r1, [r2, #2]
    bf70:	09c9      	lsrs	r1, r1, #7
    bf72:	7019      	strb	r1, [r3, #0]
    bf74:	7892      	ldrb	r2, [r2, #2]
    bf76:	b2c8      	uxtb	r0, r1
    bf78:	0652      	lsls	r2, r2, #25
    bf7a:	d51a      	bpl.n	bfb2 <IncludeMacCommandsResponse+0x192>
    bf7c:	2202      	movs	r2, #2
    bf7e:	4302      	orrs	r2, r0
    bf80:	e7a7      	b.n	bed2 <IncludeMacCommandsResponse+0xb2>
    bf82:	2209      	movs	r2, #9
    bf84:	1c63      	adds	r3, r4, #1
    bf86:	552a      	strb	r2, [r5, r4]
    bf88:	b29c      	uxth	r4, r3
    bf8a:	e7de      	b.n	bf4a <IncludeMacCommandsResponse+0x12a>
    bf8c:	230a      	movs	r3, #10
    bf8e:	2103      	movs	r1, #3
    bf90:	2200      	movs	r2, #0
    bf92:	552b      	strb	r3, [r5, r4]
    bf94:	1c63      	adds	r3, r4, #1
    bf96:	4371      	muls	r1, r6
    bf98:	b29b      	uxth	r3, r3
    bf9a:	18eb      	adds	r3, r5, r3
    bf9c:	701a      	strb	r2, [r3, #0]
    bf9e:	4a1b      	ldr	r2, [pc, #108]	; (c00c <IncludeMacCommandsResponse+0x1ec>)
    bfa0:	1852      	adds	r2, r2, r1
    bfa2:	3290      	adds	r2, #144	; 0x90
    bfa4:	7891      	ldrb	r1, [r2, #2]
    bfa6:	09c9      	lsrs	r1, r1, #7
    bfa8:	7019      	strb	r1, [r3, #0]
    bfaa:	78d2      	ldrb	r2, [r2, #3]
    bfac:	b2c8      	uxtb	r0, r1
    bfae:	07d2      	lsls	r2, r2, #31
    bfb0:	d4e4      	bmi.n	bf7c <IncludeMacCommandsResponse+0x15c>
    bfb2:	3402      	adds	r4, #2
    bfb4:	b2a4      	uxth	r4, r4
    bfb6:	e7c8      	b.n	bf4a <IncludeMacCommandsResponse+0x12a>
    bfb8:	003b      	movs	r3, r7
    bfba:	22ff      	movs	r2, #255	; 0xff
    bfbc:	33dd      	adds	r3, #221	; 0xdd
    bfbe:	701a      	strb	r2, [r3, #0]
    bfc0:	2300      	movs	r3, #0
    bfc2:	37de      	adds	r7, #222	; 0xde
    bfc4:	703b      	strb	r3, [r7, #0]
    bfc6:	3afd      	subs	r2, #253	; 0xfd
    bfc8:	1c63      	adds	r3, r4, #1
    bfca:	e7dc      	b.n	bf86 <IncludeMacCommandsResponse+0x166>
    bfcc:	1c62      	adds	r2, r4, #1
    bfce:	552b      	strb	r3, [r5, r4]
    bfd0:	b294      	uxth	r4, r2
    bfd2:	e7ba      	b.n	bf4a <IncludeMacCommandsResponse+0x12a>
    bfd4:	2201      	movs	r2, #1
    bfd6:	4252      	negs	r2, r2
    bfd8:	17d3      	asrs	r3, r2, #31
    bfda:	9204      	str	r2, [sp, #16]
    bfdc:	9305      	str	r3, [sp, #20]
    bfde:	4b11      	ldr	r3, [pc, #68]	; (c024 <IncludeMacCommandsResponse+0x204>)
    bfe0:	a904      	add	r1, sp, #16
    bfe2:	5cf8      	ldrb	r0, [r7, r3]
    bfe4:	4b10      	ldr	r3, [pc, #64]	; (c028 <IncludeMacCommandsResponse+0x208>)
    bfe6:	4798      	blx	r3
    bfe8:	2301      	movs	r3, #1
    bfea:	228a      	movs	r2, #138	; 0x8a
    bfec:	425b      	negs	r3, r3
    bfee:	0092      	lsls	r2, r2, #2
    bff0:	50bb      	str	r3, [r7, r2]
    bff2:	3204      	adds	r2, #4
    bff4:	54bb      	strb	r3, [r7, r2]
    bff6:	2389      	movs	r3, #137	; 0x89
    bff8:	2201      	movs	r2, #1
    bffa:	009b      	lsls	r3, r3, #2
    bffc:	54fa      	strb	r2, [r7, r3]
    bffe:	2303      	movs	r3, #3
    c000:	4373      	muls	r3, r6
    c002:	18ff      	adds	r7, r7, r3
    c004:	3791      	adds	r7, #145	; 0x91
    c006:	18a2      	adds	r2, r4, r2
    c008:	783b      	ldrb	r3, [r7, #0]
    c00a:	e7e0      	b.n	bfce <IncludeMacCommandsResponse+0x1ae>
    c00c:	200019fc 	.word	0x200019fc
    c010:	0001cc33 	.word	0x0001cc33
    c014:	00015cf9 	.word	0x00015cf9
    c018:	20001c13 	.word	0x20001c13
    c01c:	00000217 	.word	0x00000217
    c020:	0001095d 	.word	0x0001095d
    c024:	00000225 	.word	0x00000225
    c028:	0000b4b9 	.word	0x0000b4b9

0000c02c <UpdateJoinSuccessState>:
    c02c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c02e:	4c35      	ldr	r4, [pc, #212]	; (c104 <UpdateJoinSuccessState+0xd8>)
    c030:	2104      	movs	r1, #4
    c032:	0022      	movs	r2, r4
    c034:	328c      	adds	r2, #140	; 0x8c
    c036:	7813      	ldrb	r3, [r2, #0]
    c038:	2001      	movs	r0, #1
    c03a:	438b      	bics	r3, r1
    c03c:	7013      	strb	r3, [r2, #0]
    c03e:	0022      	movs	r2, r4
    c040:	2500      	movs	r5, #0
    c042:	327c      	adds	r2, #124	; 0x7c
    c044:	7813      	ldrb	r3, [r2, #0]
    c046:	b087      	sub	sp, #28
    c048:	4303      	orrs	r3, r0
    c04a:	3107      	adds	r1, #7
    c04c:	4f2e      	ldr	r7, [pc, #184]	; (c108 <UpdateJoinSuccessState+0xdc>)
    c04e:	7013      	strb	r3, [r2, #0]
    c050:	47b8      	blx	r7
    c052:	1d23      	adds	r3, r4, #4
    c054:	2116      	movs	r1, #22
    c056:	0028      	movs	r0, r5
    c058:	67dd      	str	r5, [r3, #124]	; 0x7c
    c05a:	47b8      	blx	r7
    c05c:	0023      	movs	r3, r4
    c05e:	2020      	movs	r0, #32
    c060:	33ff      	adds	r3, #255	; 0xff
    c062:	7c5b      	ldrb	r3, [r3, #17]
    c064:	4e29      	ldr	r6, [pc, #164]	; (c10c <UpdateJoinSuccessState+0xe0>)
    c066:	4203      	tst	r3, r0
    c068:	d014      	beq.n	c094 <UpdateJoinSuccessState+0x68>
    c06a:	0023      	movs	r3, r4
    c06c:	337b      	adds	r3, #123	; 0x7b
    c06e:	701d      	strb	r5, [r3, #0]
    c070:	0023      	movs	r3, r4
    c072:	a904      	add	r1, sp, #16
    c074:	336f      	adds	r3, #111	; 0x6f
    c076:	710d      	strb	r5, [r1, #4]
    c078:	701d      	strb	r5, [r3, #0]
    c07a:	705d      	strb	r5, [r3, #1]
    c07c:	709d      	strb	r5, [r3, #2]
    c07e:	70dd      	strb	r5, [r3, #3]
    c080:	711d      	strb	r5, [r3, #4]
    c082:	715d      	strb	r5, [r3, #5]
    c084:	719d      	strb	r5, [r3, #6]
    c086:	71dd      	strb	r5, [r3, #7]
    c088:	47b0      	blx	r6
    c08a:	210f      	movs	r1, #15
    c08c:	2021      	movs	r0, #33	; 0x21
    c08e:	4469      	add	r1, sp
    c090:	700d      	strb	r5, [r1, #0]
    c092:	47b0      	blx	r6
    c094:	0023      	movs	r3, r4
    c096:	2500      	movs	r5, #0
    c098:	3308      	adds	r3, #8
    c09a:	210a      	movs	r1, #10
    c09c:	2001      	movs	r0, #1
    c09e:	67dd      	str	r5, [r3, #124]	; 0x7c
    c0a0:	47b8      	blx	r7
    c0a2:	0023      	movs	r3, r4
    c0a4:	33c2      	adds	r3, #194	; 0xc2
    c0a6:	801d      	strh	r5, [r3, #0]
    c0a8:	0022      	movs	r2, r4
    c0aa:	0023      	movs	r3, r4
    c0ac:	210e      	movs	r1, #14
    c0ae:	327c      	adds	r2, #124	; 0x7c
    c0b0:	33ed      	adds	r3, #237	; 0xed
    c0b2:	701d      	strb	r5, [r3, #0]
    c0b4:	7813      	ldrb	r3, [r2, #0]
    c0b6:	203a      	movs	r0, #58	; 0x3a
    c0b8:	438b      	bics	r3, r1
    c0ba:	0029      	movs	r1, r5
    c0bc:	7013      	strb	r3, [r2, #0]
    c0be:	47b0      	blx	r6
    c0c0:	0023      	movs	r3, r4
    c0c2:	337d      	adds	r3, #125	; 0x7d
    c0c4:	781b      	ldrb	r3, [r3, #0]
    c0c6:	079b      	lsls	r3, r3, #30
    c0c8:	d50c      	bpl.n	c0e4 <UpdateJoinSuccessState+0xb8>
    c0ca:	0023      	movs	r3, r4
    c0cc:	21fa      	movs	r1, #250	; 0xfa
    c0ce:	3388      	adds	r3, #136	; 0x88
    c0d0:	681b      	ldr	r3, [r3, #0]
    c0d2:	34e7      	adds	r4, #231	; 0xe7
    c0d4:	0089      	lsls	r1, r1, #2
    c0d6:	7820      	ldrb	r0, [r4, #0]
    c0d8:	4359      	muls	r1, r3
    c0da:	9500      	str	r5, [sp, #0]
    c0dc:	4b0c      	ldr	r3, [pc, #48]	; (c110 <UpdateJoinSuccessState+0xe4>)
    c0de:	002a      	movs	r2, r5
    c0e0:	4c0c      	ldr	r4, [pc, #48]	; (c114 <UpdateJoinSuccessState+0xe8>)
    c0e2:	47a0      	blx	r4
    c0e4:	490c      	ldr	r1, [pc, #48]	; (c118 <UpdateJoinSuccessState+0xec>)
    c0e6:	794a      	ldrb	r2, [r1, #5]
    c0e8:	790b      	ldrb	r3, [r1, #4]
    c0ea:	0212      	lsls	r2, r2, #8
    c0ec:	431a      	orrs	r2, r3
    c0ee:	798b      	ldrb	r3, [r1, #6]
    c0f0:	041b      	lsls	r3, r3, #16
    c0f2:	431a      	orrs	r2, r3
    c0f4:	79cb      	ldrb	r3, [r1, #7]
    c0f6:	061b      	lsls	r3, r3, #24
    c0f8:	4313      	orrs	r3, r2
    c0fa:	d001      	beq.n	c100 <UpdateJoinSuccessState+0xd4>
    c0fc:	2008      	movs	r0, #8
    c0fe:	4798      	blx	r3
    c100:	b007      	add	sp, #28
    c102:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c104:	200019fc 	.word	0x200019fc
    c108:	0000a0e1 	.word	0x0000a0e1
    c10c:	00009bf1 	.word	0x00009bf1
    c110:	0000c259 	.word	0x0000c259
    c114:	0000aeb5 	.word	0x0000aeb5
    c118:	20001d44 	.word	0x20001d44

0000c11c <PrepareSessionKeys>:
    c11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c11e:	0004      	movs	r4, r0
    c120:	2603      	movs	r6, #3
    c122:	000d      	movs	r5, r1
    c124:	0017      	movs	r7, r2
    c126:	4b09      	ldr	r3, [pc, #36]	; (c14c <PrepareSessionKeys+0x30>)
    c128:	2210      	movs	r2, #16
    c12a:	2100      	movs	r1, #0
    c12c:	4798      	blx	r3
    c12e:	0032      	movs	r2, r6
    c130:	0029      	movs	r1, r5
    c132:	1c60      	adds	r0, r4, #1
    c134:	4d06      	ldr	r5, [pc, #24]	; (c150 <PrepareSessionKeys+0x34>)
    c136:	47a8      	blx	r5
    c138:	0032      	movs	r2, r6
    c13a:	0039      	movs	r1, r7
    c13c:	1d20      	adds	r0, r4, #4
    c13e:	47a8      	blx	r5
    c140:	1de0      	adds	r0, r4, #7
    c142:	2202      	movs	r2, #2
    c144:	4903      	ldr	r1, [pc, #12]	; (c154 <PrepareSessionKeys+0x38>)
    c146:	47a8      	blx	r5
    c148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c14a:	46c0      	nop			; (mov r8, r8)
    c14c:	00015cf9 	.word	0x00015cf9
    c150:	00015bd5 	.word	0x00015bd5
    c154:	20001ac0 	.word	0x20001ac0

0000c158 <AssembleEncryptionBlock>:
    c158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c15a:	001e      	movs	r6, r3
    c15c:	4c0b      	ldr	r4, [pc, #44]	; (c18c <AssembleEncryptionBlock+0x34>)
    c15e:	0017      	movs	r7, r2
    c160:	4b0b      	ldr	r3, [pc, #44]	; (c190 <AssembleEncryptionBlock+0x38>)
    c162:	0005      	movs	r5, r0
    c164:	9101      	str	r1, [sp, #4]
    c166:	2210      	movs	r2, #16
    c168:	2100      	movs	r1, #0
    c16a:	0020      	movs	r0, r4
    c16c:	4798      	blx	r3
    c16e:	7026      	strb	r6, [r4, #0]
    c170:	2604      	movs	r6, #4
    c172:	7165      	strb	r5, [r4, #5]
    c174:	0032      	movs	r2, r6
    c176:	4d07      	ldr	r5, [pc, #28]	; (c194 <AssembleEncryptionBlock+0x3c>)
    c178:	a908      	add	r1, sp, #32
    c17a:	1da0      	adds	r0, r4, #6
    c17c:	47a8      	blx	r5
    c17e:	0020      	movs	r0, r4
    c180:	0032      	movs	r2, r6
    c182:	a901      	add	r1, sp, #4
    c184:	300a      	adds	r0, #10
    c186:	47a8      	blx	r5
    c188:	73e7      	strb	r7, [r4, #15]
    c18a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    c18c:	20000ff8 	.word	0x20000ff8
    c190:	00015cf9 	.word	0x00015cf9
    c194:	00015bd5 	.word	0x00015bd5

0000c198 <ConfigureRadio>:
    c198:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c19a:	0001      	movs	r1, r0
    c19c:	0005      	movs	r5, r0
    c19e:	4c11      	ldr	r4, [pc, #68]	; (c1e4 <ConfigureRadio+0x4c>)
    c1a0:	3109      	adds	r1, #9
    c1a2:	2009      	movs	r0, #9
    c1a4:	47a0      	blx	r4
    c1a6:	0029      	movs	r1, r5
    c1a8:	2001      	movs	r0, #1
    c1aa:	47a0      	blx	r4
    c1ac:	1d29      	adds	r1, r5, #4
    c1ae:	200a      	movs	r0, #10
    c1b0:	47a0      	blx	r4
    c1b2:	7a6b      	ldrb	r3, [r5, #9]
    c1b4:	2b01      	cmp	r3, #1
    c1b6:	d10b      	bne.n	c1d0 <ConfigureRadio+0x38>
    c1b8:	0029      	movs	r1, r5
    c1ba:	2016      	movs	r0, #22
    c1bc:	310b      	adds	r1, #11
    c1be:	47a0      	blx	r4
    c1c0:	0029      	movs	r1, r5
    c1c2:	2007      	movs	r0, #7
    c1c4:	310a      	adds	r1, #10
    c1c6:	47a0      	blx	r4
    c1c8:	2000      	movs	r0, #0
    c1ca:	4907      	ldr	r1, [pc, #28]	; (c1e8 <ConfigureRadio+0x50>)
    c1cc:	47a0      	blx	r4
    c1ce:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    c1d0:	466b      	mov	r3, sp
    c1d2:	1dd9      	adds	r1, r3, #7
    c1d4:	2303      	movs	r3, #3
    c1d6:	2013      	movs	r0, #19
    c1d8:	700b      	strb	r3, [r1, #0]
    c1da:	47a0      	blx	r4
    c1dc:	4903      	ldr	r1, [pc, #12]	; (c1ec <ConfigureRadio+0x54>)
    c1de:	2012      	movs	r0, #18
    c1e0:	e7f4      	b.n	c1cc <ConfigureRadio+0x34>
    c1e2:	46c0      	nop			; (mov r8, r8)
    c1e4:	00010a4d 	.word	0x00010a4d
    c1e8:	20001af3 	.word	0x20001af3
    c1ec:	0001cc30 	.word	0x0001cc30

0000c1f0 <StopReceiveWindow2Timer>:
    c1f0:	b510      	push	{r4, lr}
    c1f2:	4c0b      	ldr	r4, [pc, #44]	; (c220 <StopReceiveWindow2Timer+0x30>)
    c1f4:	0022      	movs	r2, r4
    c1f6:	32f4      	adds	r2, #244	; 0xf4
    c1f8:	7812      	ldrb	r2, [r2, #0]
    c1fa:	2a01      	cmp	r2, #1
    c1fc:	d10e      	bne.n	c21c <StopReceiveWindow2Timer+0x2c>
    c1fe:	0021      	movs	r1, r4
    c200:	200e      	movs	r0, #14
    c202:	317c      	adds	r1, #124	; 0x7c
    c204:	780a      	ldrb	r2, [r1, #0]
    c206:	34e5      	adds	r4, #229	; 0xe5
    c208:	4382      	bics	r2, r0
    c20a:	700a      	strb	r2, [r1, #0]
    c20c:	7820      	ldrb	r0, [r4, #0]
    c20e:	4b05      	ldr	r3, [pc, #20]	; (c224 <StopReceiveWindow2Timer+0x34>)
    c210:	4798      	blx	r3
    c212:	2800      	cmp	r0, #0
    c214:	d002      	beq.n	c21c <StopReceiveWindow2Timer+0x2c>
    c216:	7820      	ldrb	r0, [r4, #0]
    c218:	4b03      	ldr	r3, [pc, #12]	; (c228 <StopReceiveWindow2Timer+0x38>)
    c21a:	4798      	blx	r3
    c21c:	bd10      	pop	{r4, pc}
    c21e:	46c0      	nop			; (mov r8, r8)
    c220:	200019fc 	.word	0x200019fc
    c224:	0000b04d 	.word	0x0000b04d
    c228:	0000b1cd 	.word	0x0000b1cd

0000c22c <LorawanLinkCheckCallback.part.1>:
    c22c:	4b07      	ldr	r3, [pc, #28]	; (c24c <LorawanLinkCheckCallback.part.1+0x20>)
    c22e:	b513      	push	{r0, r1, r4, lr}
    c230:	001a      	movs	r2, r3
    c232:	21fa      	movs	r1, #250	; 0xfa
    c234:	3288      	adds	r2, #136	; 0x88
    c236:	6812      	ldr	r2, [r2, #0]
    c238:	0089      	lsls	r1, r1, #2
    c23a:	4351      	muls	r1, r2
    c23c:	2200      	movs	r2, #0
    c23e:	33e7      	adds	r3, #231	; 0xe7
    c240:	7818      	ldrb	r0, [r3, #0]
    c242:	4c03      	ldr	r4, [pc, #12]	; (c250 <LorawanLinkCheckCallback.part.1+0x24>)
    c244:	9200      	str	r2, [sp, #0]
    c246:	4b03      	ldr	r3, [pc, #12]	; (c254 <LorawanLinkCheckCallback.part.1+0x28>)
    c248:	47a0      	blx	r4
    c24a:	bd13      	pop	{r0, r1, r4, pc}
    c24c:	200019fc 	.word	0x200019fc
    c250:	0000aeb5 	.word	0x0000aeb5
    c254:	0000c259 	.word	0x0000c259

0000c258 <LorawanLinkCheckCallback>:
    c258:	4b17      	ldr	r3, [pc, #92]	; (c2b8 <LorawanLinkCheckCallback+0x60>)
    c25a:	20a0      	movs	r0, #160	; 0xa0
    c25c:	001a      	movs	r2, r3
    c25e:	2180      	movs	r1, #128	; 0x80
    c260:	b510      	push	{r4, lr}
    c262:	327c      	adds	r2, #124	; 0x7c
    c264:	8812      	ldrh	r2, [r2, #0]
    c266:	0080      	lsls	r0, r0, #2
    c268:	0089      	lsls	r1, r1, #2
    c26a:	4002      	ands	r2, r0
    c26c:	428a      	cmp	r2, r1
    c26e:	d11c      	bne.n	c2aa <LorawanLinkCheckCallback+0x52>
    c270:	001a      	movs	r2, r3
    c272:	32d8      	adds	r2, #216	; 0xd8
    c274:	7810      	ldrb	r0, [r2, #0]
    c276:	2403      	movs	r4, #3
    c278:	2200      	movs	r2, #0
    c27a:	b2d1      	uxtb	r1, r2
    c27c:	4281      	cmp	r1, r0
    c27e:	d30d      	bcc.n	c29c <LorawanLinkCheckCallback+0x44>
    c280:	d113      	bne.n	c2aa <LorawanLinkCheckCallback+0x52>
    c282:	2203      	movs	r2, #3
    c284:	434a      	muls	r2, r1
    c286:	2102      	movs	r1, #2
    c288:	189a      	adds	r2, r3, r2
    c28a:	3291      	adds	r2, #145	; 0x91
    c28c:	7011      	strb	r1, [r2, #0]
    c28e:	280f      	cmp	r0, #15
    c290:	d80b      	bhi.n	c2aa <LorawanLinkCheckCallback+0x52>
    c292:	001a      	movs	r2, r3
    c294:	3001      	adds	r0, #1
    c296:	32d8      	adds	r2, #216	; 0xd8
    c298:	7010      	strb	r0, [r2, #0]
    c29a:	e006      	b.n	c2aa <LorawanLinkCheckCallback+0x52>
    c29c:	0021      	movs	r1, r4
    c29e:	3201      	adds	r2, #1
    c2a0:	4351      	muls	r1, r2
    c2a2:	318e      	adds	r1, #142	; 0x8e
    c2a4:	5c59      	ldrb	r1, [r3, r1]
    c2a6:	2902      	cmp	r1, #2
    c2a8:	d1e7      	bne.n	c27a <LorawanLinkCheckCallback+0x22>
    c2aa:	337d      	adds	r3, #125	; 0x7d
    c2ac:	781b      	ldrb	r3, [r3, #0]
    c2ae:	079b      	lsls	r3, r3, #30
    c2b0:	d501      	bpl.n	c2b6 <LorawanLinkCheckCallback+0x5e>
    c2b2:	4b02      	ldr	r3, [pc, #8]	; (c2bc <LorawanLinkCheckCallback+0x64>)
    c2b4:	4798      	blx	r3
    c2b6:	bd10      	pop	{r4, pc}
    c2b8:	200019fc 	.word	0x200019fc
    c2bc:	0000c22d 	.word	0x0000c22d

0000c2c0 <LORAWAN_Init>:
    c2c0:	2270      	movs	r2, #112	; 0x70
    c2c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    c2c4:	4b52      	ldr	r3, [pc, #328]	; (c410 <LORAWAN_Init+0x150>)
    c2c6:	b087      	sub	sp, #28
    c2c8:	781b      	ldrb	r3, [r3, #0]
    c2ca:	0006      	movs	r6, r0
    c2cc:	011b      	lsls	r3, r3, #4
    c2ce:	4013      	ands	r3, r2
    c2d0:	4a50      	ldr	r2, [pc, #320]	; (c414 <LORAWAN_Init+0x154>)
    c2d2:	000f      	movs	r7, r1
    c2d4:	7812      	ldrb	r2, [r2, #0]
    c2d6:	0912      	lsrs	r2, r2, #4
    c2d8:	4313      	orrs	r3, r2
    c2da:	2b1f      	cmp	r3, #31
    c2dc:	d000      	beq.n	c2e0 <LORAWAN_Init+0x20>
    c2de:	e7fe      	b.n	c2de <LORAWAN_Init+0x1e>
    c2e0:	4d4d      	ldr	r5, [pc, #308]	; (c418 <LORAWAN_Init+0x158>)
    c2e2:	002b      	movs	r3, r5
    c2e4:	33ef      	adds	r3, #239	; 0xef
    c2e6:	781b      	ldrb	r3, [r3, #0]
    c2e8:	2b00      	cmp	r3, #0
    c2ea:	d000      	beq.n	c2ee <LORAWAN_Init+0x2e>
    c2ec:	e08c      	b.n	c408 <LORAWAN_Init+0x148>
    c2ee:	484b      	ldr	r0, [pc, #300]	; (c41c <LORAWAN_Init+0x15c>)
    c2f0:	4c4b      	ldr	r4, [pc, #300]	; (c420 <LORAWAN_Init+0x160>)
    c2f2:	47a0      	blx	r4
    c2f4:	2808      	cmp	r0, #8
    c2f6:	d050      	beq.n	c39a <LORAWAN_Init+0xda>
    c2f8:	4b4a      	ldr	r3, [pc, #296]	; (c424 <LORAWAN_Init+0x164>)
    c2fa:	4798      	blx	r3
    c2fc:	002b      	movs	r3, r5
    c2fe:	33ef      	adds	r3, #239	; 0xef
    c300:	781b      	ldrb	r3, [r3, #0]
    c302:	2b00      	cmp	r3, #0
    c304:	d018      	beq.n	c338 <LORAWAN_Init+0x78>
    c306:	4b48      	ldr	r3, [pc, #288]	; (c428 <LORAWAN_Init+0x168>)
    c308:	0a32      	lsrs	r2, r6, #8
    c30a:	705a      	strb	r2, [r3, #1]
    c30c:	0c32      	lsrs	r2, r6, #16
    c30e:	709a      	strb	r2, [r3, #2]
    c310:	0a3a      	lsrs	r2, r7, #8
    c312:	701e      	strb	r6, [r3, #0]
    c314:	711f      	strb	r7, [r3, #4]
    c316:	715a      	strb	r2, [r3, #5]
    c318:	0e36      	lsrs	r6, r6, #24
    c31a:	0c3a      	lsrs	r2, r7, #16
    c31c:	0e3f      	lsrs	r7, r7, #24
    c31e:	719a      	strb	r2, [r3, #6]
    c320:	70de      	strb	r6, [r3, #3]
    c322:	71df      	strb	r7, [r3, #7]
    c324:	4b41      	ldr	r3, [pc, #260]	; (c42c <LORAWAN_Init+0x16c>)
    c326:	4798      	blx	r3
    c328:	4941      	ldr	r1, [pc, #260]	; (c430 <LORAWAN_Init+0x170>)
    c32a:	4b42      	ldr	r3, [pc, #264]	; (c434 <LORAWAN_Init+0x174>)
    c32c:	201a      	movs	r0, #26
    c32e:	4798      	blx	r3
    c330:	4b41      	ldr	r3, [pc, #260]	; (c438 <LORAWAN_Init+0x178>)
    c332:	4798      	blx	r3
    c334:	4b41      	ldr	r3, [pc, #260]	; (c43c <LORAWAN_Init+0x17c>)
    c336:	4798      	blx	r3
    c338:	2317      	movs	r3, #23
    c33a:	ac02      	add	r4, sp, #8
    c33c:	4a40      	ldr	r2, [pc, #256]	; (c440 <LORAWAN_Init+0x180>)
    c33e:	7123      	strb	r3, [r4, #4]
    c340:	4940      	ldr	r1, [pc, #256]	; (c444 <LORAWAN_Init+0x184>)
    c342:	4b41      	ldr	r3, [pc, #260]	; (c448 <LORAWAN_Init+0x188>)
    c344:	9205      	str	r2, [sp, #20]
    c346:	9200      	str	r2, [sp, #0]
    c348:	4e40      	ldr	r6, [pc, #256]	; (c44c <LORAWAN_Init+0x18c>)
    c34a:	9a03      	ldr	r2, [sp, #12]
    c34c:	2000      	movs	r0, #0
    c34e:	9102      	str	r1, [sp, #8]
    c350:	9304      	str	r3, [sp, #16]
    c352:	47b0      	blx	r6
    c354:	230f      	movs	r3, #15
    c356:	4a3e      	ldr	r2, [pc, #248]	; (c450 <LORAWAN_Init+0x190>)
    c358:	7123      	strb	r3, [r4, #4]
    c35a:	4b3e      	ldr	r3, [pc, #248]	; (c454 <LORAWAN_Init+0x194>)
    c35c:	60e2      	str	r2, [r4, #12]
    c35e:	60a3      	str	r3, [r4, #8]
    c360:	493d      	ldr	r1, [pc, #244]	; (c458 <LORAWAN_Init+0x198>)
    c362:	9200      	str	r2, [sp, #0]
    c364:	6862      	ldr	r2, [r4, #4]
    c366:	2001      	movs	r0, #1
    c368:	9102      	str	r1, [sp, #8]
    c36a:	47b0      	blx	r6
    c36c:	2201      	movs	r2, #1
    c36e:	4252      	negs	r2, r2
    c370:	17d3      	asrs	r3, r2, #31
    c372:	9202      	str	r2, [sp, #8]
    c374:	9303      	str	r3, [sp, #12]
    c376:	4b39      	ldr	r3, [pc, #228]	; (c45c <LORAWAN_Init+0x19c>)
    c378:	0021      	movs	r1, r4
    c37a:	5ce8      	ldrb	r0, [r5, r3]
    c37c:	4b38      	ldr	r3, [pc, #224]	; (c460 <LORAWAN_Init+0x1a0>)
    c37e:	4798      	blx	r3
    c380:	238b      	movs	r3, #139	; 0x8b
    c382:	22ff      	movs	r2, #255	; 0xff
    c384:	009b      	lsls	r3, r3, #2
    c386:	54ea      	strb	r2, [r5, r3]
    c388:	3a01      	subs	r2, #1
    c38a:	3aff      	subs	r2, #255	; 0xff
    c38c:	3b04      	subs	r3, #4
    c38e:	50ea      	str	r2, [r5, r3]
    c390:	2200      	movs	r2, #0
    c392:	3b04      	subs	r3, #4
    c394:	54ea      	strb	r2, [r5, r3]
    c396:	b007      	add	sp, #28
    c398:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c39a:	4832      	ldr	r0, [pc, #200]	; (c464 <LORAWAN_Init+0x1a4>)
    c39c:	47a0      	blx	r4
    c39e:	2808      	cmp	r0, #8
    c3a0:	d1aa      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3a2:	4831      	ldr	r0, [pc, #196]	; (c468 <LORAWAN_Init+0x1a8>)
    c3a4:	47a0      	blx	r4
    c3a6:	2808      	cmp	r0, #8
    c3a8:	d1a6      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3aa:	4830      	ldr	r0, [pc, #192]	; (c46c <LORAWAN_Init+0x1ac>)
    c3ac:	47a0      	blx	r4
    c3ae:	2808      	cmp	r0, #8
    c3b0:	d1a2      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3b2:	482f      	ldr	r0, [pc, #188]	; (c470 <LORAWAN_Init+0x1b0>)
    c3b4:	47a0      	blx	r4
    c3b6:	2808      	cmp	r0, #8
    c3b8:	d19e      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3ba:	482e      	ldr	r0, [pc, #184]	; (c474 <LORAWAN_Init+0x1b4>)
    c3bc:	47a0      	blx	r4
    c3be:	2808      	cmp	r0, #8
    c3c0:	d19a      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3c2:	482d      	ldr	r0, [pc, #180]	; (c478 <LORAWAN_Init+0x1b8>)
    c3c4:	47a0      	blx	r4
    c3c6:	2808      	cmp	r0, #8
    c3c8:	d196      	bne.n	c2f8 <LORAWAN_Init+0x38>
    c3ca:	482c      	ldr	r0, [pc, #176]	; (c47c <LORAWAN_Init+0x1bc>)
    c3cc:	47a0      	blx	r4
    c3ce:	2808      	cmp	r0, #8
    c3d0:	d000      	beq.n	c3d4 <LORAWAN_Init+0x114>
    c3d2:	e791      	b.n	c2f8 <LORAWAN_Init+0x38>
    c3d4:	482a      	ldr	r0, [pc, #168]	; (c480 <LORAWAN_Init+0x1c0>)
    c3d6:	47a0      	blx	r4
    c3d8:	2808      	cmp	r0, #8
    c3da:	d000      	beq.n	c3de <LORAWAN_Init+0x11e>
    c3dc:	e78c      	b.n	c2f8 <LORAWAN_Init+0x38>
    c3de:	4829      	ldr	r0, [pc, #164]	; (c484 <LORAWAN_Init+0x1c4>)
    c3e0:	47a0      	blx	r4
    c3e2:	2808      	cmp	r0, #8
    c3e4:	d000      	beq.n	c3e8 <LORAWAN_Init+0x128>
    c3e6:	e787      	b.n	c2f8 <LORAWAN_Init+0x38>
    c3e8:	4827      	ldr	r0, [pc, #156]	; (c488 <LORAWAN_Init+0x1c8>)
    c3ea:	47a0      	blx	r4
    c3ec:	2808      	cmp	r0, #8
    c3ee:	d000      	beq.n	c3f2 <LORAWAN_Init+0x132>
    c3f0:	e782      	b.n	c2f8 <LORAWAN_Init+0x38>
    c3f2:	4826      	ldr	r0, [pc, #152]	; (c48c <LORAWAN_Init+0x1cc>)
    c3f4:	4b26      	ldr	r3, [pc, #152]	; (c490 <LORAWAN_Init+0x1d0>)
    c3f6:	4798      	blx	r3
    c3f8:	2808      	cmp	r0, #8
    c3fa:	d000      	beq.n	c3fe <LORAWAN_Init+0x13e>
    c3fc:	e77c      	b.n	c2f8 <LORAWAN_Init+0x38>
    c3fe:	002b      	movs	r3, r5
    c400:	2201      	movs	r2, #1
    c402:	33ef      	adds	r3, #239	; 0xef
    c404:	701a      	strb	r2, [r3, #0]
    c406:	e779      	b.n	c2fc <LORAWAN_Init+0x3c>
    c408:	4b22      	ldr	r3, [pc, #136]	; (c494 <LORAWAN_Init+0x1d4>)
    c40a:	4798      	blx	r3
    c40c:	e776      	b.n	c2fc <LORAWAN_Init+0x3c>
    c40e:	46c0      	nop			; (mov r8, r8)
    c410:	41003fe8 	.word	0x41003fe8
    c414:	41003fe4 	.word	0x41003fe4
    c418:	200019fc 	.word	0x200019fc
    c41c:	20001ade 	.word	0x20001ade
    c420:	0000ae81 	.word	0x0000ae81
    c424:	0000adc5 	.word	0x0000adc5
    c428:	20001d44 	.word	0x20001d44
    c42c:	00010c49 	.word	0x00010c49
    c430:	0000e315 	.word	0x0000e315
    c434:	00010a4d 	.word	0x00010a4d
    c438:	0000b6b5 	.word	0x0000b6b5
    c43c:	00015e85 	.word	0x00015e85
    c440:	000105f1 	.word	0x000105f1
    c444:	200019e3 	.word	0x200019e3
    c448:	0001cc50 	.word	0x0001cc50
    c44c:	0000a145 	.word	0x0000a145
    c450:	000105f5 	.word	0x000105f5
    c454:	0001cd08 	.word	0x0001cd08
    c458:	200018d4 	.word	0x200018d4
    c45c:	00000225 	.word	0x00000225
    c460:	0000b4b9 	.word	0x0000b4b9
    c464:	20001adf 	.word	0x20001adf
    c468:	20001ae0 	.word	0x20001ae0
    c46c:	20001ae1 	.word	0x20001ae1
    c470:	20001ae3 	.word	0x20001ae3
    c474:	20001ae4 	.word	0x20001ae4
    c478:	20001ae2 	.word	0x20001ae2
    c47c:	20001ae5 	.word	0x20001ae5
    c480:	20001aee 	.word	0x20001aee
    c484:	20001aef 	.word	0x20001aef
    c488:	20001b18 	.word	0x20001b18
    c48c:	20001c21 	.word	0x20001c21
    c490:	0000b471 	.word	0x0000b471
    c494:	0000bd5d 	.word	0x0000bd5d

0000c498 <LORAWAN_Send>:
    c498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c49a:	4c37      	ldr	r4, [pc, #220]	; (c578 <LORAWAN_Send+0xe0>)
    c49c:	0006      	movs	r6, r0
    c49e:	0023      	movs	r3, r4
    c4a0:	337c      	adds	r3, #124	; 0x7c
    c4a2:	781b      	ldrb	r3, [r3, #0]
    c4a4:	250f      	movs	r5, #15
    c4a6:	b25a      	sxtb	r2, r3
    c4a8:	2a00      	cmp	r2, #0
    c4aa:	db0b      	blt.n	c4c4 <LORAWAN_Send+0x2c>
    c4ac:	3d03      	subs	r5, #3
    c4ae:	065a      	lsls	r2, r3, #25
    c4b0:	d408      	bmi.n	c4c4 <LORAWAN_Send+0x2c>
    c4b2:	3d03      	subs	r5, #3
    c4b4:	07db      	lsls	r3, r3, #31
    c4b6:	d505      	bpl.n	c4c4 <LORAWAN_Send+0x2c>
    c4b8:	2385      	movs	r3, #133	; 0x85
    c4ba:	009b      	lsls	r3, r3, #2
    c4bc:	5ce7      	ldrb	r7, [r4, r3]
    c4be:	2f00      	cmp	r7, #0
    c4c0:	d102      	bne.n	c4c8 <LORAWAN_Send+0x30>
    c4c2:	2511      	movs	r5, #17
    c4c4:	0028      	movs	r0, r5
    c4c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c4c8:	2800      	cmp	r0, #0
    c4ca:	d10e      	bne.n	c4ea <LORAWAN_Send+0x52>
    c4cc:	2700      	movs	r7, #0
    c4ce:	1d23      	adds	r3, r4, #4
    c4d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    c4d2:	3301      	adds	r3, #1
    c4d4:	d123      	bne.n	c51e <LORAWAN_Send+0x86>
    c4d6:	2001      	movs	r0, #1
    c4d8:	347c      	adds	r4, #124	; 0x7c
    c4da:	78a3      	ldrb	r3, [r4, #2]
    c4dc:	210b      	movs	r1, #11
    c4de:	4303      	orrs	r3, r0
    c4e0:	70a3      	strb	r3, [r4, #2]
    c4e2:	4b26      	ldr	r3, [pc, #152]	; (c57c <LORAWAN_Send+0xe4>)
    c4e4:	4798      	blx	r3
    c4e6:	250d      	movs	r5, #13
    c4e8:	e7ec      	b.n	c4c4 <LORAWAN_Send+0x2c>
    c4ea:	7843      	ldrb	r3, [r0, #1]
    c4ec:	7a02      	ldrb	r2, [r0, #8]
    c4ee:	3b01      	subs	r3, #1
    c4f0:	b2db      	uxtb	r3, r3
    c4f2:	9201      	str	r2, [sp, #4]
    c4f4:	2bdf      	cmp	r3, #223	; 0xdf
    c4f6:	d902      	bls.n	c4fe <LORAWAN_Send+0x66>
    c4f8:	250a      	movs	r5, #10
    c4fa:	2a00      	cmp	r2, #0
    c4fc:	d1e2      	bne.n	c4c4 <LORAWAN_Send+0x2c>
    c4fe:	4b20      	ldr	r3, [pc, #128]	; (c580 <LORAWAN_Send+0xe8>)
    c500:	4798      	blx	r3
    c502:	4684      	mov	ip, r0
    c504:	9b01      	ldr	r3, [sp, #4]
    c506:	9000      	str	r0, [sp, #0]
    c508:	4463      	add	r3, ip
    c50a:	001d      	movs	r5, r3
    c50c:	4b1d      	ldr	r3, [pc, #116]	; (c584 <LORAWAN_Send+0xec>)
    c50e:	4798      	blx	r3
    c510:	4285      	cmp	r5, r0
    c512:	dddb      	ble.n	c4cc <LORAWAN_Send+0x34>
    c514:	9b00      	ldr	r3, [sp, #0]
    c516:	250e      	movs	r5, #14
    c518:	2b00      	cmp	r3, #0
    c51a:	d0d3      	beq.n	c4c4 <LORAWAN_Send+0x2c>
    c51c:	e7d7      	b.n	c4ce <LORAWAN_Send+0x36>
    c51e:	0023      	movs	r3, r4
    c520:	33f4      	adds	r3, #244	; 0xf4
    c522:	781b      	ldrb	r3, [r3, #0]
    c524:	2b04      	cmp	r3, #4
    c526:	d01d      	beq.n	c564 <LORAWAN_Send+0xcc>
    c528:	0023      	movs	r3, r4
    c52a:	33f4      	adds	r3, #244	; 0xf4
    c52c:	781b      	ldrb	r3, [r3, #0]
    c52e:	2b01      	cmp	r3, #1
    c530:	d105      	bne.n	c53e <LORAWAN_Send+0xa6>
    c532:	0023      	movs	r3, r4
    c534:	337c      	adds	r3, #124	; 0x7c
    c536:	781a      	ldrb	r2, [r3, #0]
    c538:	230e      	movs	r3, #14
    c53a:	421a      	tst	r2, r3
    c53c:	d1c1      	bne.n	c4c2 <LORAWAN_Send+0x2a>
    c53e:	0023      	movs	r3, r4
    c540:	33fc      	adds	r3, #252	; 0xfc
    c542:	2f00      	cmp	r7, #0
    c544:	d113      	bne.n	c56e <LORAWAN_Send+0xd6>
    c546:	2508      	movs	r5, #8
    c548:	601e      	str	r6, [r3, #0]
    c54a:	2385      	movs	r3, #133	; 0x85
    c54c:	2200      	movs	r2, #0
    c54e:	009b      	lsls	r3, r3, #2
    c550:	54e2      	strb	r2, [r4, r3]
    c552:	2001      	movs	r0, #1
    c554:	4b0c      	ldr	r3, [pc, #48]	; (c588 <LORAWAN_Send+0xf0>)
    c556:	4798      	blx	r3
    c558:	2320      	movs	r3, #32
    c55a:	348c      	adds	r4, #140	; 0x8c
    c55c:	7822      	ldrb	r2, [r4, #0]
    c55e:	4313      	orrs	r3, r2
    c560:	7023      	strb	r3, [r4, #0]
    c562:	e7af      	b.n	c4c4 <LORAWAN_Send+0x2c>
    c564:	4b09      	ldr	r3, [pc, #36]	; (c58c <LORAWAN_Send+0xf4>)
    c566:	4798      	blx	r3
    c568:	2808      	cmp	r0, #8
    c56a:	d1aa      	bne.n	c4c2 <LORAWAN_Send+0x2a>
    c56c:	e7dc      	b.n	c528 <LORAWAN_Send+0x90>
    c56e:	2200      	movs	r2, #0
    c570:	2511      	movs	r5, #17
    c572:	601a      	str	r2, [r3, #0]
    c574:	e7e9      	b.n	c54a <LORAWAN_Send+0xb2>
    c576:	46c0      	nop			; (mov r8, r8)
    c578:	200019fc 	.word	0x200019fc
    c57c:	0000a0e1 	.word	0x0000a0e1
    c580:	0000bd1d 	.word	0x0000bd1d
    c584:	0000bdc5 	.word	0x0000bdc5
    c588:	000108d9 	.word	0x000108d9
    c58c:	00010045 	.word	0x00010045

0000c590 <AutomaticReplyCallback>:
    c590:	b510      	push	{r4, lr}
    c592:	4c0d      	ldr	r4, [pc, #52]	; (c5c8 <AutomaticReplyCallback+0x38>)
    c594:	0023      	movs	r3, r4
    c596:	33f4      	adds	r3, #244	; 0xf4
    c598:	781b      	ldrb	r3, [r3, #0]
    c59a:	2b01      	cmp	r3, #1
    c59c:	d10e      	bne.n	c5bc <AutomaticReplyCallback+0x2c>
    c59e:	0022      	movs	r2, r4
    c5a0:	210e      	movs	r1, #14
    c5a2:	327c      	adds	r2, #124	; 0x7c
    c5a4:	7813      	ldrb	r3, [r2, #0]
    c5a6:	438b      	bics	r3, r1
    c5a8:	7013      	strb	r3, [r2, #0]
    c5aa:	4b08      	ldr	r3, [pc, #32]	; (c5cc <AutomaticReplyCallback+0x3c>)
    c5ac:	2000      	movs	r0, #0
    c5ae:	4798      	blx	r3
    c5b0:	2208      	movs	r2, #8
    c5b2:	348c      	adds	r4, #140	; 0x8c
    c5b4:	7823      	ldrb	r3, [r4, #0]
    c5b6:	4393      	bics	r3, r2
    c5b8:	7023      	strb	r3, [r4, #0]
    c5ba:	bd10      	pop	{r4, pc}
    c5bc:	2b04      	cmp	r3, #4
    c5be:	d1f4      	bne.n	c5aa <AutomaticReplyCallback+0x1a>
    c5c0:	4b03      	ldr	r3, [pc, #12]	; (c5d0 <AutomaticReplyCallback+0x40>)
    c5c2:	4798      	blx	r3
    c5c4:	e7f1      	b.n	c5aa <AutomaticReplyCallback+0x1a>
    c5c6:	46c0      	nop			; (mov r8, r8)
    c5c8:	200019fc 	.word	0x200019fc
    c5cc:	0000c499 	.word	0x0000c499
    c5d0:	00011361 	.word	0x00011361

0000c5d4 <LorawanLinkCheckConfigure>:
    c5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c5d6:	23fa      	movs	r3, #250	; 0xfa
    c5d8:	4c21      	ldr	r4, [pc, #132]	; (c660 <LorawanLinkCheckConfigure+0x8c>)
    c5da:	009b      	lsls	r3, r3, #2
    c5dc:	0022      	movs	r2, r4
    c5de:	0025      	movs	r5, r4
    c5e0:	4343      	muls	r3, r0
    c5e2:	3288      	adds	r2, #136	; 0x88
    c5e4:	0006      	movs	r6, r0
    c5e6:	2102      	movs	r1, #2
    c5e8:	2000      	movs	r0, #0
    c5ea:	4f1e      	ldr	r7, [pc, #120]	; (c664 <LorawanLinkCheckConfigure+0x90>)
    c5ec:	6013      	str	r3, [r2, #0]
    c5ee:	357c      	adds	r5, #124	; 0x7c
    c5f0:	47b8      	blx	r7
    c5f2:	2e00      	cmp	r6, #0
    c5f4:	d127      	bne.n	c646 <LorawanLinkCheckConfigure+0x72>
    c5f6:	0023      	movs	r3, r4
    c5f8:	33e7      	adds	r3, #231	; 0xe7
    c5fa:	7818      	ldrb	r0, [r3, #0]
    c5fc:	4b1a      	ldr	r3, [pc, #104]	; (c668 <LorawanLinkCheckConfigure+0x94>)
    c5fe:	4798      	blx	r3
    c600:	2202      	movs	r2, #2
    c602:	786b      	ldrb	r3, [r5, #1]
    c604:	210b      	movs	r1, #11
    c606:	4393      	bics	r3, r2
    c608:	706b      	strb	r3, [r5, #1]
    c60a:	2001      	movs	r0, #1
    c60c:	47b8      	blx	r7
    c60e:	0023      	movs	r3, r4
    c610:	2701      	movs	r7, #1
    c612:	33d8      	adds	r3, #216	; 0xd8
    c614:	781b      	ldrb	r3, [r3, #0]
    c616:	0030      	movs	r0, r6
    c618:	0032      	movs	r2, r6
    c61a:	36ff      	adds	r6, #255	; 0xff
    c61c:	429a      	cmp	r2, r3
    c61e:	d304      	bcc.n	c62a <LorawanLinkCheckConfigure+0x56>
    c620:	2800      	cmp	r0, #0
    c622:	d001      	beq.n	c628 <LorawanLinkCheckConfigure+0x54>
    c624:	34d8      	adds	r4, #216	; 0xd8
    c626:	7023      	strb	r3, [r4, #0]
    c628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c62a:	2103      	movs	r1, #3
    c62c:	4351      	muls	r1, r2
    c62e:	1861      	adds	r1, r4, r1
    c630:	3191      	adds	r1, #145	; 0x91
    c632:	780d      	ldrb	r5, [r1, #0]
    c634:	2d02      	cmp	r5, #2
    c636:	d103      	bne.n	c640 <LorawanLinkCheckConfigure+0x6c>
    c638:	0038      	movs	r0, r7
    c63a:	3b01      	subs	r3, #1
    c63c:	700e      	strb	r6, [r1, #0]
    c63e:	b2db      	uxtb	r3, r3
    c640:	3201      	adds	r2, #1
    c642:	b2d2      	uxtb	r2, r2
    c644:	e7ea      	b.n	c61c <LorawanLinkCheckConfigure+0x48>
    c646:	2302      	movs	r3, #2
    c648:	786a      	ldrb	r2, [r5, #1]
    c64a:	210b      	movs	r1, #11
    c64c:	4313      	orrs	r3, r2
    c64e:	706b      	strb	r3, [r5, #1]
    c650:	2001      	movs	r0, #1
    c652:	47b8      	blx	r7
    c654:	782b      	ldrb	r3, [r5, #0]
    c656:	07db      	lsls	r3, r3, #31
    c658:	d5e6      	bpl.n	c628 <LorawanLinkCheckConfigure+0x54>
    c65a:	4b04      	ldr	r3, [pc, #16]	; (c66c <LorawanLinkCheckConfigure+0x98>)
    c65c:	4798      	blx	r3
    c65e:	e7e3      	b.n	c628 <LorawanLinkCheckConfigure+0x54>
    c660:	200019fc 	.word	0x200019fc
    c664:	0000a0e1 	.word	0x0000a0e1
    c668:	0000b1cd 	.word	0x0000b1cd
    c66c:	0000c22d 	.word	0x0000c22d

0000c670 <EncodeDeviceTimeReq>:
    c670:	4b08      	ldr	r3, [pc, #32]	; (c694 <EncodeDeviceTimeReq+0x24>)
    c672:	b510      	push	{r4, lr}
    c674:	001c      	movs	r4, r3
    c676:	34d8      	adds	r4, #216	; 0xd8
    c678:	7822      	ldrb	r2, [r4, #0]
    c67a:	2015      	movs	r0, #21
    c67c:	2a0f      	cmp	r2, #15
    c67e:	d808      	bhi.n	c692 <EncodeDeviceTimeReq+0x22>
    c680:	2103      	movs	r1, #3
    c682:	4351      	muls	r1, r2
    c684:	185b      	adds	r3, r3, r1
    c686:	210d      	movs	r1, #13
    c688:	3391      	adds	r3, #145	; 0x91
    c68a:	3201      	adds	r2, #1
    c68c:	7019      	strb	r1, [r3, #0]
    c68e:	7022      	strb	r2, [r4, #0]
    c690:	380d      	subs	r0, #13
    c692:	bd10      	pop	{r4, pc}
    c694:	200019fc 	.word	0x200019fc

0000c698 <UpdateCurrentDataRate>:
    c698:	b510      	push	{r4, lr}
    c69a:	4b04      	ldr	r3, [pc, #16]	; (c6ac <UpdateCurrentDataRate+0x14>)
    c69c:	210c      	movs	r1, #12
    c69e:	33df      	adds	r3, #223	; 0xdf
    c6a0:	7018      	strb	r0, [r3, #0]
    c6a2:	2001      	movs	r0, #1
    c6a4:	4b02      	ldr	r3, [pc, #8]	; (c6b0 <UpdateCurrentDataRate+0x18>)
    c6a6:	4798      	blx	r3
    c6a8:	bd10      	pop	{r4, pc}
    c6aa:	46c0      	nop			; (mov r8, r8)
    c6ac:	200019fc 	.word	0x200019fc
    c6b0:	0000a0e1 	.word	0x0000a0e1

0000c6b4 <UpdateDLSettings>:
    c6b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c6b6:	466b      	mov	r3, sp
    c6b8:	1dde      	adds	r6, r3, #7
    c6ba:	1d9c      	adds	r4, r3, #6
    c6bc:	71d8      	strb	r0, [r3, #7]
    c6be:	7021      	strb	r1, [r4, #0]
    c6c0:	2017      	movs	r0, #23
    c6c2:	0031      	movs	r1, r6
    c6c4:	4d0c      	ldr	r5, [pc, #48]	; (c6f8 <UpdateDLSettings+0x44>)
    c6c6:	47a8      	blx	r5
    c6c8:	2808      	cmp	r0, #8
    c6ca:	d107      	bne.n	c6dc <UpdateDLSettings+0x28>
    c6cc:	4b0b      	ldr	r3, [pc, #44]	; (c6fc <UpdateDLSettings+0x48>)
    c6ce:	7832      	ldrb	r2, [r6, #0]
    c6d0:	336e      	adds	r3, #110	; 0x6e
    c6d2:	701a      	strb	r2, [r3, #0]
    c6d4:	2100      	movs	r1, #0
    c6d6:	3807      	subs	r0, #7
    c6d8:	4b09      	ldr	r3, [pc, #36]	; (c700 <UpdateDLSettings+0x4c>)
    c6da:	4798      	blx	r3
    c6dc:	0021      	movs	r1, r4
    c6de:	2018      	movs	r0, #24
    c6e0:	47a8      	blx	r5
    c6e2:	2808      	cmp	r0, #8
    c6e4:	d107      	bne.n	c6f6 <UpdateDLSettings+0x42>
    c6e6:	2101      	movs	r1, #1
    c6e8:	4b04      	ldr	r3, [pc, #16]	; (c6fc <UpdateDLSettings+0x48>)
    c6ea:	7822      	ldrb	r2, [r4, #0]
    c6ec:	33ee      	adds	r3, #238	; 0xee
    c6ee:	701a      	strb	r2, [r3, #0]
    c6f0:	0008      	movs	r0, r1
    c6f2:	4b03      	ldr	r3, [pc, #12]	; (c700 <UpdateDLSettings+0x4c>)
    c6f4:	4798      	blx	r3
    c6f6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    c6f8:	00009ae5 	.word	0x00009ae5
    c6fc:	200019fc 	.word	0x200019fc
    c700:	0000a0e1 	.word	0x0000a0e1

0000c704 <UpdateTxPower>:
    c704:	b510      	push	{r4, lr}
    c706:	4b04      	ldr	r3, [pc, #16]	; (c718 <UpdateTxPower+0x14>)
    c708:	210a      	movs	r1, #10
    c70a:	33e1      	adds	r3, #225	; 0xe1
    c70c:	7018      	strb	r0, [r3, #0]
    c70e:	2000      	movs	r0, #0
    c710:	4b02      	ldr	r3, [pc, #8]	; (c71c <UpdateTxPower+0x18>)
    c712:	4798      	blx	r3
    c714:	bd10      	pop	{r4, pc}
    c716:	46c0      	nop			; (mov r8, r8)
    c718:	200019fc 	.word	0x200019fc
    c71c:	0000a0e1 	.word	0x0000a0e1

0000c720 <UpdateRetransmissionAckTimeoutState>:
    c720:	4b10      	ldr	r3, [pc, #64]	; (c764 <UpdateRetransmissionAckTimeoutState+0x44>)
    c722:	b513      	push	{r0, r1, r4, lr}
    c724:	001a      	movs	r2, r3
    c726:	32f4      	adds	r2, #244	; 0xf4
    c728:	7812      	ldrb	r2, [r2, #0]
    c72a:	2a01      	cmp	r2, #1
    c72c:	d108      	bne.n	c740 <UpdateRetransmissionAckTimeoutState+0x20>
    c72e:	0018      	movs	r0, r3
    c730:	210e      	movs	r1, #14
    c732:	307c      	adds	r0, #124	; 0x7c
    c734:	7802      	ldrb	r2, [r0, #0]
    c736:	438a      	bics	r2, r1
    c738:	0011      	movs	r1, r2
    c73a:	220c      	movs	r2, #12
    c73c:	430a      	orrs	r2, r1
    c73e:	7002      	strb	r2, [r0, #0]
    c740:	001a      	movs	r2, r3
    c742:	32d2      	adds	r2, #210	; 0xd2
    c744:	8811      	ldrh	r1, [r2, #0]
    c746:	4a08      	ldr	r2, [pc, #32]	; (c768 <UpdateRetransmissionAckTimeoutState+0x48>)
    c748:	4c08      	ldr	r4, [pc, #32]	; (c76c <UpdateRetransmissionAckTimeoutState+0x4c>)
    c74a:	5c9a      	ldrb	r2, [r3, r2]
    c74c:	33e8      	adds	r3, #232	; 0xe8
    c74e:	1a8a      	subs	r2, r1, r2
    c750:	21fa      	movs	r1, #250	; 0xfa
    c752:	0089      	lsls	r1, r1, #2
    c754:	4351      	muls	r1, r2
    c756:	2200      	movs	r2, #0
    c758:	7818      	ldrb	r0, [r3, #0]
    c75a:	9200      	str	r2, [sp, #0]
    c75c:	4b04      	ldr	r3, [pc, #16]	; (c770 <UpdateRetransmissionAckTimeoutState+0x50>)
    c75e:	47a0      	blx	r4
    c760:	bd13      	pop	{r0, r1, r4, pc}
    c762:	46c0      	nop			; (mov r8, r8)
    c764:	200019fc 	.word	0x200019fc
    c768:	0000021f 	.word	0x0000021f
    c76c:	0000aeb5 	.word	0x0000aeb5
    c770:	0000e46d 	.word	0x0000e46d

0000c774 <UpdateReceiveWindow2Parameters>:
    c774:	4b06      	ldr	r3, [pc, #24]	; (c790 <UpdateReceiveWindow2Parameters+0x1c>)
    c776:	b510      	push	{r4, lr}
    c778:	001a      	movs	r2, r3
    c77a:	336a      	adds	r3, #106	; 0x6a
    c77c:	8018      	strh	r0, [r3, #0]
    c77e:	326e      	adds	r2, #110	; 0x6e
    c780:	0c00      	lsrs	r0, r0, #16
    c782:	8058      	strh	r0, [r3, #2]
    c784:	7011      	strb	r1, [r2, #0]
    c786:	2001      	movs	r0, #1
    c788:	2100      	movs	r1, #0
    c78a:	4b02      	ldr	r3, [pc, #8]	; (c794 <UpdateReceiveWindow2Parameters+0x20>)
    c78c:	4798      	blx	r3
    c78e:	bd10      	pop	{r4, pc}
    c790:	200019fc 	.word	0x200019fc
    c794:	0000a0e1 	.word	0x0000a0e1

0000c798 <ResetParametersForConfirmedTransmission>:
    c798:	4b0a      	ldr	r3, [pc, #40]	; (c7c4 <ResetParametersForConfirmedTransmission+0x2c>)
    c79a:	001a      	movs	r2, r3
    c79c:	32f4      	adds	r2, #244	; 0xf4
    c79e:	7812      	ldrb	r2, [r2, #0]
    c7a0:	2a01      	cmp	r2, #1
    c7a2:	d105      	bne.n	c7b0 <ResetParametersForConfirmedTransmission+0x18>
    c7a4:	0019      	movs	r1, r3
    c7a6:	200e      	movs	r0, #14
    c7a8:	317c      	adds	r1, #124	; 0x7c
    c7aa:	780a      	ldrb	r2, [r1, #0]
    c7ac:	4382      	bics	r2, r0
    c7ae:	700a      	strb	r2, [r1, #0]
    c7b0:	001a      	movs	r2, r3
    c7b2:	2100      	movs	r1, #0
    c7b4:	338c      	adds	r3, #140	; 0x8c
    c7b6:	32dc      	adds	r2, #220	; 0xdc
    c7b8:	7011      	strb	r1, [r2, #0]
    c7ba:	781a      	ldrb	r2, [r3, #0]
    c7bc:	3101      	adds	r1, #1
    c7be:	438a      	bics	r2, r1
    c7c0:	701a      	strb	r2, [r3, #0]
    c7c2:	4770      	bx	lr
    c7c4:	200019fc 	.word	0x200019fc

0000c7c8 <ResetParametersForUnconfirmedTransmission>:
    c7c8:	4b07      	ldr	r3, [pc, #28]	; (c7e8 <ResetParametersForUnconfirmedTransmission+0x20>)
    c7ca:	001a      	movs	r2, r3
    c7cc:	32f4      	adds	r2, #244	; 0xf4
    c7ce:	7812      	ldrb	r2, [r2, #0]
    c7d0:	2a01      	cmp	r2, #1
    c7d2:	d105      	bne.n	c7e0 <ResetParametersForUnconfirmedTransmission+0x18>
    c7d4:	0019      	movs	r1, r3
    c7d6:	200e      	movs	r0, #14
    c7d8:	317c      	adds	r1, #124	; 0x7c
    c7da:	780a      	ldrb	r2, [r1, #0]
    c7dc:	4382      	bics	r2, r0
    c7de:	700a      	strb	r2, [r1, #0]
    c7e0:	2200      	movs	r2, #0
    c7e2:	33db      	adds	r3, #219	; 0xdb
    c7e4:	701a      	strb	r2, [r3, #0]
    c7e6:	4770      	bx	lr
    c7e8:	200019fc 	.word	0x200019fc

0000c7ec <SetJoinFailState>:
    c7ec:	b570      	push	{r4, r5, r6, lr}
    c7ee:	4c15      	ldr	r4, [pc, #84]	; (c844 <SetJoinFailState+0x58>)
    c7f0:	2604      	movs	r6, #4
    c7f2:	0025      	movs	r5, r4
    c7f4:	358c      	adds	r5, #140	; 0x8c
    c7f6:	782a      	ldrb	r2, [r5, #0]
    c7f8:	0021      	movs	r1, r4
    c7fa:	43b2      	bics	r2, r6
    c7fc:	702a      	strb	r2, [r5, #0]
    c7fe:	22f0      	movs	r2, #240	; 0xf0
    c800:	317c      	adds	r1, #124	; 0x7c
    c802:	780b      	ldrb	r3, [r1, #0]
    c804:	4013      	ands	r3, r2
    c806:	700b      	strb	r3, [r1, #0]
    c808:	0023      	movs	r3, r4
    c80a:	33ff      	adds	r3, #255	; 0xff
    c80c:	7c5b      	ldrb	r3, [r3, #17]
    c80e:	069b      	lsls	r3, r3, #26
    c810:	d503      	bpl.n	c81a <SetJoinFailState+0x2e>
    c812:	0023      	movs	r3, r4
    c814:	2200      	movs	r2, #0
    c816:	337b      	adds	r3, #123	; 0x7b
    c818:	701a      	strb	r2, [r3, #0]
    c81a:	490b      	ldr	r1, [pc, #44]	; (c848 <SetJoinFailState+0x5c>)
    c81c:	794a      	ldrb	r2, [r1, #5]
    c81e:	790b      	ldrb	r3, [r1, #4]
    c820:	0212      	lsls	r2, r2, #8
    c822:	431a      	orrs	r2, r3
    c824:	798b      	ldrb	r3, [r1, #6]
    c826:	041b      	lsls	r3, r3, #16
    c828:	431a      	orrs	r2, r3
    c82a:	79cb      	ldrb	r3, [r1, #7]
    c82c:	061b      	lsls	r3, r3, #24
    c82e:	4313      	orrs	r3, r2
    c830:	d000      	beq.n	c834 <SetJoinFailState+0x48>
    c832:	4798      	blx	r3
    c834:	2300      	movs	r3, #0
    c836:	34f0      	adds	r4, #240	; 0xf0
    c838:	7023      	strb	r3, [r4, #0]
    c83a:	210b      	movs	r1, #11
    c83c:	4b03      	ldr	r3, [pc, #12]	; (c84c <SetJoinFailState+0x60>)
    c83e:	2001      	movs	r0, #1
    c840:	4798      	blx	r3
    c842:	bd70      	pop	{r4, r5, r6, pc}
    c844:	200019fc 	.word	0x200019fc
    c848:	20001d44 	.word	0x20001d44
    c84c:	0000a0e1 	.word	0x0000a0e1

0000c850 <ExecuteRxParamSetupReq>:
    c850:	b5f0      	push	{r4, r5, r6, r7, lr}
    c852:	b085      	sub	sp, #20
    c854:	7805      	ldrb	r5, [r0, #0]
    c856:	0004      	movs	r4, r0
    c858:	1c41      	adds	r1, r0, #1
    c85a:	2204      	movs	r2, #4
    c85c:	4b36      	ldr	r3, [pc, #216]	; (c938 <ExecuteRxParamSetupReq+0xe8>)
    c85e:	a803      	add	r0, sp, #12
    c860:	4798      	blx	r3
    c862:	2264      	movs	r2, #100	; 0x64
    c864:	9b03      	ldr	r3, [sp, #12]
    c866:	a903      	add	r1, sp, #12
    c868:	021b      	lsls	r3, r3, #8
    c86a:	0a1b      	lsrs	r3, r3, #8
    c86c:	4353      	muls	r3, r2
    c86e:	9303      	str	r3, [sp, #12]
    c870:	1d23      	adds	r3, r4, #4
    c872:	9301      	str	r3, [sp, #4]
    c874:	072b      	lsls	r3, r5, #28
    c876:	0f1b      	lsrs	r3, r3, #28
    c878:	b2da      	uxtb	r2, r3
    c87a:	9200      	str	r2, [sp, #0]
    c87c:	aa02      	add	r2, sp, #8
    c87e:	1c96      	adds	r6, r2, #2
    c880:	066d      	lsls	r5, r5, #25
    c882:	7033      	strb	r3, [r6, #0]
    c884:	1cd7      	adds	r7, r2, #3
    c886:	0f6d      	lsrs	r5, r5, #29
    c888:	2001      	movs	r0, #1
    c88a:	4b2c      	ldr	r3, [pc, #176]	; (c93c <ExecuteRxParamSetupReq+0xec>)
    c88c:	703d      	strb	r5, [r7, #0]
    c88e:	4798      	blx	r3
    c890:	4c2b      	ldr	r4, [pc, #172]	; (c940 <ExecuteRxParamSetupReq+0xf0>)
    c892:	2808      	cmp	r0, #8
    c894:	d109      	bne.n	c8aa <ExecuteRxParamSetupReq+0x5a>
    c896:	0023      	movs	r3, r4
    c898:	33d8      	adds	r3, #216	; 0xd8
    c89a:	781a      	ldrb	r2, [r3, #0]
    c89c:	2303      	movs	r3, #3
    c89e:	4353      	muls	r3, r2
    c8a0:	18e3      	adds	r3, r4, r3
    c8a2:	3390      	adds	r3, #144	; 0x90
    c8a4:	789a      	ldrb	r2, [r3, #2]
    c8a6:	4310      	orrs	r0, r2
    c8a8:	7098      	strb	r0, [r3, #2]
    c8aa:	0031      	movs	r1, r6
    c8ac:	200f      	movs	r0, #15
    c8ae:	4e23      	ldr	r6, [pc, #140]	; (c93c <ExecuteRxParamSetupReq+0xec>)
    c8b0:	47b0      	blx	r6
    c8b2:	2808      	cmp	r0, #8
    c8b4:	d10a      	bne.n	c8cc <ExecuteRxParamSetupReq+0x7c>
    c8b6:	0023      	movs	r3, r4
    c8b8:	33d8      	adds	r3, #216	; 0xd8
    c8ba:	781a      	ldrb	r2, [r3, #0]
    c8bc:	2303      	movs	r3, #3
    c8be:	4353      	muls	r3, r2
    c8c0:	2210      	movs	r2, #16
    c8c2:	18e3      	adds	r3, r4, r3
    c8c4:	3390      	adds	r3, #144	; 0x90
    c8c6:	7899      	ldrb	r1, [r3, #2]
    c8c8:	430a      	orrs	r2, r1
    c8ca:	709a      	strb	r2, [r3, #2]
    c8cc:	0039      	movs	r1, r7
    c8ce:	2018      	movs	r0, #24
    c8d0:	47b0      	blx	r6
    c8d2:	2808      	cmp	r0, #8
    c8d4:	d10a      	bne.n	c8ec <ExecuteRxParamSetupReq+0x9c>
    c8d6:	0023      	movs	r3, r4
    c8d8:	33d8      	adds	r3, #216	; 0xd8
    c8da:	781a      	ldrb	r2, [r3, #0]
    c8dc:	2303      	movs	r3, #3
    c8de:	4353      	muls	r3, r2
    c8e0:	2220      	movs	r2, #32
    c8e2:	18e3      	adds	r3, r4, r3
    c8e4:	3390      	adds	r3, #144	; 0x90
    c8e6:	7899      	ldrb	r1, [r3, #2]
    c8e8:	430a      	orrs	r2, r1
    c8ea:	709a      	strb	r2, [r3, #2]
    c8ec:	0023      	movs	r3, r4
    c8ee:	33d8      	adds	r3, #216	; 0xd8
    c8f0:	781a      	ldrb	r2, [r3, #0]
    c8f2:	2303      	movs	r3, #3
    c8f4:	4353      	muls	r3, r2
    c8f6:	18e3      	adds	r3, r4, r3
    c8f8:	3390      	adds	r3, #144	; 0x90
    c8fa:	789e      	ldrb	r6, [r3, #2]
    c8fc:	06f3      	lsls	r3, r6, #27
    c8fe:	d518      	bpl.n	c932 <ExecuteRxParamSetupReq+0xe2>
    c900:	0733      	lsls	r3, r6, #28
    c902:	d516      	bpl.n	c932 <ExecuteRxParamSetupReq+0xe2>
    c904:	06b6      	lsls	r6, r6, #26
    c906:	0ff6      	lsrs	r6, r6, #31
    c908:	2e01      	cmp	r6, #1
    c90a:	d112      	bne.n	c932 <ExecuteRxParamSetupReq+0xe2>
    c90c:	0023      	movs	r3, r4
    c90e:	33ee      	adds	r3, #238	; 0xee
    c910:	701d      	strb	r5, [r3, #0]
    c912:	0031      	movs	r1, r6
    c914:	0030      	movs	r0, r6
    c916:	4d0b      	ldr	r5, [pc, #44]	; (c944 <ExecuteRxParamSetupReq+0xf4>)
    c918:	47a8      	blx	r5
    c91a:	9900      	ldr	r1, [sp, #0]
    c91c:	9803      	ldr	r0, [sp, #12]
    c91e:	4b0a      	ldr	r3, [pc, #40]	; (c948 <ExecuteRxParamSetupReq+0xf8>)
    c920:	4798      	blx	r3
    c922:	2340      	movs	r3, #64	; 0x40
    c924:	347c      	adds	r4, #124	; 0x7c
    c926:	7862      	ldrb	r2, [r4, #1]
    c928:	210b      	movs	r1, #11
    c92a:	4313      	orrs	r3, r2
    c92c:	7063      	strb	r3, [r4, #1]
    c92e:	0030      	movs	r0, r6
    c930:	47a8      	blx	r5
    c932:	9801      	ldr	r0, [sp, #4]
    c934:	b005      	add	sp, #20
    c936:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c938:	00015bd5 	.word	0x00015bd5
    c93c:	00009ae5 	.word	0x00009ae5
    c940:	200019fc 	.word	0x200019fc
    c944:	0000a0e1 	.word	0x0000a0e1
    c948:	0000c775 	.word	0x0000c775

0000c94c <ExecuteDutyCycle>:
    c94c:	b570      	push	{r4, r5, r6, lr}
    c94e:	7803      	ldrb	r3, [r0, #0]
    c950:	1c46      	adds	r6, r0, #1
    c952:	2b0f      	cmp	r3, #15
    c954:	d80f      	bhi.n	c976 <ExecuteDutyCycle+0x2a>
    c956:	4c09      	ldr	r4, [pc, #36]	; (c97c <ExecuteDutyCycle+0x30>)
    c958:	210b      	movs	r1, #11
    c95a:	0022      	movs	r2, r4
    c95c:	2000      	movs	r0, #0
    c95e:	3290      	adds	r2, #144	; 0x90
    c960:	4d07      	ldr	r5, [pc, #28]	; (c980 <ExecuteDutyCycle+0x34>)
    c962:	7013      	strb	r3, [r2, #0]
    c964:	47a8      	blx	r5
    c966:	2320      	movs	r3, #32
    c968:	347c      	adds	r4, #124	; 0x7c
    c96a:	7862      	ldrb	r2, [r4, #1]
    c96c:	210b      	movs	r1, #11
    c96e:	4313      	orrs	r3, r2
    c970:	7063      	strb	r3, [r4, #1]
    c972:	2001      	movs	r0, #1
    c974:	47a8      	blx	r5
    c976:	0030      	movs	r0, r6
    c978:	bd70      	pop	{r4, r5, r6, pc}
    c97a:	46c0      	nop			; (mov r8, r8)
    c97c:	200019fc 	.word	0x200019fc
    c980:	0000a0e1 	.word	0x0000a0e1

0000c984 <ExecuteDlChannel>:
    c984:	b5f0      	push	{r4, r5, r6, r7, lr}
    c986:	b089      	sub	sp, #36	; 0x24
    c988:	7805      	ldrb	r5, [r0, #0]
    c98a:	ab02      	add	r3, sp, #8
    c98c:	1c41      	adds	r1, r0, #1
    c98e:	0007      	movs	r7, r0
    c990:	719d      	strb	r5, [r3, #6]
    c992:	1d9e      	adds	r6, r3, #6
    c994:	2204      	movs	r2, #4
    c996:	4b23      	ldr	r3, [pc, #140]	; (ca24 <ExecuteDlChannel+0xa0>)
    c998:	a805      	add	r0, sp, #20
    c99a:	4798      	blx	r3
    c99c:	9b05      	ldr	r3, [sp, #20]
    c99e:	a904      	add	r1, sp, #16
    c9a0:	021c      	lsls	r4, r3, #8
    c9a2:	2364      	movs	r3, #100	; 0x64
    c9a4:	0a24      	lsrs	r4, r4, #8
    c9a6:	435c      	muls	r4, r3
    c9a8:	1d3b      	adds	r3, r7, #4
    c9aa:	9301      	str	r3, [sp, #4]
    c9ac:	2301      	movs	r3, #1
    c9ae:	2015      	movs	r0, #21
    c9b0:	704b      	strb	r3, [r1, #1]
    c9b2:	4b1d      	ldr	r3, [pc, #116]	; (ca28 <ExecuteDlChannel+0xa4>)
    c9b4:	9405      	str	r4, [sp, #20]
    c9b6:	700d      	strb	r5, [r1, #0]
    c9b8:	4798      	blx	r3
    c9ba:	2808      	cmp	r0, #8
    c9bc:	d12f      	bne.n	ca1e <ExecuteDlChannel+0x9a>
    c9be:	ab02      	add	r3, sp, #8
    c9c0:	1ddd      	adds	r5, r3, #7
    c9c2:	2300      	movs	r3, #0
    c9c4:	702b      	strb	r3, [r5, #0]
    c9c6:	7833      	ldrb	r3, [r6, #0]
    c9c8:	af06      	add	r7, sp, #24
    c9ca:	713b      	strb	r3, [r7, #4]
    c9cc:	002a      	movs	r2, r5
    c9ce:	0031      	movs	r1, r6
    c9d0:	300e      	adds	r0, #14
    c9d2:	4b16      	ldr	r3, [pc, #88]	; (ca2c <ExecuteDlChannel+0xa8>)
    c9d4:	9406      	str	r4, [sp, #24]
    c9d6:	4798      	blx	r3
    c9d8:	280a      	cmp	r0, #10
    c9da:	d00d      	beq.n	c9f8 <ExecuteDlChannel+0x74>
    c9dc:	782a      	ldrb	r2, [r5, #0]
    c9de:	2a01      	cmp	r2, #1
    c9e0:	d10a      	bne.n	c9f8 <ExecuteDlChannel+0x74>
    c9e2:	4b13      	ldr	r3, [pc, #76]	; (ca30 <ExecuteDlChannel+0xac>)
    c9e4:	0019      	movs	r1, r3
    c9e6:	31d8      	adds	r1, #216	; 0xd8
    c9e8:	7808      	ldrb	r0, [r1, #0]
    c9ea:	2103      	movs	r1, #3
    c9ec:	4341      	muls	r1, r0
    c9ee:	185b      	adds	r3, r3, r1
    c9f0:	3390      	adds	r3, #144	; 0x90
    c9f2:	78d9      	ldrb	r1, [r3, #3]
    c9f4:	430a      	orrs	r2, r1
    c9f6:	70da      	strb	r2, [r3, #3]
    c9f8:	0039      	movs	r1, r7
    c9fa:	2034      	movs	r0, #52	; 0x34
    c9fc:	4b0d      	ldr	r3, [pc, #52]	; (ca34 <ExecuteDlChannel+0xb0>)
    c9fe:	4798      	blx	r3
    ca00:	2808      	cmp	r0, #8
    ca02:	d10c      	bne.n	ca1e <ExecuteDlChannel+0x9a>
    ca04:	4b0a      	ldr	r3, [pc, #40]	; (ca30 <ExecuteDlChannel+0xac>)
    ca06:	001a      	movs	r2, r3
    ca08:	32d8      	adds	r2, #216	; 0xd8
    ca0a:	7811      	ldrb	r1, [r2, #0]
    ca0c:	2203      	movs	r2, #3
    ca0e:	434a      	muls	r2, r1
    ca10:	189b      	adds	r3, r3, r2
    ca12:	2280      	movs	r2, #128	; 0x80
    ca14:	3390      	adds	r3, #144	; 0x90
    ca16:	7899      	ldrb	r1, [r3, #2]
    ca18:	4252      	negs	r2, r2
    ca1a:	430a      	orrs	r2, r1
    ca1c:	709a      	strb	r2, [r3, #2]
    ca1e:	9801      	ldr	r0, [sp, #4]
    ca20:	b009      	add	sp, #36	; 0x24
    ca22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca24:	00015bd5 	.word	0x00015bd5
    ca28:	00009ae5 	.word	0x00009ae5
    ca2c:	00009ac9 	.word	0x00009ac9
    ca30:	200019fc 	.word	0x200019fc
    ca34:	00009bf1 	.word	0x00009bf1

0000ca38 <ExecuteTxParamSetup>:
    ca38:	220f      	movs	r2, #15
    ca3a:	b513      	push	{r0, r1, r4, lr}
    ca3c:	7803      	ldrb	r3, [r0, #0]
    ca3e:	4c0f      	ldr	r4, [pc, #60]	; (ca7c <ExecuteTxParamSetup+0x44>)
    ca40:	401a      	ands	r2, r3
    ca42:	5ca2      	ldrb	r2, [r4, r2]
    ca44:	2401      	movs	r4, #1
    ca46:	a901      	add	r1, sp, #4
    ca48:	700a      	strb	r2, [r1, #0]
    ca4a:	111a      	asrs	r2, r3, #4
    ca4c:	115b      	asrs	r3, r3, #5
    ca4e:	4023      	ands	r3, r4
    ca50:	40a3      	lsls	r3, r4
    ca52:	4022      	ands	r2, r4
    ca54:	4313      	orrs	r3, r2
    ca56:	704b      	strb	r3, [r1, #1]
    ca58:	1904      	adds	r4, r0, r4
    ca5a:	4b09      	ldr	r3, [pc, #36]	; (ca80 <ExecuteTxParamSetup+0x48>)
    ca5c:	2035      	movs	r0, #53	; 0x35
    ca5e:	4798      	blx	r3
    ca60:	2808      	cmp	r0, #8
    ca62:	d009      	beq.n	ca78 <ExecuteTxParamSetup+0x40>
    ca64:	4b07      	ldr	r3, [pc, #28]	; (ca84 <ExecuteTxParamSetup+0x4c>)
    ca66:	001a      	movs	r2, r3
    ca68:	32d8      	adds	r2, #216	; 0xd8
    ca6a:	7811      	ldrb	r1, [r2, #0]
    ca6c:	2203      	movs	r2, #3
    ca6e:	434a      	muls	r2, r1
    ca70:	189b      	adds	r3, r3, r2
    ca72:	22ff      	movs	r2, #255	; 0xff
    ca74:	3391      	adds	r3, #145	; 0x91
    ca76:	701a      	strb	r2, [r3, #0]
    ca78:	0020      	movs	r0, r4
    ca7a:	bd16      	pop	{r1, r2, r4, pc}
    ca7c:	0001cc3f 	.word	0x0001cc3f
    ca80:	00009bf1 	.word	0x00009bf1
    ca84:	200019fc 	.word	0x200019fc

0000ca88 <ExecuteLinkAdr>:
    ca88:	220f      	movs	r2, #15
    ca8a:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca8c:	0005      	movs	r5, r0
    ca8e:	7803      	ldrb	r3, [r0, #0]
    ca90:	b089      	sub	sp, #36	; 0x24
    ca92:	401a      	ands	r2, r3
    ca94:	a905      	add	r1, sp, #20
    ca96:	700a      	strb	r2, [r1, #0]
    ca98:	aa04      	add	r2, sp, #16
    ca9a:	1d96      	adds	r6, r2, #6
    ca9c:	091b      	lsrs	r3, r3, #4
    ca9e:	7153      	strb	r3, [r2, #5]
    caa0:	1c41      	adds	r1, r0, #1
    caa2:	2202      	movs	r2, #2
    caa4:	0030      	movs	r0, r6
    caa6:	4b35      	ldr	r3, [pc, #212]	; (cb7c <ExecuteLinkAdr+0xf4>)
    caa8:	4798      	blx	r3
    caaa:	2201      	movs	r2, #1
    caac:	1d2b      	adds	r3, r5, #4
    caae:	9303      	str	r3, [sp, #12]
    cab0:	78eb      	ldrb	r3, [r5, #3]
    cab2:	4f33      	ldr	r7, [pc, #204]	; (cb80 <ExecuteLinkAdr+0xf8>)
    cab4:	4c33      	ldr	r4, [pc, #204]	; (cb84 <ExecuteLinkAdr+0xfc>)
    cab6:	065b      	lsls	r3, r3, #25
    cab8:	0f5b      	lsrs	r3, r3, #29
    caba:	9300      	str	r3, [sp, #0]
    cabc:	5d3b      	ldrb	r3, [r7, r4]
    cabe:	a906      	add	r1, sp, #24
    cac0:	4393      	bics	r3, r2
    cac2:	1892      	adds	r2, r2, r2
    cac4:	4393      	bics	r3, r2
    cac6:	3202      	adds	r2, #2
    cac8:	4393      	bics	r3, r2
    caca:	553b      	strb	r3, [r7, r4]
    cacc:	466b      	mov	r3, sp
    cace:	781b      	ldrb	r3, [r3, #0]
    cad0:	8836      	ldrh	r6, [r6, #0]
    cad2:	700b      	strb	r3, [r1, #0]
    cad4:	2038      	movs	r0, #56	; 0x38
    cad6:	4b2c      	ldr	r3, [pc, #176]	; (cb88 <ExecuteLinkAdr+0x100>)
    cad8:	804e      	strh	r6, [r1, #2]
    cada:	4798      	blx	r3
    cadc:	2808      	cmp	r0, #8
    cade:	d116      	bne.n	cb0e <ExecuteLinkAdr+0x86>
    cae0:	466b      	mov	r3, sp
    cae2:	781b      	ldrb	r3, [r3, #0]
    cae4:	a907      	add	r1, sp, #28
    cae6:	708b      	strb	r3, [r1, #2]
    cae8:	3014      	adds	r0, #20
    caea:	4b28      	ldr	r3, [pc, #160]	; (cb8c <ExecuteLinkAdr+0x104>)
    caec:	800e      	strh	r6, [r1, #0]
    caee:	4798      	blx	r3
    caf0:	2201      	movs	r2, #1
    caf2:	5d3b      	ldrb	r3, [r7, r4]
    caf4:	2010      	movs	r0, #16
    caf6:	4313      	orrs	r3, r2
    caf8:	553b      	strb	r3, [r7, r4]
    cafa:	ab04      	add	r3, sp, #16
    cafc:	1d59      	adds	r1, r3, #5
    cafe:	4b22      	ldr	r3, [pc, #136]	; (cb88 <ExecuteLinkAdr+0x100>)
    cb00:	4798      	blx	r3
    cb02:	2808      	cmp	r0, #8
    cb04:	d103      	bne.n	cb0e <ExecuteLinkAdr+0x86>
    cb06:	2202      	movs	r2, #2
    cb08:	5d3b      	ldrb	r3, [r7, r4]
    cb0a:	4313      	orrs	r3, r2
    cb0c:	553b      	strb	r3, [r7, r4]
    cb0e:	af05      	add	r7, sp, #20
    cb10:	4b1d      	ldr	r3, [pc, #116]	; (cb88 <ExecuteLinkAdr+0x100>)
    cb12:	0039      	movs	r1, r7
    cb14:	201d      	movs	r0, #29
    cb16:	4798      	blx	r3
    cb18:	4b19      	ldr	r3, [pc, #100]	; (cb80 <ExecuteLinkAdr+0xf8>)
    cb1a:	2808      	cmp	r0, #8
    cb1c:	d103      	bne.n	cb26 <ExecuteLinkAdr+0x9e>
    cb1e:	2204      	movs	r2, #4
    cb20:	5d19      	ldrb	r1, [r3, r4]
    cb22:	430a      	orrs	r2, r1
    cb24:	551a      	strb	r2, [r3, r4]
    cb26:	2207      	movs	r2, #7
    cb28:	5d19      	ldrb	r1, [r3, r4]
    cb2a:	4011      	ands	r1, r2
    cb2c:	4291      	cmp	r1, r2
    cb2e:	d11d      	bne.n	cb6c <ExecuteLinkAdr+0xe4>
    cb30:	4a17      	ldr	r2, [pc, #92]	; (cb90 <ExecuteLinkAdr+0x108>)
    cb32:	2470      	movs	r4, #112	; 0x70
    cb34:	549e      	strb	r6, [r3, r2]
    cb36:	189a      	adds	r2, r3, r2
    cb38:	0a36      	lsrs	r6, r6, #8
    cb3a:	7056      	strb	r6, [r2, #1]
    cb3c:	aa04      	add	r2, sp, #16
    cb3e:	7950      	ldrb	r0, [r2, #5]
    cb40:	2286      	movs	r2, #134	; 0x86
    cb42:	0092      	lsls	r2, r2, #2
    cb44:	5498      	strb	r0, [r3, r2]
    cb46:	78ea      	ldrb	r2, [r5, #3]
    cb48:	4812      	ldr	r0, [pc, #72]	; (cb94 <ExecuteLinkAdr+0x10c>)
    cb4a:	0912      	lsrs	r2, r2, #4
    cb4c:	400a      	ands	r2, r1
    cb4e:	5c19      	ldrb	r1, [r3, r0]
    cb50:	0112      	lsls	r2, r2, #4
    cb52:	43a1      	bics	r1, r4
    cb54:	430a      	orrs	r2, r1
    cb56:	541a      	strb	r2, [r3, r0]
    cb58:	78e9      	ldrb	r1, [r5, #3]
    cb5a:	3c61      	subs	r4, #97	; 0x61
    cb5c:	b2d2      	uxtb	r2, r2
    cb5e:	4021      	ands	r1, r4
    cb60:	43a2      	bics	r2, r4
    cb62:	430a      	orrs	r2, r1
    cb64:	541a      	strb	r2, [r3, r0]
    cb66:	7839      	ldrb	r1, [r7, #0]
    cb68:	4a0b      	ldr	r2, [pc, #44]	; (cb98 <ExecuteLinkAdr+0x110>)
    cb6a:	5499      	strb	r1, [r3, r2]
    cb6c:	4904      	ldr	r1, [pc, #16]	; (cb80 <ExecuteLinkAdr+0xf8>)
    cb6e:	4a0b      	ldr	r2, [pc, #44]	; (cb9c <ExecuteLinkAdr+0x114>)
    cb70:	9803      	ldr	r0, [sp, #12]
    cb72:	5c8b      	ldrb	r3, [r1, r2]
    cb74:	3301      	adds	r3, #1
    cb76:	548b      	strb	r3, [r1, r2]
    cb78:	b009      	add	sp, #36	; 0x24
    cb7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb7c:	00015bd5 	.word	0x00015bd5
    cb80:	200019fc 	.word	0x200019fc
    cb84:	00000217 	.word	0x00000217
    cb88:	00009ae5 	.word	0x00009ae5
    cb8c:	00009bf1 	.word	0x00009bf1
    cb90:	0000021b 	.word	0x0000021b
    cb94:	0000021d 	.word	0x0000021d
    cb98:	00000219 	.word	0x00000219
    cb9c:	0000021a 	.word	0x0000021a

0000cba0 <ExecuteDevTimeAns>:
    cba0:	b510      	push	{r4, lr}
    cba2:	0001      	movs	r1, r0
    cba4:	0004      	movs	r4, r0
    cba6:	2204      	movs	r2, #4
    cba8:	4b04      	ldr	r3, [pc, #16]	; (cbbc <ExecuteDevTimeAns+0x1c>)
    cbaa:	4805      	ldr	r0, [pc, #20]	; (cbc0 <ExecuteDevTimeAns+0x20>)
    cbac:	4798      	blx	r3
    cbae:	238b      	movs	r3, #139	; 0x8b
    cbb0:	7921      	ldrb	r1, [r4, #4]
    cbb2:	4a04      	ldr	r2, [pc, #16]	; (cbc4 <ExecuteDevTimeAns+0x24>)
    cbb4:	009b      	lsls	r3, r3, #2
    cbb6:	1d60      	adds	r0, r4, #5
    cbb8:	54d1      	strb	r1, [r2, r3]
    cbba:	bd10      	pop	{r4, pc}
    cbbc:	00015bd5 	.word	0x00015bd5
    cbc0:	20001c24 	.word	0x20001c24
    cbc4:	200019fc 	.word	0x200019fc

0000cbc8 <PrepareJoinRequestFrame>:
    cbc8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    cbca:	2210      	movs	r2, #16
    cbcc:	4d22      	ldr	r5, [pc, #136]	; (cc58 <PrepareJoinRequestFrame+0x90>)
    cbce:	4b23      	ldr	r3, [pc, #140]	; (cc5c <PrepareJoinRequestFrame+0x94>)
    cbd0:	32ff      	adds	r2, #255	; 0xff
    cbd2:	2100      	movs	r1, #0
    cbd4:	0028      	movs	r0, r5
    cbd6:	4798      	blx	r3
    cbd8:	2300      	movs	r3, #0
    cbda:	4c21      	ldr	r4, [pc, #132]	; (cc60 <PrepareJoinRequestFrame+0x98>)
    cbdc:	702b      	strb	r3, [r5, #0]
    cbde:	4b21      	ldr	r3, [pc, #132]	; (cc64 <PrepareJoinRequestFrame+0x9c>)
    cbe0:	5ce3      	ldrb	r3, [r4, r3]
    cbe2:	2b00      	cmp	r3, #0
    cbe4:	d006      	beq.n	cbf4 <PrepareJoinRequestFrame+0x2c>
    cbe6:	4920      	ldr	r1, [pc, #128]	; (cc68 <PrepareJoinRequestFrame+0xa0>)
    cbe8:	2006      	movs	r0, #6
    cbea:	4e20      	ldr	r6, [pc, #128]	; (cc6c <PrepareJoinRequestFrame+0xa4>)
    cbec:	47b0      	blx	r6
    cbee:	4920      	ldr	r1, [pc, #128]	; (cc70 <PrepareJoinRequestFrame+0xa8>)
    cbf0:	2007      	movs	r0, #7
    cbf2:	47b0      	blx	r6
    cbf4:	2300      	movs	r3, #0
    cbf6:	205c      	movs	r0, #92	; 0x5c
    cbf8:	1ac1      	subs	r1, r0, r3
    cbfa:	5c61      	ldrb	r1, [r4, r1]
    cbfc:	18ea      	adds	r2, r5, r3
    cbfe:	3301      	adds	r3, #1
    cc00:	7051      	strb	r1, [r2, #1]
    cc02:	2b08      	cmp	r3, #8
    cc04:	d1f8      	bne.n	cbf8 <PrepareJoinRequestFrame+0x30>
    cc06:	2300      	movs	r3, #0
    cc08:	2064      	movs	r0, #100	; 0x64
    cc0a:	1ac1      	subs	r1, r0, r3
    cc0c:	5c61      	ldrb	r1, [r4, r1]
    cc0e:	18ea      	adds	r2, r5, r3
    cc10:	3301      	adds	r3, #1
    cc12:	7251      	strb	r1, [r2, #9]
    cc14:	2b08      	cmp	r3, #8
    cc16:	d1f8      	bne.n	cc0a <PrepareJoinRequestFrame+0x42>
    cc18:	4b16      	ldr	r3, [pc, #88]	; (cc74 <PrepareJoinRequestFrame+0xac>)
    cc1a:	4798      	blx	r3
    cc1c:	4b16      	ldr	r3, [pc, #88]	; (cc78 <PrepareJoinRequestFrame+0xb0>)
    cc1e:	4917      	ldr	r1, [pc, #92]	; (cc7c <PrepareJoinRequestFrame+0xb4>)
    cc20:	4798      	blx	r3
    cc22:	34c4      	adds	r4, #196	; 0xc4
    cc24:	8021      	strh	r1, [r4, #0]
    cc26:	2202      	movs	r2, #2
    cc28:	0021      	movs	r1, r4
    cc2a:	4815      	ldr	r0, [pc, #84]	; (cc80 <PrepareJoinRequestFrame+0xb8>)
    cc2c:	4c15      	ldr	r4, [pc, #84]	; (cc84 <PrepareJoinRequestFrame+0xbc>)
    cc2e:	47a0      	blx	r4
    cc30:	2313      	movs	r3, #19
    cc32:	4e15      	ldr	r6, [pc, #84]	; (cc88 <PrepareJoinRequestFrame+0xc0>)
    cc34:	9300      	str	r3, [sp, #0]
    cc36:	0032      	movs	r2, r6
    cc38:	002b      	movs	r3, r5
    cc3a:	2100      	movs	r1, #0
    cc3c:	4d13      	ldr	r5, [pc, #76]	; (cc8c <PrepareJoinRequestFrame+0xc4>)
    cc3e:	4814      	ldr	r0, [pc, #80]	; (cc90 <PrepareJoinRequestFrame+0xc8>)
    cc40:	47a8      	blx	r5
    cc42:	0031      	movs	r1, r6
    cc44:	2204      	movs	r2, #4
    cc46:	a803      	add	r0, sp, #12
    cc48:	47a0      	blx	r4
    cc4a:	2204      	movs	r2, #4
    cc4c:	a903      	add	r1, sp, #12
    cc4e:	4811      	ldr	r0, [pc, #68]	; (cc94 <PrepareJoinRequestFrame+0xcc>)
    cc50:	47a0      	blx	r4
    cc52:	2017      	movs	r0, #23
    cc54:	b004      	add	sp, #16
    cc56:	bd70      	pop	{r4, r5, r6, pc}
    cc58:	20001c31 	.word	0x20001c31
    cc5c:	00015cf9 	.word	0x00015cf9
    cc60:	200019fc 	.word	0x200019fc
    cc64:	00000221 	.word	0x00000221
    cc68:	20001a51 	.word	0x20001a51
    cc6c:	00009de9 	.word	0x00009de9
    cc70:	20001a59 	.word	0x20001a59
    cc74:	00015e99 	.word	0x00015e99
    cc78:	00012705 	.word	0x00012705
    cc7c:	0000ffff 	.word	0x0000ffff
    cc80:	20001c42 	.word	0x20001c42
    cc84:	00015bd5 	.word	0x00015bd5
    cc88:	20000ff8 	.word	0x20000ff8
    cc8c:	00009ded 	.word	0x00009ded
    cc90:	20001a41 	.word	0x20001a41
    cc94:	20001c44 	.word	0x20001c44

0000cc98 <ConfigureRadioRx>:
    cc98:	b5f0      	push	{r4, r5, r6, r7, lr}
    cc9a:	b087      	sub	sp, #28
    cc9c:	466b      	mov	r3, sp
    cc9e:	2600      	movs	r6, #0
    cca0:	1ddc      	adds	r4, r3, #7
    cca2:	71d8      	strb	r0, [r3, #7]
    cca4:	729e      	strb	r6, [r3, #10]
    cca6:	466a      	mov	r2, sp
    cca8:	2301      	movs	r3, #1
    ccaa:	72d3      	strb	r3, [r2, #11]
    ccac:	2215      	movs	r2, #21
    ccae:	ad03      	add	r5, sp, #12
    ccb0:	4f11      	ldr	r7, [pc, #68]	; (ccf8 <ConfigureRadioRx+0x60>)
    ccb2:	9100      	str	r1, [sp, #0]
    ccb4:	446a      	add	r2, sp
    ccb6:	0021      	movs	r1, r4
    ccb8:	2023      	movs	r0, #35	; 0x23
    ccba:	80ae      	strh	r6, [r5, #4]
    ccbc:	47b8      	blx	r7
    ccbe:	2216      	movs	r2, #22
    ccc0:	0021      	movs	r1, r4
    ccc2:	446a      	add	r2, sp
    ccc4:	2024      	movs	r0, #36	; 0x24
    ccc6:	47b8      	blx	r7
    ccc8:	2217      	movs	r2, #23
    ccca:	0021      	movs	r1, r4
    cccc:	446a      	add	r2, sp
    ccce:	2025      	movs	r0, #37	; 0x25
    ccd0:	47b8      	blx	r7
    ccd2:	9b00      	ldr	r3, [sp, #0]
    ccd4:	0028      	movs	r0, r5
    ccd6:	9303      	str	r3, [sp, #12]
    ccd8:	4b08      	ldr	r3, [pc, #32]	; (ccfc <ConfigureRadioRx+0x64>)
    ccda:	80ae      	strh	r6, [r5, #4]
    ccdc:	4798      	blx	r3
    ccde:	230a      	movs	r3, #10
    cce0:	446b      	add	r3, sp
    cce2:	0019      	movs	r1, r3
    cce4:	4c06      	ldr	r4, [pc, #24]	; (cd00 <ConfigureRadioRx+0x68>)
    cce6:	2014      	movs	r0, #20
    cce8:	47a0      	blx	r4
    ccea:	230b      	movs	r3, #11
    ccec:	446b      	add	r3, sp
    ccee:	0019      	movs	r1, r3
    ccf0:	2006      	movs	r0, #6
    ccf2:	47a0      	blx	r4
    ccf4:	b007      	add	sp, #28
    ccf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ccf8:	00009ac9 	.word	0x00009ac9
    ccfc:	0000c199 	.word	0x0000c199
    cd00:	00010a4d 	.word	0x00010a4d

0000cd04 <LorawanReceiveWindow1Callback>:
    cd04:	b537      	push	{r0, r1, r2, r4, r5, lr}
    cd06:	4c18      	ldr	r4, [pc, #96]	; (cd68 <LorawanReceiveWindow1Callback+0x64>)
    cd08:	0023      	movs	r3, r4
    cd0a:	337c      	adds	r3, #124	; 0x7c
    cd0c:	781b      	ldrb	r3, [r3, #0]
    cd0e:	b25a      	sxtb	r2, r3
    cd10:	2a00      	cmp	r2, #0
    cd12:	db28      	blt.n	cd66 <LorawanReceiveWindow1Callback+0x62>
    cd14:	0022      	movs	r2, r4
    cd16:	32f4      	adds	r2, #244	; 0xf4
    cd18:	7812      	ldrb	r2, [r2, #0]
    cd1a:	2a04      	cmp	r2, #4
    cd1c:	d103      	bne.n	cd26 <LorawanReceiveWindow1Callback+0x22>
    cd1e:	07db      	lsls	r3, r3, #31
    cd20:	d501      	bpl.n	cd26 <LorawanReceiveWindow1Callback+0x22>
    cd22:	4b12      	ldr	r3, [pc, #72]	; (cd6c <LorawanReceiveWindow1Callback+0x68>)
    cd24:	4798      	blx	r3
    cd26:	0021      	movs	r1, r4
    cd28:	220e      	movs	r2, #14
    cd2a:	317c      	adds	r1, #124	; 0x7c
    cd2c:	780b      	ldrb	r3, [r1, #0]
    cd2e:	ad01      	add	r5, sp, #4
    cd30:	4393      	bics	r3, r2
    cd32:	001a      	movs	r2, r3
    cd34:	2306      	movs	r3, #6
    cd36:	4313      	orrs	r3, r2
    cd38:	0022      	movs	r2, r4
    cd3a:	700b      	strb	r3, [r1, #0]
    cd3c:	3268      	adds	r2, #104	; 0x68
    cd3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    cd40:	7811      	ldrb	r1, [r2, #0]
    cd42:	0a1b      	lsrs	r3, r3, #8
    cd44:	3469      	adds	r4, #105	; 0x69
    cd46:	0609      	lsls	r1, r1, #24
    cd48:	4319      	orrs	r1, r3
    cd4a:	7820      	ldrb	r0, [r4, #0]
    cd4c:	4b08      	ldr	r3, [pc, #32]	; (cd70 <LorawanReceiveWindow1Callback+0x6c>)
    cd4e:	4798      	blx	r3
    cd50:	2300      	movs	r3, #0
    cd52:	702b      	strb	r3, [r5, #0]
    cd54:	466b      	mov	r3, sp
    cd56:	0021      	movs	r1, r4
    cd58:	1d9a      	adds	r2, r3, #6
    cd5a:	2003      	movs	r0, #3
    cd5c:	4b05      	ldr	r3, [pc, #20]	; (cd74 <LorawanReceiveWindow1Callback+0x70>)
    cd5e:	4798      	blx	r3
    cd60:	0028      	movs	r0, r5
    cd62:	4b05      	ldr	r3, [pc, #20]	; (cd78 <LorawanReceiveWindow1Callback+0x74>)
    cd64:	4798      	blx	r3
    cd66:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    cd68:	200019fc 	.word	0x200019fc
    cd6c:	0001007d 	.word	0x0001007d
    cd70:	0000cc99 	.word	0x0000cc99
    cd74:	00009ac9 	.word	0x00009ac9
    cd78:	00011c51 	.word	0x00011c51

0000cd7c <ConfigureRadioTx>:
    cd7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    cd7e:	2517      	movs	r5, #23
    cd80:	2300      	movs	r3, #0
    cd82:	2616      	movs	r6, #22
    cd84:	2701      	movs	r7, #1
    cd86:	b087      	sub	sp, #28
    cd88:	ac01      	add	r4, sp, #4
    cd8a:	446d      	add	r5, sp
    cd8c:	9001      	str	r0, [sp, #4]
    cd8e:	702b      	strb	r3, [r5, #0]
    cd90:	0020      	movs	r0, r4
    cd92:	4b10      	ldr	r3, [pc, #64]	; (cdd4 <ConfigureRadioTx+0x58>)
    cd94:	446e      	add	r6, sp
    cd96:	9102      	str	r1, [sp, #8]
    cd98:	9203      	str	r2, [sp, #12]
    cd9a:	7037      	strb	r7, [r6, #0]
    cd9c:	4798      	blx	r3
    cd9e:	79e3      	ldrb	r3, [r4, #7]
    cda0:	4c0d      	ldr	r4, [pc, #52]	; (cdd8 <ConfigureRadioTx+0x5c>)
    cda2:	2b00      	cmp	r3, #0
    cda4:	d00a      	beq.n	cdbc <ConfigureRadioTx+0x40>
    cda6:	4b0d      	ldr	r3, [pc, #52]	; (cddc <ConfigureRadioTx+0x60>)
    cda8:	4a0d      	ldr	r2, [pc, #52]	; (cde0 <ConfigureRadioTx+0x64>)
    cdaa:	490e      	ldr	r1, [pc, #56]	; (cde4 <ConfigureRadioTx+0x68>)
    cdac:	54d7      	strb	r7, [r2, r3]
    cdae:	200b      	movs	r0, #11
    cdb0:	4b0d      	ldr	r3, [pc, #52]	; (cde8 <ConfigureRadioTx+0x6c>)
    cdb2:	4798      	blx	r3
    cdb4:	210a      	movs	r1, #10
    cdb6:	200b      	movs	r0, #11
    cdb8:	4469      	add	r1, sp
    cdba:	47a0      	blx	r4
    cdbc:	a903      	add	r1, sp, #12
    cdbe:	2004      	movs	r0, #4
    cdc0:	47a0      	blx	r4
    cdc2:	0031      	movs	r1, r6
    cdc4:	2014      	movs	r0, #20
    cdc6:	47a0      	blx	r4
    cdc8:	0029      	movs	r1, r5
    cdca:	2006      	movs	r0, #6
    cdcc:	47a0      	blx	r4
    cdce:	b007      	add	sp, #28
    cdd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cdd2:	46c0      	nop			; (mov r8, r8)
    cdd4:	0000c199 	.word	0x0000c199
    cdd8:	00010a4d 	.word	0x00010a4d
    cddc:	00000216 	.word	0x00000216
    cde0:	200019fc 	.word	0x200019fc
    cde4:	20001c11 	.word	0x20001c11
    cde8:	0001095d 	.word	0x0001095d

0000cdec <LorawanGetChAndInitiateRadioTransmit>:
    cdec:	2301      	movs	r3, #1
    cdee:	b530      	push	{r4, r5, lr}
    cdf0:	4c44      	ldr	r4, [pc, #272]	; (cf04 <LorawanGetChAndInitiateRadioTransmit+0x118>)
    cdf2:	b089      	sub	sp, #36	; 0x24
    cdf4:	a902      	add	r1, sp, #8
    cdf6:	700b      	strb	r3, [r1, #0]
    cdf8:	0023      	movs	r3, r4
    cdfa:	33e1      	adds	r3, #225	; 0xe1
    cdfc:	781b      	ldrb	r3, [r3, #0]
    cdfe:	704b      	strb	r3, [r1, #1]
    ce00:	0023      	movs	r3, r4
    ce02:	33df      	adds	r3, #223	; 0xdf
    ce04:	781b      	ldrb	r3, [r3, #0]
    ce06:	708b      	strb	r3, [r1, #2]
    ce08:	0023      	movs	r3, r4
    ce0a:	33f4      	adds	r3, #244	; 0xf4
    ce0c:	781b      	ldrb	r3, [r3, #0]
    ce0e:	2b01      	cmp	r3, #1
    ce10:	d108      	bne.n	ce24 <LorawanGetChAndInitiateRadioTransmit+0x38>
    ce12:	0020      	movs	r0, r4
    ce14:	220e      	movs	r2, #14
    ce16:	307c      	adds	r0, #124	; 0x7c
    ce18:	7803      	ldrb	r3, [r0, #0]
    ce1a:	4393      	bics	r3, r2
    ce1c:	001a      	movs	r2, r3
    ce1e:	230c      	movs	r3, #12
    ce20:	4313      	orrs	r3, r2
    ce22:	7003      	strb	r3, [r0, #0]
    ce24:	aa05      	add	r2, sp, #20
    ce26:	202f      	movs	r0, #47	; 0x2f
    ce28:	4d37      	ldr	r5, [pc, #220]	; (cf08 <LorawanGetChAndInitiateRadioTransmit+0x11c>)
    ce2a:	47a8      	blx	r5
    ce2c:	0023      	movs	r3, r4
    ce2e:	2808      	cmp	r0, #8
    ce30:	d131      	bne.n	ce96 <LorawanGetChAndInitiateRadioTransmit+0xaa>
    ce32:	33f4      	adds	r3, #244	; 0xf4
    ce34:	781b      	ldrb	r3, [r3, #0]
    ce36:	ad03      	add	r5, sp, #12
    ce38:	2b04      	cmp	r3, #4
    ce3a:	d104      	bne.n	ce46 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    ce3c:	3b03      	subs	r3, #3
    ce3e:	702b      	strb	r3, [r5, #0]
    ce40:	0028      	movs	r0, r5
    ce42:	4b32      	ldr	r3, [pc, #200]	; (cf0c <LorawanGetChAndInitiateRadioTransmit+0x120>)
    ce44:	4798      	blx	r3
    ce46:	9805      	ldr	r0, [sp, #20]
    ce48:	4b31      	ldr	r3, [pc, #196]	; (cf10 <LorawanGetChAndInitiateRadioTransmit+0x124>)
    ce4a:	9906      	ldr	r1, [sp, #24]
    ce4c:	9a07      	ldr	r2, [sp, #28]
    ce4e:	4798      	blx	r3
    ce50:	0023      	movs	r3, r4
    ce52:	33c6      	adds	r3, #198	; 0xc6
    ce54:	881b      	ldrh	r3, [r3, #0]
    ce56:	0028      	movs	r0, r5
    ce58:	702b      	strb	r3, [r5, #0]
    ce5a:	4b2e      	ldr	r3, [pc, #184]	; (cf14 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    ce5c:	606b      	str	r3, [r5, #4]
    ce5e:	4b2e      	ldr	r3, [pc, #184]	; (cf18 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    ce60:	4798      	blx	r3
    ce62:	2800      	cmp	r0, #0
    ce64:	d109      	bne.n	ce7a <LorawanGetChAndInitiateRadioTransmit+0x8e>
    ce66:	220e      	movs	r2, #14
    ce68:	347c      	adds	r4, #124	; 0x7c
    ce6a:	7823      	ldrb	r3, [r4, #0]
    ce6c:	4393      	bics	r3, r2
    ce6e:	001a      	movs	r2, r3
    ce70:	2302      	movs	r3, #2
    ce72:	4313      	orrs	r3, r2
    ce74:	7023      	strb	r3, [r4, #0]
    ce76:	b009      	add	sp, #36	; 0x24
    ce78:	bd30      	pop	{r4, r5, pc}
    ce7a:	2200      	movs	r2, #0
    ce7c:	4b27      	ldr	r3, [pc, #156]	; (cf1c <LorawanGetChAndInitiateRadioTransmit+0x130>)
    ce7e:	4928      	ldr	r1, [pc, #160]	; (cf20 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    ce80:	5ce3      	ldrb	r3, [r4, r3]
    ce82:	34f3      	adds	r4, #243	; 0xf3
    ce84:	4359      	muls	r1, r3
    ce86:	4b27      	ldr	r3, [pc, #156]	; (cf24 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    ce88:	7820      	ldrb	r0, [r4, #0]
    ce8a:	18c9      	adds	r1, r1, r3
    ce8c:	4b26      	ldr	r3, [pc, #152]	; (cf28 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    ce8e:	9200      	str	r2, [sp, #0]
    ce90:	4c26      	ldr	r4, [pc, #152]	; (cf2c <LorawanGetChAndInitiateRadioTransmit+0x140>)
    ce92:	47a0      	blx	r4
    ce94:	e7ef      	b.n	ce76 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    ce96:	33ff      	adds	r3, #255	; 0xff
    ce98:	7c5b      	ldrb	r3, [r3, #17]
    ce9a:	079a      	lsls	r2, r3, #30
    ce9c:	d515      	bpl.n	ceca <LorawanGetChAndInitiateRadioTransmit+0xde>
    ce9e:	aa03      	add	r2, sp, #12
    cea0:	4923      	ldr	r1, [pc, #140]	; (cf30 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    cea2:	2026      	movs	r0, #38	; 0x26
    cea4:	47a8      	blx	r5
    cea6:	9b03      	ldr	r3, [sp, #12]
    cea8:	1c5a      	adds	r2, r3, #1
    ceaa:	d001      	beq.n	ceb0 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    ceac:	3314      	adds	r3, #20
    ceae:	9303      	str	r3, [sp, #12]
    ceb0:	21fa      	movs	r1, #250	; 0xfa
    ceb2:	4b1a      	ldr	r3, [pc, #104]	; (cf1c <LorawanGetChAndInitiateRadioTransmit+0x130>)
    ceb4:	9a03      	ldr	r2, [sp, #12]
    ceb6:	5ce3      	ldrb	r3, [r4, r3]
    ceb8:	0089      	lsls	r1, r1, #2
    ceba:	1ad3      	subs	r3, r2, r3
    cebc:	2200      	movs	r2, #0
    cebe:	4359      	muls	r1, r3
    cec0:	34e9      	adds	r4, #233	; 0xe9
    cec2:	7820      	ldrb	r0, [r4, #0]
    cec4:	9200      	str	r2, [sp, #0]
    cec6:	4b1b      	ldr	r3, [pc, #108]	; (cf34 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    cec8:	e7e2      	b.n	ce90 <LorawanGetChAndInitiateRadioTransmit+0xa4>
    ceca:	075b      	lsls	r3, r3, #29
    cecc:	d508      	bpl.n	cee0 <LorawanGetChAndInitiateRadioTransmit+0xf4>
    cece:	aa03      	add	r2, sp, #12
    ced0:	4917      	ldr	r1, [pc, #92]	; (cf30 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    ced2:	2033      	movs	r0, #51	; 0x33
    ced4:	47a8      	blx	r5
    ced6:	9b03      	ldr	r3, [sp, #12]
    ced8:	1c5a      	adds	r2, r3, #1
    ceda:	d0e9      	beq.n	ceb0 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    cedc:	3301      	adds	r3, #1
    cede:	e7e6      	b.n	ceae <LorawanGetChAndInitiateRadioTransmit+0xc2>
    cee0:	0023      	movs	r3, r4
    cee2:	2201      	movs	r2, #1
    cee4:	338c      	adds	r3, #140	; 0x8c
    cee6:	781b      	ldrb	r3, [r3, #0]
    cee8:	401a      	ands	r2, r3
    ceea:	d108      	bne.n	cefe <LorawanGetChAndInitiateRadioTransmit+0x112>
    ceec:	4b0b      	ldr	r3, [pc, #44]	; (cf1c <LorawanGetChAndInitiateRadioTransmit+0x130>)
    ceee:	490c      	ldr	r1, [pc, #48]	; (cf20 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    cef0:	5ce3      	ldrb	r3, [r4, r3]
    cef2:	34e9      	adds	r4, #233	; 0xe9
    cef4:	4359      	muls	r1, r3
    cef6:	4b0b      	ldr	r3, [pc, #44]	; (cf24 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    cef8:	7820      	ldrb	r0, [r4, #0]
    cefa:	18c9      	adds	r1, r1, r3
    cefc:	e7e2      	b.n	cec4 <LorawanGetChAndInitiateRadioTransmit+0xd8>
    cefe:	4b0e      	ldr	r3, [pc, #56]	; (cf38 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    cf00:	4798      	blx	r3
    cf02:	e7b8      	b.n	ce76 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    cf04:	200019fc 	.word	0x200019fc
    cf08:	00009ac9 	.word	0x00009ac9
    cf0c:	00011c51 	.word	0x00011c51
    cf10:	0000cd7d 	.word	0x0000cd7d
    cf14:	20001c41 	.word	0x20001c41
    cf18:	0001137d 	.word	0x0001137d
    cf1c:	0000021f 	.word	0x0000021f
    cf20:	fffffc18 	.word	0xfffffc18
    cf24:	001e8480 	.word	0x001e8480
    cf28:	0000cf3d 	.word	0x0000cf3d
    cf2c:	0000aeb5 	.word	0x0000aeb5
    cf30:	20001adb 	.word	0x20001adb
    cf34:	0000cff5 	.word	0x0000cff5
    cf38:	0000c721 	.word	0x0000c721

0000cf3c <TransmissionErrorCallback>:
    cf3c:	b530      	push	{r4, r5, lr}
    cf3e:	4c22      	ldr	r4, [pc, #136]	; (cfc8 <TransmissionErrorCallback+0x8c>)
    cf40:	2501      	movs	r5, #1
    cf42:	0023      	movs	r3, r4
    cf44:	b08b      	sub	sp, #44	; 0x2c
    cf46:	a903      	add	r1, sp, #12
    cf48:	700d      	strb	r5, [r1, #0]
    cf4a:	33e1      	adds	r3, #225	; 0xe1
    cf4c:	781b      	ldrb	r3, [r3, #0]
    cf4e:	aa07      	add	r2, sp, #28
    cf50:	704b      	strb	r3, [r1, #1]
    cf52:	0023      	movs	r3, r4
    cf54:	33df      	adds	r3, #223	; 0xdf
    cf56:	781b      	ldrb	r3, [r3, #0]
    cf58:	202f      	movs	r0, #47	; 0x2f
    cf5a:	708b      	strb	r3, [r1, #2]
    cf5c:	4b1b      	ldr	r3, [pc, #108]	; (cfcc <TransmissionErrorCallback+0x90>)
    cf5e:	4798      	blx	r3
    cf60:	2808      	cmp	r0, #8
    cf62:	d121      	bne.n	cfa8 <TransmissionErrorCallback+0x6c>
    cf64:	a804      	add	r0, sp, #16
    cf66:	4b1a      	ldr	r3, [pc, #104]	; (cfd0 <TransmissionErrorCallback+0x94>)
    cf68:	7005      	strb	r5, [r0, #0]
    cf6a:	4798      	blx	r3
    cf6c:	9807      	ldr	r0, [sp, #28]
    cf6e:	4b19      	ldr	r3, [pc, #100]	; (cfd4 <TransmissionErrorCallback+0x98>)
    cf70:	9908      	ldr	r1, [sp, #32]
    cf72:	9a09      	ldr	r2, [sp, #36]	; 0x24
    cf74:	4798      	blx	r3
    cf76:	0023      	movs	r3, r4
    cf78:	33c6      	adds	r3, #198	; 0xc6
    cf7a:	881b      	ldrh	r3, [r3, #0]
    cf7c:	a805      	add	r0, sp, #20
    cf7e:	7003      	strb	r3, [r0, #0]
    cf80:	4b15      	ldr	r3, [pc, #84]	; (cfd8 <TransmissionErrorCallback+0x9c>)
    cf82:	6043      	str	r3, [r0, #4]
    cf84:	4b15      	ldr	r3, [pc, #84]	; (cfdc <TransmissionErrorCallback+0xa0>)
    cf86:	4798      	blx	r3
    cf88:	2800      	cmp	r0, #0
    cf8a:	d01a      	beq.n	cfc2 <TransmissionErrorCallback+0x86>
    cf8c:	0023      	movs	r3, r4
    cf8e:	33f4      	adds	r3, #244	; 0xf4
    cf90:	781b      	ldrb	r3, [r3, #0]
    cf92:	42ab      	cmp	r3, r5
    cf94:	d108      	bne.n	cfa8 <TransmissionErrorCallback+0x6c>
    cf96:	0021      	movs	r1, r4
    cf98:	220e      	movs	r2, #14
    cf9a:	317c      	adds	r1, #124	; 0x7c
    cf9c:	780b      	ldrb	r3, [r1, #0]
    cf9e:	4393      	bics	r3, r2
    cfa0:	001a      	movs	r2, r3
    cfa2:	230c      	movs	r3, #12
    cfa4:	4313      	orrs	r3, r2
    cfa6:	700b      	strb	r3, [r1, #0]
    cfa8:	2200      	movs	r2, #0
    cfaa:	4b0d      	ldr	r3, [pc, #52]	; (cfe0 <TransmissionErrorCallback+0xa4>)
    cfac:	490d      	ldr	r1, [pc, #52]	; (cfe4 <TransmissionErrorCallback+0xa8>)
    cfae:	5ce3      	ldrb	r3, [r4, r3]
    cfb0:	34f3      	adds	r4, #243	; 0xf3
    cfb2:	4359      	muls	r1, r3
    cfb4:	4b0c      	ldr	r3, [pc, #48]	; (cfe8 <TransmissionErrorCallback+0xac>)
    cfb6:	7820      	ldrb	r0, [r4, #0]
    cfb8:	18c9      	adds	r1, r1, r3
    cfba:	9200      	str	r2, [sp, #0]
    cfbc:	4b0b      	ldr	r3, [pc, #44]	; (cfec <TransmissionErrorCallback+0xb0>)
    cfbe:	4c0c      	ldr	r4, [pc, #48]	; (cff0 <TransmissionErrorCallback+0xb4>)
    cfc0:	47a0      	blx	r4
    cfc2:	b00b      	add	sp, #44	; 0x2c
    cfc4:	bd30      	pop	{r4, r5, pc}
    cfc6:	46c0      	nop			; (mov r8, r8)
    cfc8:	200019fc 	.word	0x200019fc
    cfcc:	00009ac9 	.word	0x00009ac9
    cfd0:	00011c51 	.word	0x00011c51
    cfd4:	0000cd7d 	.word	0x0000cd7d
    cfd8:	20001c41 	.word	0x20001c41
    cfdc:	0001137d 	.word	0x0001137d
    cfe0:	0000021f 	.word	0x0000021f
    cfe4:	fffffc18 	.word	0xfffffc18
    cfe8:	001e8480 	.word	0x001e8480
    cfec:	0000cf3d 	.word	0x0000cf3d
    cff0:	0000aeb5 	.word	0x0000aeb5

0000cff4 <UnconfirmedTransmissionCallback>:
    cff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    cff6:	4c37      	ldr	r4, [pc, #220]	; (d0d4 <UnconfirmedTransmissionCallback+0xe0>)
    cff8:	b08b      	sub	sp, #44	; 0x2c
    cffa:	0023      	movs	r3, r4
    cffc:	33c6      	adds	r3, #198	; 0xc6
    cffe:	881b      	ldrh	r3, [r3, #0]
    d000:	af05      	add	r7, sp, #20
    d002:	703b      	strb	r3, [r7, #0]
    d004:	4b34      	ldr	r3, [pc, #208]	; (d0d8 <UnconfirmedTransmissionCallback+0xe4>)
    d006:	a903      	add	r1, sp, #12
    d008:	9306      	str	r3, [sp, #24]
    d00a:	2301      	movs	r3, #1
    d00c:	700b      	strb	r3, [r1, #0]
    d00e:	0023      	movs	r3, r4
    d010:	0026      	movs	r6, r4
    d012:	33e1      	adds	r3, #225	; 0xe1
    d014:	781b      	ldrb	r3, [r3, #0]
    d016:	36df      	adds	r6, #223	; 0xdf
    d018:	704b      	strb	r3, [r1, #1]
    d01a:	7833      	ldrb	r3, [r6, #0]
    d01c:	aa07      	add	r2, sp, #28
    d01e:	202f      	movs	r0, #47	; 0x2f
    d020:	4d2e      	ldr	r5, [pc, #184]	; (d0dc <UnconfirmedTransmissionCallback+0xe8>)
    d022:	708b      	strb	r3, [r1, #2]
    d024:	47a8      	blx	r5
    d026:	2808      	cmp	r0, #8
    d028:	d12b      	bne.n	d082 <UnconfirmedTransmissionCallback+0x8e>
    d02a:	2301      	movs	r3, #1
    d02c:	a804      	add	r0, sp, #16
    d02e:	7003      	strb	r3, [r0, #0]
    d030:	4b2b      	ldr	r3, [pc, #172]	; (d0e0 <UnconfirmedTransmissionCallback+0xec>)
    d032:	4798      	blx	r3
    d034:	9807      	ldr	r0, [sp, #28]
    d036:	4b2b      	ldr	r3, [pc, #172]	; (d0e4 <UnconfirmedTransmissionCallback+0xf0>)
    d038:	9908      	ldr	r1, [sp, #32]
    d03a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d03c:	4798      	blx	r3
    d03e:	0038      	movs	r0, r7
    d040:	4b29      	ldr	r3, [pc, #164]	; (d0e8 <UnconfirmedTransmissionCallback+0xf4>)
    d042:	4798      	blx	r3
    d044:	2800      	cmp	r0, #0
    d046:	d01a      	beq.n	d07e <UnconfirmedTransmissionCallback+0x8a>
    d048:	0023      	movs	r3, r4
    d04a:	33f4      	adds	r3, #244	; 0xf4
    d04c:	781b      	ldrb	r3, [r3, #0]
    d04e:	2b01      	cmp	r3, #1
    d050:	d108      	bne.n	d064 <UnconfirmedTransmissionCallback+0x70>
    d052:	0021      	movs	r1, r4
    d054:	220e      	movs	r2, #14
    d056:	317c      	adds	r1, #124	; 0x7c
    d058:	780b      	ldrb	r3, [r1, #0]
    d05a:	4393      	bics	r3, r2
    d05c:	001a      	movs	r2, r3
    d05e:	230c      	movs	r3, #12
    d060:	4313      	orrs	r3, r2
    d062:	700b      	strb	r3, [r1, #0]
    d064:	2200      	movs	r2, #0
    d066:	4b21      	ldr	r3, [pc, #132]	; (d0ec <UnconfirmedTransmissionCallback+0xf8>)
    d068:	4921      	ldr	r1, [pc, #132]	; (d0f0 <UnconfirmedTransmissionCallback+0xfc>)
    d06a:	5ce3      	ldrb	r3, [r4, r3]
    d06c:	34f3      	adds	r4, #243	; 0xf3
    d06e:	4359      	muls	r1, r3
    d070:	4b20      	ldr	r3, [pc, #128]	; (d0f4 <UnconfirmedTransmissionCallback+0x100>)
    d072:	7820      	ldrb	r0, [r4, #0]
    d074:	18c9      	adds	r1, r1, r3
    d076:	4b20      	ldr	r3, [pc, #128]	; (d0f8 <UnconfirmedTransmissionCallback+0x104>)
    d078:	9200      	str	r2, [sp, #0]
    d07a:	4c20      	ldr	r4, [pc, #128]	; (d0fc <UnconfirmedTransmissionCallback+0x108>)
    d07c:	47a0      	blx	r4
    d07e:	b00b      	add	sp, #44	; 0x2c
    d080:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d082:	23fa      	movs	r3, #250	; 0xfa
    d084:	00db      	lsls	r3, r3, #3
    d086:	9304      	str	r3, [sp, #16]
    d088:	0023      	movs	r3, r4
    d08a:	33ff      	adds	r3, #255	; 0xff
    d08c:	7c5b      	ldrb	r3, [r3, #17]
    d08e:	079a      	lsls	r2, r3, #30
    d090:	d515      	bpl.n	d0be <UnconfirmedTransmissionCallback+0xca>
    d092:	aa04      	add	r2, sp, #16
    d094:	0031      	movs	r1, r6
    d096:	2026      	movs	r0, #38	; 0x26
    d098:	47a8      	blx	r5
    d09a:	9b04      	ldr	r3, [sp, #16]
    d09c:	1c5a      	adds	r2, r3, #1
    d09e:	d001      	beq.n	d0a4 <UnconfirmedTransmissionCallback+0xb0>
    d0a0:	3314      	adds	r3, #20
    d0a2:	9304      	str	r3, [sp, #16]
    d0a4:	4b11      	ldr	r3, [pc, #68]	; (d0ec <UnconfirmedTransmissionCallback+0xf8>)
    d0a6:	9a04      	ldr	r2, [sp, #16]
    d0a8:	5ce3      	ldrb	r3, [r4, r3]
    d0aa:	21fa      	movs	r1, #250	; 0xfa
    d0ac:	1ad3      	subs	r3, r2, r3
    d0ae:	2200      	movs	r2, #0
    d0b0:	0089      	lsls	r1, r1, #2
    d0b2:	34e9      	adds	r4, #233	; 0xe9
    d0b4:	4359      	muls	r1, r3
    d0b6:	7820      	ldrb	r0, [r4, #0]
    d0b8:	4b11      	ldr	r3, [pc, #68]	; (d100 <UnconfirmedTransmissionCallback+0x10c>)
    d0ba:	9200      	str	r2, [sp, #0]
    d0bc:	e7dd      	b.n	d07a <UnconfirmedTransmissionCallback+0x86>
    d0be:	075b      	lsls	r3, r3, #29
    d0c0:	d5f0      	bpl.n	d0a4 <UnconfirmedTransmissionCallback+0xb0>
    d0c2:	aa04      	add	r2, sp, #16
    d0c4:	0031      	movs	r1, r6
    d0c6:	2033      	movs	r0, #51	; 0x33
    d0c8:	47a8      	blx	r5
    d0ca:	9b04      	ldr	r3, [sp, #16]
    d0cc:	1c5a      	adds	r2, r3, #1
    d0ce:	d0e9      	beq.n	d0a4 <UnconfirmedTransmissionCallback+0xb0>
    d0d0:	3301      	adds	r3, #1
    d0d2:	e7e6      	b.n	d0a2 <UnconfirmedTransmissionCallback+0xae>
    d0d4:	200019fc 	.word	0x200019fc
    d0d8:	20001c41 	.word	0x20001c41
    d0dc:	00009ac9 	.word	0x00009ac9
    d0e0:	00011c51 	.word	0x00011c51
    d0e4:	0000cd7d 	.word	0x0000cd7d
    d0e8:	0001137d 	.word	0x0001137d
    d0ec:	0000021f 	.word	0x0000021f
    d0f0:	fffffc18 	.word	0xfffffc18
    d0f4:	001e8480 	.word	0x001e8480
    d0f8:	0000cf3d 	.word	0x0000cf3d
    d0fc:	0000aeb5 	.word	0x0000aeb5
    d100:	0000cff5 	.word	0x0000cff5

0000d104 <UpdateJoinInProgress>:
    d104:	b570      	push	{r4, r5, r6, lr}
    d106:	2504      	movs	r5, #4
    d108:	4c0a      	ldr	r4, [pc, #40]	; (d134 <UpdateJoinInProgress+0x30>)
    d10a:	0002      	movs	r2, r0
    d10c:	0021      	movs	r1, r4
    d10e:	348c      	adds	r4, #140	; 0x8c
    d110:	7826      	ldrb	r6, [r4, #0]
    d112:	2001      	movs	r0, #1
    d114:	4335      	orrs	r5, r6
    d116:	7025      	strb	r5, [r4, #0]
    d118:	2407      	movs	r4, #7
    d11a:	4022      	ands	r2, r4
    d11c:	4082      	lsls	r2, r0
    d11e:	317c      	adds	r1, #124	; 0x7c
    d120:	780b      	ldrb	r3, [r1, #0]
    d122:	1924      	adds	r4, r4, r4
    d124:	4383      	bics	r3, r0
    d126:	43a3      	bics	r3, r4
    d128:	4313      	orrs	r3, r2
    d12a:	700b      	strb	r3, [r1, #0]
    d12c:	210b      	movs	r1, #11
    d12e:	4b02      	ldr	r3, [pc, #8]	; (d138 <UpdateJoinInProgress+0x34>)
    d130:	4798      	blx	r3
    d132:	bd70      	pop	{r4, r5, r6, pc}
    d134:	200019fc 	.word	0x200019fc
    d138:	0000a0e1 	.word	0x0000a0e1

0000d13c <LORAWAN_Join>:
    d13c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d13e:	4c33      	ldr	r4, [pc, #204]	; (d20c <LORAWAN_Join+0xd0>)
    d140:	0006      	movs	r6, r0
    d142:	0023      	movs	r3, r4
    d144:	337c      	adds	r3, #124	; 0x7c
    d146:	781b      	ldrb	r3, [r3, #0]
    d148:	200f      	movs	r0, #15
    d14a:	b25a      	sxtb	r2, r3
    d14c:	2a00      	cmp	r2, #0
    d14e:	db4a      	blt.n	d1e6 <LORAWAN_Join+0xaa>
    d150:	3803      	subs	r0, #3
    d152:	065b      	lsls	r3, r3, #25
    d154:	d447      	bmi.n	d1e6 <LORAWAN_Join+0xaa>
    d156:	0023      	movs	r3, r4
    d158:	338c      	adds	r3, #140	; 0x8c
    d15a:	781b      	ldrb	r3, [r3, #0]
    d15c:	3007      	adds	r0, #7
    d15e:	075b      	lsls	r3, r3, #29
    d160:	d441      	bmi.n	d1e6 <LORAWAN_Join+0xaa>
    d162:	0023      	movs	r3, r4
    d164:	33f4      	adds	r3, #244	; 0xf4
    d166:	781b      	ldrb	r3, [r3, #0]
    d168:	2b04      	cmp	r3, #4
    d16a:	d037      	beq.n	d1dc <LORAWAN_Join+0xa0>
    d16c:	0023      	movs	r3, r4
    d16e:	33f4      	adds	r3, #244	; 0xf4
    d170:	781b      	ldrb	r3, [r3, #0]
    d172:	2b01      	cmp	r3, #1
    d174:	d105      	bne.n	d182 <LORAWAN_Join+0x46>
    d176:	0023      	movs	r3, r4
    d178:	337c      	adds	r3, #124	; 0x7c
    d17a:	781a      	ldrb	r2, [r3, #0]
    d17c:	230e      	movs	r3, #14
    d17e:	421a      	tst	r2, r3
    d180:	d130      	bne.n	d1e4 <LORAWAN_Join+0xa8>
    d182:	2102      	movs	r1, #2
    d184:	2001      	movs	r0, #1
    d186:	4d22      	ldr	r5, [pc, #136]	; (d210 <LORAWAN_Join+0xd4>)
    d188:	7026      	strb	r6, [r4, #0]
    d18a:	47a8      	blx	r5
    d18c:	0023      	movs	r3, r4
    d18e:	33d6      	adds	r3, #214	; 0xd6
    d190:	781b      	ldrb	r3, [r3, #0]
    d192:	2e00      	cmp	r6, #0
    d194:	d128      	bne.n	d1e8 <LORAWAN_Join+0xac>
    d196:	200b      	movs	r0, #11
    d198:	4003      	ands	r3, r0
    d19a:	4283      	cmp	r3, r0
    d19c:	d003      	beq.n	d1a6 <LORAWAN_Join+0x6a>
    d19e:	4b1d      	ldr	r3, [pc, #116]	; (d214 <LORAWAN_Join+0xd8>)
    d1a0:	5ce3      	ldrb	r3, [r4, r3]
    d1a2:	2b00      	cmp	r3, #0
    d1a4:	d01f      	beq.n	d1e6 <LORAWAN_Join+0xaa>
    d1a6:	0023      	movs	r3, r4
    d1a8:	337c      	adds	r3, #124	; 0x7c
    d1aa:	781b      	ldrb	r3, [r3, #0]
    d1ac:	07db      	lsls	r3, r3, #31
    d1ae:	d503      	bpl.n	d1b8 <LORAWAN_Join+0x7c>
    d1b0:	2100      	movs	r1, #0
    d1b2:	203b      	movs	r0, #59	; 0x3b
    d1b4:	4b18      	ldr	r3, [pc, #96]	; (d218 <LORAWAN_Join+0xdc>)
    d1b6:	4798      	blx	r3
    d1b8:	0022      	movs	r2, r4
    d1ba:	2001      	movs	r0, #1
    d1bc:	327c      	adds	r2, #124	; 0x7c
    d1be:	7813      	ldrb	r3, [r2, #0]
    d1c0:	348c      	adds	r4, #140	; 0x8c
    d1c2:	4383      	bics	r3, r0
    d1c4:	7013      	strb	r3, [r2, #0]
    d1c6:	2304      	movs	r3, #4
    d1c8:	7822      	ldrb	r2, [r4, #0]
    d1ca:	210b      	movs	r1, #11
    d1cc:	4313      	orrs	r3, r2
    d1ce:	7023      	strb	r3, [r4, #0]
    d1d0:	47a8      	blx	r5
    d1d2:	2000      	movs	r0, #0
    d1d4:	4b11      	ldr	r3, [pc, #68]	; (d21c <LORAWAN_Join+0xe0>)
    d1d6:	4798      	blx	r3
    d1d8:	2008      	movs	r0, #8
    d1da:	e004      	b.n	d1e6 <LORAWAN_Join+0xaa>
    d1dc:	4b10      	ldr	r3, [pc, #64]	; (d220 <LORAWAN_Join+0xe4>)
    d1de:	4798      	blx	r3
    d1e0:	2808      	cmp	r0, #8
    d1e2:	d0c3      	beq.n	d16c <LORAWAN_Join+0x30>
    d1e4:	2011      	movs	r0, #17
    d1e6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    d1e8:	2234      	movs	r2, #52	; 0x34
    d1ea:	200b      	movs	r0, #11
    d1ec:	4013      	ands	r3, r2
    d1ee:	4293      	cmp	r3, r2
    d1f0:	d1f9      	bne.n	d1e6 <LORAWAN_Join+0xaa>
    d1f2:	3804      	subs	r0, #4
    d1f4:	4b0b      	ldr	r3, [pc, #44]	; (d224 <LORAWAN_Join+0xe8>)
    d1f6:	4798      	blx	r3
    d1f8:	2200      	movs	r2, #0
    d1fa:	34f2      	adds	r4, #242	; 0xf2
    d1fc:	7820      	ldrb	r0, [r4, #0]
    d1fe:	4b0a      	ldr	r3, [pc, #40]	; (d228 <LORAWAN_Join+0xec>)
    d200:	9200      	str	r2, [sp, #0]
    d202:	490a      	ldr	r1, [pc, #40]	; (d22c <LORAWAN_Join+0xf0>)
    d204:	4c0a      	ldr	r4, [pc, #40]	; (d230 <LORAWAN_Join+0xf4>)
    d206:	47a0      	blx	r4
    d208:	e7e6      	b.n	d1d8 <LORAWAN_Join+0x9c>
    d20a:	46c0      	nop			; (mov r8, r8)
    d20c:	200019fc 	.word	0x200019fc
    d210:	0000a0e1 	.word	0x0000a0e1
    d214:	00000221 	.word	0x00000221
    d218:	00009bf1 	.word	0x00009bf1
    d21c:	000108d9 	.word	0x000108d9
    d220:	00010045 	.word	0x00010045
    d224:	0000d105 	.word	0x0000d105
    d228:	0000c02d 	.word	0x0000c02d
    d22c:	0000c350 	.word	0x0000c350
    d230:	0000aeb5 	.word	0x0000aeb5

0000d234 <EncryptFRMPayload>:
    d234:	b5f0      	push	{r4, r5, r6, r7, lr}
    d236:	0007      	movs	r7, r0
    d238:	2401      	movs	r4, #1
    d23a:	b089      	sub	sp, #36	; 0x24
    d23c:	9306      	str	r3, [sp, #24]
    d23e:	ab10      	add	r3, sp, #64	; 0x40
    d240:	781d      	ldrb	r5, [r3, #0]
    d242:	090b      	lsrs	r3, r1, #4
    d244:	9104      	str	r1, [sp, #16]
    d246:	9205      	str	r2, [sp, #20]
    d248:	9303      	str	r3, [sp, #12]
    d24a:	9b03      	ldr	r3, [sp, #12]
    d24c:	429c      	cmp	r4, r3
    d24e:	d907      	bls.n	d260 <EncryptFRMPayload+0x2c>
    d250:	260f      	movs	r6, #15
    d252:	9b04      	ldr	r3, [sp, #16]
    d254:	4033      	ands	r3, r6
    d256:	1e1e      	subs	r6, r3, #0
    d258:	d126      	bne.n	d2a8 <EncryptFRMPayload+0x74>
    d25a:	2000      	movs	r0, #0
    d25c:	b009      	add	sp, #36	; 0x24
    d25e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d260:	9b12      	ldr	r3, [sp, #72]	; 0x48
    d262:	0022      	movs	r2, r4
    d264:	9300      	str	r3, [sp, #0]
    d266:	9906      	ldr	r1, [sp, #24]
    d268:	2301      	movs	r3, #1
    d26a:	9805      	ldr	r0, [sp, #20]
    d26c:	4e1e      	ldr	r6, [pc, #120]	; (d2e8 <EncryptFRMPayload+0xb4>)
    d26e:	47b0      	blx	r6
    d270:	4e1e      	ldr	r6, [pc, #120]	; (d2ec <EncryptFRMPayload+0xb8>)
    d272:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    d274:	2101      	movs	r1, #1
    d276:	0030      	movs	r0, r6
    d278:	4b1d      	ldr	r3, [pc, #116]	; (d2f0 <EncryptFRMPayload+0xbc>)
    d27a:	4798      	blx	r3
    d27c:	2800      	cmp	r0, #0
    d27e:	d1ed      	bne.n	d25c <EncryptFRMPayload+0x28>
    d280:	1e63      	subs	r3, r4, #1
    d282:	011b      	lsls	r3, r3, #4
    d284:	18fb      	adds	r3, r7, r3
    d286:	9307      	str	r3, [sp, #28]
    d288:	9b07      	ldr	r3, [sp, #28]
    d28a:	182a      	adds	r2, r5, r0
    d28c:	5c19      	ldrb	r1, [r3, r0]
    d28e:	5d83      	ldrb	r3, [r0, r6]
    d290:	b2d2      	uxtb	r2, r2
    d292:	4059      	eors	r1, r3
    d294:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d296:	3001      	adds	r0, #1
    d298:	5499      	strb	r1, [r3, r2]
    d29a:	2810      	cmp	r0, #16
    d29c:	d1f4      	bne.n	d288 <EncryptFRMPayload+0x54>
    d29e:	3510      	adds	r5, #16
    d2a0:	3401      	adds	r4, #1
    d2a2:	b2ed      	uxtb	r5, r5
    d2a4:	b2e4      	uxtb	r4, r4
    d2a6:	e7d0      	b.n	d24a <EncryptFRMPayload+0x16>
    d2a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    d2aa:	0022      	movs	r2, r4
    d2ac:	9300      	str	r3, [sp, #0]
    d2ae:	9906      	ldr	r1, [sp, #24]
    d2b0:	2301      	movs	r3, #1
    d2b2:	9805      	ldr	r0, [sp, #20]
    d2b4:	4c0c      	ldr	r4, [pc, #48]	; (d2e8 <EncryptFRMPayload+0xb4>)
    d2b6:	47a0      	blx	r4
    d2b8:	4c0c      	ldr	r4, [pc, #48]	; (d2ec <EncryptFRMPayload+0xb8>)
    d2ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    d2bc:	2101      	movs	r1, #1
    d2be:	0020      	movs	r0, r4
    d2c0:	4b0b      	ldr	r3, [pc, #44]	; (d2f0 <EncryptFRMPayload+0xbc>)
    d2c2:	4798      	blx	r3
    d2c4:	2800      	cmp	r0, #0
    d2c6:	d1c9      	bne.n	d25c <EncryptFRMPayload+0x28>
    d2c8:	9b03      	ldr	r3, [sp, #12]
    d2ca:	011b      	lsls	r3, r3, #4
    d2cc:	18fb      	adds	r3, r7, r3
    d2ce:	5d07      	ldrb	r7, [r0, r4]
    d2d0:	5c19      	ldrb	r1, [r3, r0]
    d2d2:	182a      	adds	r2, r5, r0
    d2d4:	4079      	eors	r1, r7
    d2d6:	9f11      	ldr	r7, [sp, #68]	; 0x44
    d2d8:	b2d2      	uxtb	r2, r2
    d2da:	3001      	adds	r0, #1
    d2dc:	54b9      	strb	r1, [r7, r2]
    d2de:	b2c2      	uxtb	r2, r0
    d2e0:	4296      	cmp	r6, r2
    d2e2:	d8f4      	bhi.n	d2ce <EncryptFRMPayload+0x9a>
    d2e4:	e7b9      	b.n	d25a <EncryptFRMPayload+0x26>
    d2e6:	46c0      	nop			; (mov r8, r8)
    d2e8:	0000c159 	.word	0x0000c159
    d2ec:	20000ff8 	.word	0x20000ff8
    d2f0:	00009db5 	.word	0x00009db5

0000d2f4 <UpdateTransactionCompleteCbParams>:
    d2f4:	2385      	movs	r3, #133	; 0x85
    d2f6:	2201      	movs	r2, #1
    d2f8:	b570      	push	{r4, r5, r6, lr}
    d2fa:	0001      	movs	r1, r0
    d2fc:	4c14      	ldr	r4, [pc, #80]	; (d350 <UpdateTransactionCompleteCbParams+0x5c>)
    d2fe:	4815      	ldr	r0, [pc, #84]	; (d354 <UpdateTransactionCompleteCbParams+0x60>)
    d300:	009b      	lsls	r3, r3, #2
    d302:	54e2      	strb	r2, [r4, r3]
    d304:	7842      	ldrb	r2, [r0, #1]
    d306:	7803      	ldrb	r3, [r0, #0]
    d308:	0212      	lsls	r2, r2, #8
    d30a:	431a      	orrs	r2, r3
    d30c:	7883      	ldrb	r3, [r0, #2]
    d30e:	041b      	lsls	r3, r3, #16
    d310:	431a      	orrs	r2, r3
    d312:	78c3      	ldrb	r3, [r0, #3]
    d314:	061b      	lsls	r3, r3, #24
    d316:	4313      	orrs	r3, r2
    d318:	d010      	beq.n	d33c <UpdateTransactionCompleteCbParams+0x48>
    d31a:	0022      	movs	r2, r4
    d31c:	2504      	movs	r5, #4
    d31e:	32f8      	adds	r2, #248	; 0xf8
    d320:	6812      	ldr	r2, [r2, #0]
    d322:	422a      	tst	r2, r5
    d324:	d00a      	beq.n	d33c <UpdateTransactionCompleteCbParams+0x48>
    d326:	0022      	movs	r2, r4
    d328:	32fc      	adds	r2, #252	; 0xfc
    d32a:	6810      	ldr	r0, [r2, #0]
    d32c:	2800      	cmp	r0, #0
    d32e:	d005      	beq.n	d33c <UpdateTransactionCompleteCbParams+0x48>
    d330:	0022      	movs	r2, r4
    d332:	32ff      	adds	r2, #255	; 0xff
    d334:	7151      	strb	r1, [r2, #5]
    d336:	7055      	strb	r5, [r2, #1]
    d338:	4907      	ldr	r1, [pc, #28]	; (d358 <UpdateTransactionCompleteCbParams+0x64>)
    d33a:	4798      	blx	r3
    d33c:	2385      	movs	r3, #133	; 0x85
    d33e:	009b      	lsls	r3, r3, #2
    d340:	5ce3      	ldrb	r3, [r4, r3]
    d342:	2b00      	cmp	r3, #0
    d344:	d002      	beq.n	d34c <UpdateTransactionCompleteCbParams+0x58>
    d346:	2300      	movs	r3, #0
    d348:	34fc      	adds	r4, #252	; 0xfc
    d34a:	6023      	str	r3, [r4, #0]
    d34c:	bd70      	pop	{r4, r5, r6, pc}
    d34e:	46c0      	nop			; (mov r8, r8)
    d350:	200019fc 	.word	0x200019fc
    d354:	20001d44 	.word	0x20001d44
    d358:	20001afc 	.word	0x20001afc

0000d35c <AssemblePacket>:
    d35c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d35e:	2710      	movs	r7, #16
    d360:	b08d      	sub	sp, #52	; 0x34
    d362:	9306      	str	r3, [sp, #24]
    d364:	ab04      	add	r3, sp, #16
    d366:	839f      	strh	r7, [r3, #28]
    d368:	231e      	movs	r3, #30
    d36a:	9208      	str	r2, [sp, #32]
    d36c:	aa04      	add	r2, sp, #16
    d36e:	189b      	adds	r3, r3, r2
    d370:	2500      	movs	r5, #0
    d372:	2210      	movs	r2, #16
    d374:	ac0a      	add	r4, sp, #40	; 0x28
    d376:	9007      	str	r0, [sp, #28]
    d378:	9109      	str	r1, [sp, #36]	; 0x24
    d37a:	32ff      	adds	r2, #255	; 0xff
    d37c:	0029      	movs	r1, r5
    d37e:	4eb5      	ldr	r6, [pc, #724]	; (d654 <AssemblePacket+0x2f8>)
    d380:	7025      	strb	r5, [r4, #0]
    d382:	48b5      	ldr	r0, [pc, #724]	; (d658 <AssemblePacket+0x2fc>)
    d384:	801d      	strh	r5, [r3, #0]
    d386:	47b0      	blx	r6
    d388:	003a      	movs	r2, r7
    d38a:	0029      	movs	r1, r5
    d38c:	48b3      	ldr	r0, [pc, #716]	; (d65c <AssemblePacket+0x300>)
    d38e:	47b0      	blx	r6
    d390:	221f      	movs	r2, #31
    d392:	7823      	ldrb	r3, [r4, #0]
    d394:	9907      	ldr	r1, [sp, #28]
    d396:	4013      	ands	r3, r2
    d398:	42a9      	cmp	r1, r5
    d39a:	d043      	beq.n	d424 <AssemblePacket+0xc8>
    d39c:	3a9f      	subs	r2, #159	; 0x9f
    d39e:	4313      	orrs	r3, r2
    d3a0:	7023      	strb	r3, [r4, #0]
    d3a2:	4baf      	ldr	r3, [pc, #700]	; (d660 <AssemblePacket+0x304>)
    d3a4:	3281      	adds	r2, #129	; 0x81
    d3a6:	338c      	adds	r3, #140	; 0x8c
    d3a8:	7819      	ldrb	r1, [r3, #0]
    d3aa:	430a      	orrs	r2, r1
    d3ac:	701a      	strb	r2, [r3, #0]
    d3ae:	22e0      	movs	r2, #224	; 0xe0
    d3b0:	7823      	ldrb	r3, [r4, #0]
    d3b2:	48a9      	ldr	r0, [pc, #676]	; (d658 <AssemblePacket+0x2fc>)
    d3b4:	4013      	ands	r3, r2
    d3b6:	7023      	strb	r3, [r4, #0]
    d3b8:	4ca9      	ldr	r4, [pc, #676]	; (d660 <AssemblePacket+0x304>)
    d3ba:	7403      	strb	r3, [r0, #16]
    d3bc:	3adc      	subs	r2, #220	; 0xdc
    d3be:	4ba9      	ldr	r3, [pc, #676]	; (d664 <AssemblePacket+0x308>)
    d3c0:	3011      	adds	r0, #17
    d3c2:	1c61      	adds	r1, r4, #1
    d3c4:	4798      	blx	r3
    d3c6:	2315      	movs	r3, #21
    d3c8:	aa04      	add	r2, sp, #16
    d3ca:	8393      	strh	r3, [r2, #28]
    d3cc:	0023      	movs	r3, r4
    d3ce:	337c      	adds	r3, #124	; 0x7c
    d3d0:	781b      	ldrb	r3, [r3, #0]
    d3d2:	2700      	movs	r7, #0
    d3d4:	069b      	lsls	r3, r3, #26
    d3d6:	d400      	bmi.n	d3da <AssemblePacket+0x7e>
    d3d8:	e0fd      	b.n	d5d6 <AssemblePacket+0x27a>
    d3da:	0023      	movs	r3, r4
    d3dc:	33df      	adds	r3, #223	; 0xdf
    d3de:	781a      	ldrb	r2, [r3, #0]
    d3e0:	23ea      	movs	r3, #234	; 0xea
    d3e2:	469c      	mov	ip, r3
    d3e4:	44a4      	add	ip, r4
    d3e6:	4663      	mov	r3, ip
    d3e8:	781d      	ldrb	r5, [r3, #0]
    d3ea:	42aa      	cmp	r2, r5
    d3ec:	d200      	bcs.n	d3f0 <AssemblePacket+0x94>
    d3ee:	e0f2      	b.n	d5d6 <AssemblePacket+0x27a>
    d3f0:	0021      	movs	r1, r4
    d3f2:	0026      	movs	r6, r4
    d3f4:	4b9c      	ldr	r3, [pc, #624]	; (d668 <AssemblePacket+0x30c>)
    d3f6:	31c2      	adds	r1, #194	; 0xc2
    d3f8:	7818      	ldrb	r0, [r3, #0]
    d3fa:	880b      	ldrh	r3, [r1, #0]
    d3fc:	36d4      	adds	r6, #212	; 0xd4
    d3fe:	3301      	adds	r3, #1
    d400:	b29b      	uxth	r3, r3
    d402:	800b      	strh	r3, [r1, #0]
    d404:	7836      	ldrb	r6, [r6, #0]
    d406:	42b3      	cmp	r3, r6
    d408:	d110      	bne.n	d42c <AssemblePacket+0xd0>
    d40a:	0023      	movs	r3, r4
    d40c:	33ed      	adds	r3, #237	; 0xed
    d40e:	701f      	strb	r7, [r3, #0]
    d410:	2380      	movs	r3, #128	; 0x80
    d412:	2040      	movs	r0, #64	; 0x40
    d414:	348c      	adds	r4, #140	; 0x8c
    d416:	425b      	negs	r3, r3
    d418:	7822      	ldrb	r2, [r4, #0]
    d41a:	4318      	orrs	r0, r3
    d41c:	3390      	adds	r3, #144	; 0x90
    d41e:	4313      	orrs	r3, r2
    d420:	7023      	strb	r3, [r4, #0]
    d422:	e02f      	b.n	d484 <AssemblePacket+0x128>
    d424:	2240      	movs	r2, #64	; 0x40
    d426:	4313      	orrs	r3, r2
    d428:	7023      	strb	r3, [r4, #0]
    d42a:	e7c0      	b.n	d3ae <AssemblePacket+0x52>
    d42c:	42b3      	cmp	r3, r6
    d42e:	d929      	bls.n	d484 <AssemblePacket+0x128>
    d430:	42aa      	cmp	r2, r5
    d432:	d100      	bne.n	d436 <AssemblePacket+0xda>
    d434:	e0c9      	b.n	d5ca <AssemblePacket+0x26e>
    d436:	0021      	movs	r1, r4
    d438:	0020      	movs	r0, r4
    d43a:	31ed      	adds	r1, #237	; 0xed
    d43c:	780b      	ldrb	r3, [r1, #0]
    d43e:	30d5      	adds	r0, #213	; 0xd5
    d440:	3301      	adds	r3, #1
    d442:	b2db      	uxtb	r3, r3
    d444:	700b      	strb	r3, [r1, #0]
    d446:	7800      	ldrb	r0, [r0, #0]
    d448:	3801      	subs	r0, #1
    d44a:	4283      	cmp	r3, r0
    d44c:	dbe0      	blt.n	d410 <AssemblePacket+0xb4>
    d44e:	700f      	strb	r7, [r1, #0]
    d450:	42aa      	cmp	r2, r5
    d452:	d90d      	bls.n	d470 <AssemblePacket+0x114>
    d454:	231b      	movs	r3, #27
    d456:	4666      	mov	r6, ip
    d458:	a904      	add	r1, sp, #16
    d45a:	3a01      	subs	r2, #1
    d45c:	185b      	adds	r3, r3, r1
    d45e:	701a      	strb	r2, [r3, #0]
    d460:	251b      	movs	r5, #27
    d462:	ab04      	add	r3, sp, #16
    d464:	18ed      	adds	r5, r5, r3
    d466:	7832      	ldrb	r2, [r6, #0]
    d468:	782b      	ldrb	r3, [r5, #0]
    d46a:	429a      	cmp	r2, r3
    d46c:	d800      	bhi.n	d470 <AssemblePacket+0x114>
    d46e:	e098      	b.n	d5a2 <AssemblePacket+0x246>
    d470:	2380      	movs	r3, #128	; 0x80
    d472:	2040      	movs	r0, #64	; 0x40
    d474:	2210      	movs	r2, #16
    d476:	425b      	negs	r3, r3
    d478:	4318      	orrs	r0, r3
    d47a:	4b79      	ldr	r3, [pc, #484]	; (d660 <AssemblePacket+0x304>)
    d47c:	338c      	adds	r3, #140	; 0x8c
    d47e:	7819      	ldrb	r1, [r3, #0]
    d480:	430a      	orrs	r2, r1
    d482:	701a      	strb	r2, [r3, #0]
    d484:	4d76      	ldr	r5, [pc, #472]	; (d660 <AssemblePacket+0x304>)
    d486:	2102      	movs	r1, #2
    d488:	002a      	movs	r2, r5
    d48a:	328c      	adds	r2, #140	; 0x8c
    d48c:	7813      	ldrb	r3, [r2, #0]
    d48e:	420b      	tst	r3, r1
    d490:	d003      	beq.n	d49a <AssemblePacket+0x13e>
    d492:	2420      	movs	r4, #32
    d494:	438b      	bics	r3, r1
    d496:	4320      	orrs	r0, r4
    d498:	7013      	strb	r3, [r2, #0]
    d49a:	2310      	movs	r3, #16
    d49c:	0004      	movs	r4, r0
    d49e:	439c      	bics	r4, r3
    d4a0:	002b      	movs	r3, r5
    d4a2:	33d8      	adds	r3, #216	; 0xd8
    d4a4:	781b      	ldrb	r3, [r3, #0]
    d4a6:	9307      	str	r3, [sp, #28]
    d4a8:	2b00      	cmp	r3, #0
    d4aa:	d003      	beq.n	d4b4 <AssemblePacket+0x158>
    d4ac:	9b06      	ldr	r3, [sp, #24]
    d4ae:	2b00      	cmp	r3, #0
    d4b0:	d000      	beq.n	d4b4 <AssemblePacket+0x158>
    d4b2:	e092      	b.n	d5da <AssemblePacket+0x27e>
    d4b4:	230f      	movs	r3, #15
    d4b6:	439c      	bics	r4, r3
    d4b8:	0020      	movs	r0, r4
    d4ba:	ac0b      	add	r4, sp, #44	; 0x2c
    d4bc:	8826      	ldrh	r6, [r4, #0]
    d4be:	4f66      	ldr	r7, [pc, #408]	; (d658 <AssemblePacket+0x2fc>)
    d4c0:	4b68      	ldr	r3, [pc, #416]	; (d664 <AssemblePacket+0x308>)
    d4c2:	55b8      	strb	r0, [r7, r6]
    d4c4:	1c70      	adds	r0, r6, #1
    d4c6:	b280      	uxth	r0, r0
    d4c8:	19c0      	adds	r0, r0, r7
    d4ca:	2202      	movs	r2, #2
    d4cc:	4967      	ldr	r1, [pc, #412]	; (d66c <AssemblePacket+0x310>)
    d4ce:	4798      	blx	r3
    d4d0:	9b07      	ldr	r3, [sp, #28]
    d4d2:	3603      	adds	r6, #3
    d4d4:	8026      	strh	r6, [r4, #0]
    d4d6:	2b00      	cmp	r3, #0
    d4d8:	d100      	bne.n	d4dc <AssemblePacket+0x180>
    d4da:	e087      	b.n	d5ec <AssemblePacket+0x290>
    d4dc:	9b06      	ldr	r3, [sp, #24]
    d4de:	2b00      	cmp	r3, #0
    d4e0:	d004      	beq.n	d4ec <AssemblePacket+0x190>
    d4e2:	2201      	movs	r2, #1
    d4e4:	0021      	movs	r1, r4
    d4e6:	0038      	movs	r0, r7
    d4e8:	4b61      	ldr	r3, [pc, #388]	; (d670 <AssemblePacket+0x314>)
    d4ea:	4798      	blx	r3
    d4ec:	466a      	mov	r2, sp
    d4ee:	2124      	movs	r1, #36	; 0x24
    d4f0:	1852      	adds	r2, r2, r1
    d4f2:	8823      	ldrh	r3, [r4, #0]
    d4f4:	7812      	ldrb	r2, [r2, #0]
    d4f6:	1c5e      	adds	r6, r3, #1
    d4f8:	54fa      	strb	r2, [r7, r3]
    d4fa:	9b06      	ldr	r3, [sp, #24]
    d4fc:	b2b6      	uxth	r6, r6
    d4fe:	8026      	strh	r6, [r4, #0]
    d500:	2b00      	cmp	r3, #0
    d502:	d100      	bne.n	d506 <AssemblePacket+0x1aa>
    d504:	e076      	b.n	d5f4 <AssemblePacket+0x298>
    d506:	001a      	movs	r2, r3
    d508:	19b8      	adds	r0, r7, r6
    d50a:	9908      	ldr	r1, [sp, #32]
    d50c:	4b55      	ldr	r3, [pc, #340]	; (d664 <AssemblePacket+0x308>)
    d50e:	4798      	blx	r3
    d510:	466b      	mov	r3, sp
    d512:	7e19      	ldrb	r1, [r3, #24]
    d514:	682b      	ldr	r3, [r5, #0]
    d516:	b2f6      	uxtb	r6, r6
    d518:	0a18      	lsrs	r0, r3, #8
    d51a:	792b      	ldrb	r3, [r5, #4]
    d51c:	1d2a      	adds	r2, r5, #4
    d51e:	061b      	lsls	r3, r3, #24
    d520:	4303      	orrs	r3, r0
    d522:	9304      	str	r3, [sp, #16]
    d524:	2301      	movs	r3, #1
    d526:	9301      	str	r3, [sp, #4]
    d528:	4b52      	ldr	r3, [pc, #328]	; (d674 <AssemblePacket+0x318>)
    d52a:	9703      	str	r7, [sp, #12]
    d52c:	9602      	str	r6, [sp, #8]
    d52e:	9300      	str	r3, [sp, #0]
    d530:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    d532:	9808      	ldr	r0, [sp, #32]
    d534:	2200      	movs	r2, #0
    d536:	4c50      	ldr	r4, [pc, #320]	; (d678 <AssemblePacket+0x31c>)
    d538:	47a0      	blx	r4
    d53a:	2800      	cmp	r0, #0
    d53c:	d002      	beq.n	d544 <AssemblePacket+0x1e8>
    d53e:	2020      	movs	r0, #32
    d540:	4b4e      	ldr	r3, [pc, #312]	; (d67c <AssemblePacket+0x320>)
    d542:	4798      	blx	r3
    d544:	aa0b      	add	r2, sp, #44	; 0x2c
    d546:	8813      	ldrh	r3, [r2, #0]
    d548:	9906      	ldr	r1, [sp, #24]
    d54a:	18cb      	adds	r3, r1, r3
    d54c:	8013      	strh	r3, [r2, #0]
    d54e:	4c44      	ldr	r4, [pc, #272]	; (d660 <AssemblePacket+0x304>)
    d550:	ae0b      	add	r6, sp, #44	; 0x2c
    d552:	6823      	ldr	r3, [r4, #0]
    d554:	8832      	ldrh	r2, [r6, #0]
    d556:	0a18      	lsrs	r0, r3, #8
    d558:	7923      	ldrb	r3, [r4, #4]
    d55a:	1d21      	adds	r1, r4, #4
    d55c:	061b      	lsls	r3, r3, #24
    d55e:	4303      	orrs	r3, r0
    d560:	9300      	str	r3, [sp, #0]
    d562:	3a10      	subs	r2, #16
    d564:	b2d2      	uxtb	r2, r2
    d566:	2349      	movs	r3, #73	; 0x49
    d568:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
    d56a:	2000      	movs	r0, #0
    d56c:	4d44      	ldr	r5, [pc, #272]	; (d680 <AssemblePacket+0x324>)
    d56e:	47a8      	blx	r5
    d570:	4f39      	ldr	r7, [pc, #228]	; (d658 <AssemblePacket+0x2fc>)
    d572:	2210      	movs	r2, #16
    d574:	4939      	ldr	r1, [pc, #228]	; (d65c <AssemblePacket+0x300>)
    d576:	0038      	movs	r0, r7
    d578:	4b3a      	ldr	r3, [pc, #232]	; (d664 <AssemblePacket+0x308>)
    d57a:	4798      	blx	r3
    d57c:	8833      	ldrh	r3, [r6, #0]
    d57e:	4a37      	ldr	r2, [pc, #220]	; (d65c <AssemblePacket+0x300>)
    d580:	9300      	str	r3, [sp, #0]
    d582:	2102      	movs	r1, #2
    d584:	003b      	movs	r3, r7
    d586:	4d3f      	ldr	r5, [pc, #252]	; (d684 <AssemblePacket+0x328>)
    d588:	483f      	ldr	r0, [pc, #252]	; (d688 <AssemblePacket+0x32c>)
    d58a:	47a8      	blx	r5
    d58c:	8836      	ldrh	r6, [r6, #0]
    d58e:	2204      	movs	r2, #4
    d590:	19f0      	adds	r0, r6, r7
    d592:	4932      	ldr	r1, [pc, #200]	; (d65c <AssemblePacket+0x300>)
    d594:	4b33      	ldr	r3, [pc, #204]	; (d664 <AssemblePacket+0x308>)
    d596:	4798      	blx	r3
    d598:	3e0c      	subs	r6, #12
    d59a:	34c6      	adds	r4, #198	; 0xc6
    d59c:	8026      	strh	r6, [r4, #0]
    d59e:	b00d      	add	sp, #52	; 0x34
    d5a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d5a2:	0029      	movs	r1, r5
    d5a4:	2010      	movs	r0, #16
    d5a6:	4f39      	ldr	r7, [pc, #228]	; (d68c <AssemblePacket+0x330>)
    d5a8:	47b8      	blx	r7
    d5aa:	2808      	cmp	r0, #8
    d5ac:	d000      	beq.n	d5b0 <AssemblePacket+0x254>
    d5ae:	e75f      	b.n	d470 <AssemblePacket+0x114>
    d5b0:	0029      	movs	r1, r5
    d5b2:	3009      	adds	r0, #9
    d5b4:	47b8      	blx	r7
    d5b6:	782b      	ldrb	r3, [r5, #0]
    d5b8:	2808      	cmp	r0, #8
    d5ba:	d047      	beq.n	d64c <AssemblePacket+0x2f0>
    d5bc:	7832      	ldrb	r2, [r6, #0]
    d5be:	429a      	cmp	r2, r3
    d5c0:	d300      	bcc.n	d5c4 <AssemblePacket+0x268>
    d5c2:	e74d      	b.n	d460 <AssemblePacket+0x104>
    d5c4:	3b01      	subs	r3, #1
    d5c6:	702b      	strb	r3, [r5, #0]
    d5c8:	e74a      	b.n	d460 <AssemblePacket+0x104>
    d5ca:	800f      	strh	r7, [r1, #0]
    d5cc:	2210      	movs	r2, #16
    d5ce:	348c      	adds	r4, #140	; 0x8c
    d5d0:	7823      	ldrb	r3, [r4, #0]
    d5d2:	4393      	bics	r3, r2
    d5d4:	e724      	b.n	d420 <AssemblePacket+0xc4>
    d5d6:	2000      	movs	r0, #0
    d5d8:	e7f8      	b.n	d5cc <AssemblePacket+0x270>
    d5da:	4b2d      	ldr	r3, [pc, #180]	; (d690 <AssemblePacket+0x334>)
    d5dc:	4798      	blx	r3
    d5de:	220f      	movs	r2, #15
    d5e0:	0003      	movs	r3, r0
    d5e2:	0020      	movs	r0, r4
    d5e4:	4013      	ands	r3, r2
    d5e6:	4390      	bics	r0, r2
    d5e8:	4318      	orrs	r0, r3
    d5ea:	e766      	b.n	d4ba <AssemblePacket+0x15e>
    d5ec:	9b06      	ldr	r3, [sp, #24]
    d5ee:	2b00      	cmp	r3, #0
    d5f0:	d000      	beq.n	d5f4 <AssemblePacket+0x298>
    d5f2:	e77b      	b.n	d4ec <AssemblePacket+0x190>
    d5f4:	4d1a      	ldr	r5, [pc, #104]	; (d660 <AssemblePacket+0x304>)
    d5f6:	002b      	movs	r3, r5
    d5f8:	33d8      	adds	r3, #216	; 0xd8
    d5fa:	781b      	ldrb	r3, [r3, #0]
    d5fc:	2b00      	cmp	r3, #0
    d5fe:	d0a6      	beq.n	d54e <AssemblePacket+0x1f2>
    d600:	261e      	movs	r6, #30
    d602:	ab04      	add	r3, sp, #16
    d604:	18f6      	adds	r6, r6, r3
    d606:	2200      	movs	r2, #0
    d608:	0031      	movs	r1, r6
    d60a:	4822      	ldr	r0, [pc, #136]	; (d694 <AssemblePacket+0x338>)
    d60c:	4b18      	ldr	r3, [pc, #96]	; (d670 <AssemblePacket+0x314>)
    d60e:	4798      	blx	r3
    d610:	682b      	ldr	r3, [r5, #0]
    d612:	7831      	ldrb	r1, [r6, #0]
    d614:	0a18      	lsrs	r0, r3, #8
    d616:	792b      	ldrb	r3, [r5, #4]
    d618:	9703      	str	r7, [sp, #12]
    d61a:	061b      	lsls	r3, r3, #24
    d61c:	4303      	orrs	r3, r0
    d61e:	9304      	str	r3, [sp, #16]
    d620:	7823      	ldrb	r3, [r4, #0]
    d622:	1d2a      	adds	r2, r5, #4
    d624:	9302      	str	r3, [sp, #8]
    d626:	2302      	movs	r3, #2
    d628:	9301      	str	r3, [sp, #4]
    d62a:	4b17      	ldr	r3, [pc, #92]	; (d688 <AssemblePacket+0x32c>)
    d62c:	4819      	ldr	r0, [pc, #100]	; (d694 <AssemblePacket+0x338>)
    d62e:	9300      	str	r3, [sp, #0]
    d630:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    d632:	4d11      	ldr	r5, [pc, #68]	; (d678 <AssemblePacket+0x31c>)
    d634:	2200      	movs	r2, #0
    d636:	47a8      	blx	r5
    d638:	2800      	cmp	r0, #0
    d63a:	d002      	beq.n	d642 <AssemblePacket+0x2e6>
    d63c:	2020      	movs	r0, #32
    d63e:	4b0f      	ldr	r3, [pc, #60]	; (d67c <AssemblePacket+0x320>)
    d640:	4798      	blx	r3
    d642:	8823      	ldrh	r3, [r4, #0]
    d644:	8832      	ldrh	r2, [r6, #0]
    d646:	189b      	adds	r3, r3, r2
    d648:	8023      	strh	r3, [r4, #0]
    d64a:	e780      	b.n	d54e <AssemblePacket+0x1f2>
    d64c:	34df      	adds	r4, #223	; 0xdf
    d64e:	7023      	strb	r3, [r4, #0]
    d650:	e70e      	b.n	d470 <AssemblePacket+0x114>
    d652:	46c0      	nop			; (mov r8, r8)
    d654:	00015cf9 	.word	0x00015cf9
    d658:	20001c31 	.word	0x20001c31
    d65c:	20000ff8 	.word	0x20000ff8
    d660:	200019fc 	.word	0x200019fc
    d664:	00015bd5 	.word	0x00015bd5
    d668:	0001cc15 	.word	0x0001cc15
    d66c:	20001a7c 	.word	0x20001a7c
    d670:	0000be21 	.word	0x0000be21
    d674:	20001a31 	.word	0x20001a31
    d678:	0000d235 	.word	0x0000d235
    d67c:	0000d2f5 	.word	0x0000d2f5
    d680:	0000c159 	.word	0x0000c159
    d684:	00009ded 	.word	0x00009ded
    d688:	20001a21 	.word	0x20001a21
    d68c:	00009ae5 	.word	0x00009ae5
    d690:	0000bd1d 	.word	0x0000bd1d
    d694:	20001d4c 	.word	0x20001d4c

0000d698 <UpdateRxDataAvailableCbParams>:
    d698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d69a:	4e0f      	ldr	r6, [pc, #60]	; (d6d8 <UpdateRxDataAvailableCbParams+0x40>)
    d69c:	7874      	ldrb	r4, [r6, #1]
    d69e:	7835      	ldrb	r5, [r6, #0]
    d6a0:	0224      	lsls	r4, r4, #8
    d6a2:	432c      	orrs	r4, r5
    d6a4:	78b5      	ldrb	r5, [r6, #2]
    d6a6:	042d      	lsls	r5, r5, #16
    d6a8:	432c      	orrs	r4, r5
    d6aa:	78f5      	ldrb	r5, [r6, #3]
    d6ac:	062d      	lsls	r5, r5, #24
    d6ae:	4325      	orrs	r5, r4
    d6b0:	d011      	beq.n	d6d6 <UpdateRxDataAvailableCbParams+0x3e>
    d6b2:	4c0a      	ldr	r4, [pc, #40]	; (d6dc <UpdateRxDataAvailableCbParams+0x44>)
    d6b4:	2702      	movs	r7, #2
    d6b6:	0026      	movs	r6, r4
    d6b8:	36f8      	adds	r6, #248	; 0xf8
    d6ba:	6836      	ldr	r6, [r6, #0]
    d6bc:	423e      	tst	r6, r7
    d6be:	d00a      	beq.n	d6d6 <UpdateRxDataAvailableCbParams+0x3e>
    d6c0:	0026      	movs	r6, r4
    d6c2:	34fc      	adds	r4, #252	; 0xfc
    d6c4:	36ff      	adds	r6, #255	; 0xff
    d6c6:	60a0      	str	r0, [r4, #8]
    d6c8:	60e1      	str	r1, [r4, #12]
    d6ca:	7077      	strb	r7, [r6, #1]
    d6cc:	7372      	strb	r2, [r6, #13]
    d6ce:	73b3      	strb	r3, [r6, #14]
    d6d0:	4903      	ldr	r1, [pc, #12]	; (d6e0 <UpdateRxDataAvailableCbParams+0x48>)
    d6d2:	6820      	ldr	r0, [r4, #0]
    d6d4:	47a8      	blx	r5
    d6d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d6d8:	20001d44 	.word	0x20001d44
    d6dc:	200019fc 	.word	0x200019fc
    d6e0:	20001afc 	.word	0x20001afc

0000d6e4 <LorawanNotifyAppOnRxdone>:
    d6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d6e6:	4c25      	ldr	r4, [pc, #148]	; (d77c <LorawanNotifyAppOnRxdone+0x98>)
    d6e8:	0007      	movs	r7, r0
    d6ea:	0023      	movs	r3, r4
    d6ec:	33f4      	adds	r3, #244	; 0xf4
    d6ee:	781b      	ldrb	r3, [r3, #0]
    d6f0:	000d      	movs	r5, r1
    d6f2:	0016      	movs	r6, r2
    d6f4:	2b01      	cmp	r3, #1
    d6f6:	d136      	bne.n	d766 <LorawanNotifyAppOnRxdone+0x82>
    d6f8:	0022      	movs	r2, r4
    d6fa:	210e      	movs	r1, #14
    d6fc:	327c      	adds	r2, #124	; 0x7c
    d6fe:	7813      	ldrb	r3, [r2, #0]
    d700:	438b      	bics	r3, r1
    d702:	7013      	strb	r3, [r2, #0]
    d704:	491e      	ldr	r1, [pc, #120]	; (d780 <LorawanNotifyAppOnRxdone+0x9c>)
    d706:	784a      	ldrb	r2, [r1, #1]
    d708:	780b      	ldrb	r3, [r1, #0]
    d70a:	0212      	lsls	r2, r2, #8
    d70c:	431a      	orrs	r2, r3
    d70e:	788b      	ldrb	r3, [r1, #2]
    d710:	041b      	lsls	r3, r3, #16
    d712:	431a      	orrs	r2, r3
    d714:	78cb      	ldrb	r3, [r1, #3]
    d716:	061b      	lsls	r3, r3, #24
    d718:	4313      	orrs	r3, r2
    d71a:	d023      	beq.n	d764 <LorawanNotifyAppOnRxdone+0x80>
    d71c:	0022      	movs	r2, r4
    d71e:	2120      	movs	r1, #32
    d720:	328c      	adds	r2, #140	; 0x8c
    d722:	7813      	ldrb	r3, [r2, #0]
    d724:	438b      	bics	r3, r1
    d726:	7013      	strb	r3, [r2, #0]
    d728:	0023      	movs	r3, r4
    d72a:	33f4      	adds	r3, #244	; 0xf4
    d72c:	781b      	ldrb	r3, [r3, #0]
    d72e:	7878      	ldrb	r0, [r7, #1]
    d730:	469c      	mov	ip, r3
    d732:	78fa      	ldrb	r2, [r7, #3]
    d734:	78b9      	ldrb	r1, [r7, #2]
    d736:	793b      	ldrb	r3, [r7, #4]
    d738:	4667      	mov	r7, ip
    d73a:	0209      	lsls	r1, r1, #8
    d73c:	4301      	orrs	r1, r0
    d73e:	0410      	lsls	r0, r2, #16
    d740:	4308      	orrs	r0, r1
    d742:	061b      	lsls	r3, r3, #24
    d744:	4318      	orrs	r0, r3
    d746:	0032      	movs	r2, r6
    d748:	2308      	movs	r3, #8
    d74a:	0029      	movs	r1, r5
    d74c:	2f04      	cmp	r7, #4
    d74e:	d112      	bne.n	d776 <LorawanNotifyAppOnRxdone+0x92>
    d750:	4d0c      	ldr	r5, [pc, #48]	; (d784 <LorawanNotifyAppOnRxdone+0xa0>)
    d752:	47a8      	blx	r5
    d754:	2385      	movs	r3, #133	; 0x85
    d756:	009b      	lsls	r3, r3, #2
    d758:	5ce3      	ldrb	r3, [r4, r3]
    d75a:	2b00      	cmp	r3, #0
    d75c:	d102      	bne.n	d764 <LorawanNotifyAppOnRxdone+0x80>
    d75e:	2008      	movs	r0, #8
    d760:	4b09      	ldr	r3, [pc, #36]	; (d788 <LorawanNotifyAppOnRxdone+0xa4>)
    d762:	4798      	blx	r3
    d764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d766:	2b04      	cmp	r3, #4
    d768:	d1cc      	bne.n	d704 <LorawanNotifyAppOnRxdone+0x20>
    d76a:	0023      	movs	r3, r4
    d76c:	33e8      	adds	r3, #232	; 0xe8
    d76e:	7818      	ldrb	r0, [r3, #0]
    d770:	4b06      	ldr	r3, [pc, #24]	; (d78c <LorawanNotifyAppOnRxdone+0xa8>)
    d772:	4798      	blx	r3
    d774:	e7c6      	b.n	d704 <LorawanNotifyAppOnRxdone+0x20>
    d776:	4d06      	ldr	r5, [pc, #24]	; (d790 <LorawanNotifyAppOnRxdone+0xac>)
    d778:	47a8      	blx	r5
    d77a:	e7eb      	b.n	d754 <LorawanNotifyAppOnRxdone+0x70>
    d77c:	200019fc 	.word	0x200019fc
    d780:	20001d44 	.word	0x20001d44
    d784:	000101ad 	.word	0x000101ad
    d788:	0000d2f5 	.word	0x0000d2f5
    d78c:	0000b1cd 	.word	0x0000b1cd
    d790:	0000d699 	.word	0x0000d699

0000d794 <LorawanSetReceiveWindow2Parameters>:
    d794:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d796:	466b      	mov	r3, sp
    d798:	1cdd      	adds	r5, r3, #3
    d79a:	9001      	str	r0, [sp, #4]
    d79c:	7029      	strb	r1, [r5, #0]
    d79e:	2001      	movs	r0, #1
    d7a0:	a901      	add	r1, sp, #4
    d7a2:	4c09      	ldr	r4, [pc, #36]	; (d7c8 <LorawanSetReceiveWindow2Parameters+0x34>)
    d7a4:	47a0      	blx	r4
    d7a6:	2808      	cmp	r0, #8
    d7a8:	d002      	beq.n	d7b0 <LorawanSetReceiveWindow2Parameters+0x1c>
    d7aa:	240a      	movs	r4, #10
    d7ac:	0020      	movs	r0, r4
    d7ae:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    d7b0:	0029      	movs	r1, r5
    d7b2:	200f      	movs	r0, #15
    d7b4:	47a0      	blx	r4
    d7b6:	0004      	movs	r4, r0
    d7b8:	2808      	cmp	r0, #8
    d7ba:	d1f6      	bne.n	d7aa <LorawanSetReceiveWindow2Parameters+0x16>
    d7bc:	7829      	ldrb	r1, [r5, #0]
    d7be:	9801      	ldr	r0, [sp, #4]
    d7c0:	4b02      	ldr	r3, [pc, #8]	; (d7cc <LorawanSetReceiveWindow2Parameters+0x38>)
    d7c2:	4798      	blx	r3
    d7c4:	e7f2      	b.n	d7ac <LorawanSetReceiveWindow2Parameters+0x18>
    d7c6:	46c0      	nop			; (mov r8, r8)
    d7c8:	00009ae5 	.word	0x00009ae5
    d7cc:	0000c775 	.word	0x0000c775

0000d7d0 <LorawanSetFrequency>:
    d7d0:	b507      	push	{r0, r1, r2, lr}
    d7d2:	466b      	mov	r3, sp
    d7d4:	9100      	str	r1, [sp, #0]
    d7d6:	7118      	strb	r0, [r3, #4]
    d7d8:	4669      	mov	r1, sp
    d7da:	2000      	movs	r0, #0
    d7dc:	4b01      	ldr	r3, [pc, #4]	; (d7e4 <LorawanSetFrequency+0x14>)
    d7de:	4798      	blx	r3
    d7e0:	bd0e      	pop	{r1, r2, r3, pc}
    d7e2:	46c0      	nop			; (mov r8, r8)
    d7e4:	00009bf1 	.word	0x00009bf1

0000d7e8 <LorawanGetReceiveWindow2Parameters>:
    d7e8:	4a06      	ldr	r2, [pc, #24]	; (d804 <LorawanGetReceiveWindow2Parameters+0x1c>)
    d7ea:	0013      	movs	r3, r2
    d7ec:	336e      	adds	r3, #110	; 0x6e
    d7ee:	781b      	ldrb	r3, [r3, #0]
    d7f0:	7103      	strb	r3, [r0, #4]
    d7f2:	0013      	movs	r3, r2
    d7f4:	326c      	adds	r2, #108	; 0x6c
    d7f6:	336a      	adds	r3, #106	; 0x6a
    d7f8:	8819      	ldrh	r1, [r3, #0]
    d7fa:	8813      	ldrh	r3, [r2, #0]
    d7fc:	041b      	lsls	r3, r3, #16
    d7fe:	430b      	orrs	r3, r1
    d800:	6003      	str	r3, [r0, #0]
    d802:	4770      	bx	lr
    d804:	200019fc 	.word	0x200019fc

0000d808 <LORAWAN_GetAttr>:
    d808:	b5f0      	push	{r4, r5, r6, r7, lr}
    d80a:	000b      	movs	r3, r1
    d80c:	b093      	sub	sp, #76	; 0x4c
    d80e:	0016      	movs	r6, r2
    d810:	2842      	cmp	r0, #66	; 0x42
    d812:	d844      	bhi.n	d89e <LORAWAN_GetAttr+0x96>
    d814:	f004 fdfc 	bl	12410 <__gnu_thumb1_case_uhi>
    d818:	00620046 	.word	0x00620046
    d81c:	00760066 	.word	0x00760066
    d820:	0072006e 	.word	0x0072006e
    d824:	007f007a 	.word	0x007f007a
    d828:	00870084 	.word	0x00870084
    d82c:	008e008a 	.word	0x008e008a
    d830:	00990091 	.word	0x00990091
    d834:	009f009c 	.word	0x009f009c
    d838:	00a600a3 	.word	0x00a600a3
    d83c:	00ac00a9 	.word	0x00ac00a9
    d840:	00d800af 	.word	0x00d800af
    d844:	00b200b5 	.word	0x00b200b5
    d848:	00df00e5 	.word	0x00df00e5
    d84c:	00ce00d3 	.word	0x00ce00d3
    d850:	004300c7 	.word	0x004300c7
    d854:	00c10096 	.word	0x00c10096
    d858:	00be00c5 	.word	0x00be00c5
    d85c:	00dc00bb 	.word	0x00dc00bb
    d860:	004c00e2 	.word	0x004c00e2
    d864:	004e004c 	.word	0x004e004c
    d868:	011500ee 	.word	0x011500ee
    d86c:	00ff010c 	.word	0x00ff010c
    d870:	01300122 	.word	0x01300122
    d874:	0148013c 	.word	0x0148013c
    d878:	01610154 	.word	0x01610154
    d87c:	01940043 	.word	0x01940043
    d880:	0170016c 	.word	0x0170016c
    d884:	017a0175 	.word	0x017a0175
    d888:	0183017f 	.word	0x0183017f
    d88c:	01890186 	.word	0x01890186
    d890:	00430191 	.word	0x00430191
    d894:	00430043 	.word	0x00430043
    d898:	019d0198 	.word	0x019d0198
    d89c:	01ee      	.short	0x01ee
    d89e:	200a      	movs	r0, #10
    d8a0:	b013      	add	sp, #76	; 0x4c
    d8a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d8a4:	2208      	movs	r2, #8
    d8a6:	49c4      	ldr	r1, [pc, #784]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8a8:	315d      	adds	r1, #93	; 0x5d
    d8aa:	0030      	movs	r0, r6
    d8ac:	4bc3      	ldr	r3, [pc, #780]	; (dbbc <LORAWAN_GetAttr+0x3b4>)
    d8ae:	4798      	blx	r3
    d8b0:	2008      	movs	r0, #8
    d8b2:	e7f5      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    d8b4:	ac0e      	add	r4, sp, #56	; 0x38
    d8b6:	0021      	movs	r1, r4
    d8b8:	4bc1      	ldr	r3, [pc, #772]	; (dbc0 <LORAWAN_GetAttr+0x3b8>)
    d8ba:	201d      	movs	r0, #29
    d8bc:	4798      	blx	r3
    d8be:	4bbe      	ldr	r3, [pc, #760]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8c0:	a910      	add	r1, sp, #64	; 0x40
    d8c2:	33fe      	adds	r3, #254	; 0xfe
    d8c4:	8adb      	ldrh	r3, [r3, #22]
    d8c6:	2208      	movs	r2, #8
    d8c8:	808b      	strh	r3, [r1, #4]
    d8ca:	7923      	ldrb	r3, [r4, #4]
    d8cc:	718b      	strb	r3, [r1, #6]
    d8ce:	8823      	ldrh	r3, [r4, #0]
    d8d0:	800b      	strh	r3, [r1, #0]
    d8d2:	8863      	ldrh	r3, [r4, #2]
    d8d4:	804b      	strh	r3, [r1, #2]
    d8d6:	7963      	ldrb	r3, [r4, #5]
    d8d8:	71cb      	strb	r3, [r1, #7]
    d8da:	e7e6      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    d8dc:	49b6      	ldr	r1, [pc, #728]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8de:	2208      	movs	r2, #8
    d8e0:	3155      	adds	r1, #85	; 0x55
    d8e2:	e7e2      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    d8e4:	4bb4      	ldr	r3, [pc, #720]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8e6:	681a      	ldr	r2, [r3, #0]
    d8e8:	791b      	ldrb	r3, [r3, #4]
    d8ea:	0a12      	lsrs	r2, r2, #8
    d8ec:	061b      	lsls	r3, r3, #24
    d8ee:	4313      	orrs	r3, r2
    d8f0:	6033      	str	r3, [r6, #0]
    d8f2:	e7dd      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d8f4:	49b0      	ldr	r1, [pc, #704]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8f6:	2210      	movs	r2, #16
    d8f8:	3105      	adds	r1, #5
    d8fa:	e7d6      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    d8fc:	49ae      	ldr	r1, [pc, #696]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d8fe:	2210      	movs	r2, #16
    d900:	3115      	adds	r1, #21
    d902:	e7d2      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    d904:	49ac      	ldr	r1, [pc, #688]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d906:	2210      	movs	r2, #16
    d908:	3145      	adds	r1, #69	; 0x45
    d90a:	e7ce      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    d90c:	4baa      	ldr	r3, [pc, #680]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d90e:	337c      	adds	r3, #124	; 0x7c
    d910:	781b      	ldrb	r3, [r3, #0]
    d912:	069b      	lsls	r3, r3, #26
    d914:	e039      	b.n	d98a <LORAWAN_GetAttr+0x182>
    d916:	4ba8      	ldr	r3, [pc, #672]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d918:	33df      	adds	r3, #223	; 0xdf
    d91a:	781b      	ldrb	r3, [r3, #0]
    d91c:	7033      	strb	r3, [r6, #0]
    d91e:	e7c7      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d920:	4ba5      	ldr	r3, [pc, #660]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d922:	33e1      	adds	r3, #225	; 0xe1
    d924:	e7f9      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d926:	4ba4      	ldr	r3, [pc, #656]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d928:	33f7      	adds	r3, #247	; 0xf7
    d92a:	e7f6      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d92c:	4ba2      	ldr	r3, [pc, #648]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d92e:	3304      	adds	r3, #4
    d930:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    d932:	e7dd      	b.n	d8f0 <LORAWAN_GetAttr+0xe8>
    d934:	4ba0      	ldr	r3, [pc, #640]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d936:	3308      	adds	r3, #8
    d938:	e7fa      	b.n	d930 <LORAWAN_GetAttr+0x128>
    d93a:	4b9f      	ldr	r3, [pc, #636]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d93c:	33c8      	adds	r3, #200	; 0xc8
    d93e:	881b      	ldrh	r3, [r3, #0]
    d940:	8033      	strh	r3, [r6, #0]
    d942:	e7b5      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d944:	4b9c      	ldr	r3, [pc, #624]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d946:	33ca      	adds	r3, #202	; 0xca
    d948:	e7f9      	b.n	d93e <LORAWAN_GetAttr+0x136>
    d94a:	4b9b      	ldr	r3, [pc, #620]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d94c:	33cc      	adds	r3, #204	; 0xcc
    d94e:	e7f6      	b.n	d93e <LORAWAN_GetAttr+0x136>
    d950:	4b99      	ldr	r3, [pc, #612]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d952:	33ce      	adds	r3, #206	; 0xce
    d954:	e7f3      	b.n	d93e <LORAWAN_GetAttr+0x136>
    d956:	4b98      	ldr	r3, [pc, #608]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d958:	33d0      	adds	r3, #208	; 0xd0
    d95a:	881b      	ldrh	r3, [r3, #0]
    d95c:	e7de      	b.n	d91c <LORAWAN_GetAttr+0x114>
    d95e:	4b96      	ldr	r3, [pc, #600]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d960:	33d4      	adds	r3, #212	; 0xd4
    d962:	e7da      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d964:	4b94      	ldr	r3, [pc, #592]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d966:	33d5      	adds	r3, #213	; 0xd5
    d968:	e7d7      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d96a:	4b93      	ldr	r3, [pc, #588]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d96c:	33d2      	adds	r3, #210	; 0xd2
    d96e:	e7e6      	b.n	d93e <LORAWAN_GetAttr+0x136>
    d970:	4b91      	ldr	r3, [pc, #580]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d972:	33da      	adds	r3, #218	; 0xda
    d974:	e7d1      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d976:	4b90      	ldr	r3, [pc, #576]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d978:	33d9      	adds	r3, #217	; 0xd9
    d97a:	e7ce      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d97c:	4b8e      	ldr	r3, [pc, #568]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d97e:	33e0      	adds	r3, #224	; 0xe0
    d980:	e7cb      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d982:	4b8d      	ldr	r3, [pc, #564]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d984:	337c      	adds	r3, #124	; 0x7c
    d986:	781b      	ldrb	r3, [r3, #0]
    d988:	06db      	lsls	r3, r3, #27
    d98a:	0fdb      	lsrs	r3, r3, #31
    d98c:	e7c6      	b.n	d91c <LORAWAN_GetAttr+0x114>
    d98e:	4b8a      	ldr	r3, [pc, #552]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d990:	33de      	adds	r3, #222	; 0xde
    d992:	e7c2      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d994:	4b88      	ldr	r3, [pc, #544]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d996:	33dd      	adds	r3, #221	; 0xdd
    d998:	e7bf      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d99a:	4b87      	ldr	r3, [pc, #540]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d99c:	3390      	adds	r3, #144	; 0x90
    d99e:	781b      	ldrb	r3, [r3, #0]
    d9a0:	e7ce      	b.n	d940 <LORAWAN_GetAttr+0x138>
    d9a2:	4b85      	ldr	r3, [pc, #532]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d9a4:	e7c4      	b.n	d930 <LORAWAN_GetAttr+0x128>
    d9a6:	2016      	movs	r0, #22
    d9a8:	781b      	ldrb	r3, [r3, #0]
    d9aa:	a910      	add	r1, sp, #64	; 0x40
    d9ac:	700b      	strb	r3, [r1, #0]
    d9ae:	4b85      	ldr	r3, [pc, #532]	; (dbc4 <LORAWAN_GetAttr+0x3bc>)
    d9b0:	4798      	blx	r3
    d9b2:	e77d      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d9b4:	781b      	ldrb	r3, [r3, #0]
    d9b6:	a910      	add	r1, sp, #64	; 0x40
    d9b8:	700b      	strb	r3, [r1, #0]
    d9ba:	2012      	movs	r0, #18
    d9bc:	e7f7      	b.n	d9ae <LORAWAN_GetAttr+0x1a6>
    d9be:	781b      	ldrb	r3, [r3, #0]
    d9c0:	a910      	add	r1, sp, #64	; 0x40
    d9c2:	700b      	strb	r3, [r1, #0]
    d9c4:	2000      	movs	r0, #0
    d9c6:	e7f2      	b.n	d9ae <LORAWAN_GetAttr+0x1a6>
    d9c8:	0010      	movs	r0, r2
    d9ca:	4b7f      	ldr	r3, [pc, #508]	; (dbc8 <LORAWAN_GetAttr+0x3c0>)
    d9cc:	4798      	blx	r3
    d9ce:	e76f      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d9d0:	4b79      	ldr	r3, [pc, #484]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d9d2:	33f6      	adds	r3, #246	; 0xf6
    d9d4:	e7a1      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d9d6:	4b78      	ldr	r3, [pc, #480]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d9d8:	33f4      	adds	r3, #244	; 0xf4
    d9da:	e79e      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d9dc:	4b76      	ldr	r3, [pc, #472]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d9de:	33f5      	adds	r3, #245	; 0xf5
    d9e0:	e79b      	b.n	d91a <LORAWAN_GetAttr+0x112>
    d9e2:	21fa      	movs	r1, #250	; 0xfa
    d9e4:	4b74      	ldr	r3, [pc, #464]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    d9e6:	0089      	lsls	r1, r1, #2
    d9e8:	3388      	adds	r3, #136	; 0x88
    d9ea:	6818      	ldr	r0, [r3, #0]
    d9ec:	4b77      	ldr	r3, [pc, #476]	; (dbcc <LORAWAN_GetAttr+0x3c4>)
    d9ee:	4798      	blx	r3
    d9f0:	8030      	strh	r0, [r6, #0]
    d9f2:	e75d      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    d9f4:	780a      	ldrb	r2, [r1, #0]
    d9f6:	200a      	movs	r0, #10
    d9f8:	2a03      	cmp	r2, #3
    d9fa:	d900      	bls.n	d9fe <LORAWAN_GetAttr+0x1f6>
    d9fc:	e750      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    d9fe:	2322      	movs	r3, #34	; 0x22
    da00:	496d      	ldr	r1, [pc, #436]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    da02:	33ff      	adds	r3, #255	; 0xff
    da04:	5cc9      	ldrb	r1, [r1, r3]
    da06:	3b21      	subs	r3, #33	; 0x21
    da08:	3bff      	subs	r3, #255	; 0xff
    da0a:	4093      	lsls	r3, r2
    da0c:	400b      	ands	r3, r1
    da0e:	1e5a      	subs	r2, r3, #1
    da10:	4193      	sbcs	r3, r2
    da12:	7033      	strb	r3, [r6, #0]
    da14:	e02e      	b.n	da74 <LORAWAN_GetAttr+0x26c>
    da16:	780b      	ldrb	r3, [r1, #0]
    da18:	200a      	movs	r0, #10
    da1a:	2b03      	cmp	r3, #3
    da1c:	d900      	bls.n	da20 <LORAWAN_GetAttr+0x218>
    da1e:	e73f      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da20:	213c      	movs	r1, #60	; 0x3c
    da22:	4359      	muls	r1, r3
    da24:	3139      	adds	r1, #57	; 0x39
    da26:	4b64      	ldr	r3, [pc, #400]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    da28:	31ff      	adds	r1, #255	; 0xff
    da2a:	18c9      	adds	r1, r1, r3
    da2c:	2210      	movs	r2, #16
    da2e:	e73c      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    da30:	780b      	ldrb	r3, [r1, #0]
    da32:	200a      	movs	r0, #10
    da34:	2b03      	cmp	r3, #3
    da36:	d900      	bls.n	da3a <LORAWAN_GetAttr+0x232>
    da38:	e732      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da3a:	213c      	movs	r1, #60	; 0x3c
    da3c:	4359      	muls	r1, r3
    da3e:	3129      	adds	r1, #41	; 0x29
    da40:	e7f1      	b.n	da26 <LORAWAN_GetAttr+0x21e>
    da42:	780b      	ldrb	r3, [r1, #0]
    da44:	200a      	movs	r0, #10
    da46:	2b03      	cmp	r3, #3
    da48:	d900      	bls.n	da4c <LORAWAN_GetAttr+0x244>
    da4a:	e729      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da4c:	213c      	movs	r1, #60	; 0x3c
    da4e:	4359      	muls	r1, r3
    da50:	4b59      	ldr	r3, [pc, #356]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    da52:	3125      	adds	r1, #37	; 0x25
    da54:	31ff      	adds	r1, #255	; 0xff
    da56:	18c9      	adds	r1, r1, r3
    da58:	2204      	movs	r2, #4
    da5a:	e726      	b.n	d8aa <LORAWAN_GetAttr+0xa2>
    da5c:	780a      	ldrb	r2, [r1, #0]
    da5e:	200a      	movs	r0, #10
    da60:	2a03      	cmp	r2, #3
    da62:	d900      	bls.n	da66 <LORAWAN_GetAttr+0x25e>
    da64:	e71c      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da66:	233c      	movs	r3, #60	; 0x3c
    da68:	435a      	muls	r2, r3
    da6a:	4b53      	ldr	r3, [pc, #332]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    da6c:	189b      	adds	r3, r3, r2
    da6e:	33fc      	adds	r3, #252	; 0xfc
    da70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    da72:	6033      	str	r3, [r6, #0]
    da74:	3802      	subs	r0, #2
    da76:	e713      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da78:	780a      	ldrb	r2, [r1, #0]
    da7a:	200a      	movs	r0, #10
    da7c:	2a03      	cmp	r2, #3
    da7e:	d900      	bls.n	da82 <LORAWAN_GetAttr+0x27a>
    da80:	e70e      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da82:	233c      	movs	r3, #60	; 0x3c
    da84:	435a      	muls	r2, r3
    da86:	4b4c      	ldr	r3, [pc, #304]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    da88:	189b      	adds	r3, r3, r2
    da8a:	33fc      	adds	r3, #252	; 0xfc
    da8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    da8e:	e7f0      	b.n	da72 <LORAWAN_GetAttr+0x26a>
    da90:	780a      	ldrb	r2, [r1, #0]
    da92:	200a      	movs	r0, #10
    da94:	2a03      	cmp	r2, #3
    da96:	d900      	bls.n	da9a <LORAWAN_GetAttr+0x292>
    da98:	e702      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    da9a:	233c      	movs	r3, #60	; 0x3c
    da9c:	435a      	muls	r2, r3
    da9e:	4b46      	ldr	r3, [pc, #280]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    daa0:	189b      	adds	r3, r3, r2
    daa2:	33fc      	adds	r3, #252	; 0xfc
    daa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    daa6:	e7e4      	b.n	da72 <LORAWAN_GetAttr+0x26a>
    daa8:	780a      	ldrb	r2, [r1, #0]
    daaa:	200a      	movs	r0, #10
    daac:	2a03      	cmp	r2, #3
    daae:	d900      	bls.n	dab2 <LORAWAN_GetAttr+0x2aa>
    dab0:	e6f6      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    dab2:	233c      	movs	r3, #60	; 0x3c
    dab4:	435a      	muls	r2, r3
    dab6:	4b40      	ldr	r3, [pc, #256]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    dab8:	189b      	adds	r3, r3, r2
    daba:	33fc      	adds	r3, #252	; 0xfc
    dabc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    dabe:	e7d8      	b.n	da72 <LORAWAN_GetAttr+0x26a>
    dac0:	780a      	ldrb	r2, [r1, #0]
    dac2:	200a      	movs	r0, #10
    dac4:	2a03      	cmp	r2, #3
    dac6:	d900      	bls.n	daca <LORAWAN_GetAttr+0x2c2>
    dac8:	e6ea      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    daca:	233c      	movs	r3, #60	; 0x3c
    dacc:	435a      	muls	r2, r3
    dace:	4b3a      	ldr	r3, [pc, #232]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    dad0:	189b      	adds	r3, r3, r2
    dad2:	335d      	adds	r3, #93	; 0x5d
    dad4:	33ff      	adds	r3, #255	; 0xff
    dad6:	781b      	ldrb	r3, [r3, #0]
    dad8:	e79b      	b.n	da12 <LORAWAN_GetAttr+0x20a>
    dada:	780a      	ldrb	r2, [r1, #0]
    dadc:	200a      	movs	r0, #10
    dade:	2a03      	cmp	r2, #3
    dae0:	d900      	bls.n	dae4 <LORAWAN_GetAttr+0x2dc>
    dae2:	e6dd      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    dae4:	233c      	movs	r3, #60	; 0x3c
    dae6:	435a      	muls	r2, r3
    dae8:	4b33      	ldr	r3, [pc, #204]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    daea:	189b      	adds	r3, r3, r2
    daec:	335e      	adds	r3, #94	; 0x5e
    daee:	e7f1      	b.n	dad4 <LORAWAN_GetAttr+0x2cc>
    daf0:	0010      	movs	r0, r2
    daf2:	4b37      	ldr	r3, [pc, #220]	; (dbd0 <LORAWAN_GetAttr+0x3c8>)
    daf4:	4798      	blx	r3
    daf6:	e6d3      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    daf8:	0011      	movs	r1, r2
    dafa:	4b31      	ldr	r3, [pc, #196]	; (dbc0 <LORAWAN_GetAttr+0x3b8>)
    dafc:	201f      	movs	r0, #31
    dafe:	4798      	blx	r3
    db00:	e6d6      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    db02:	4b2d      	ldr	r3, [pc, #180]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db04:	338c      	adds	r3, #140	; 0x8c
    db06:	781b      	ldrb	r3, [r3, #0]
    db08:	071b      	lsls	r3, r3, #28
    db0a:	e73e      	b.n	d98a <LORAWAN_GetAttr+0x182>
    db0c:	4b2a      	ldr	r3, [pc, #168]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db0e:	338c      	adds	r3, #140	; 0x8c
    db10:	781b      	ldrb	r3, [r3, #0]
    db12:	07db      	lsls	r3, r3, #31
    db14:	e739      	b.n	d98a <LORAWAN_GetAttr+0x182>
    db16:	2031      	movs	r0, #49	; 0x31
    db18:	4b2a      	ldr	r3, [pc, #168]	; (dbc4 <LORAWAN_GetAttr+0x3bc>)
    db1a:	4798      	blx	r3
    db1c:	e6c0      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    db1e:	492d      	ldr	r1, [pc, #180]	; (dbd4 <LORAWAN_GetAttr+0x3cc>)
    db20:	2026      	movs	r0, #38	; 0x26
    db22:	e7f9      	b.n	db18 <LORAWAN_GetAttr+0x310>
    db24:	4b24      	ldr	r3, [pc, #144]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db26:	33dc      	adds	r3, #220	; 0xdc
    db28:	e6f7      	b.n	d91a <LORAWAN_GetAttr+0x112>
    db2a:	4b2b      	ldr	r3, [pc, #172]	; (dbd8 <LORAWAN_GetAttr+0x3d0>)
    db2c:	4798      	blx	r3
    db2e:	4b2b      	ldr	r3, [pc, #172]	; (dbdc <LORAWAN_GetAttr+0x3d4>)
    db30:	0004      	movs	r4, r0
    db32:	4798      	blx	r3
    db34:	1b00      	subs	r0, r0, r4
    db36:	7030      	strb	r0, [r6, #0]
    db38:	e6ba      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    db3a:	2100      	movs	r1, #0
    db3c:	2020      	movs	r0, #32
    db3e:	e7eb      	b.n	db18 <LORAWAN_GetAttr+0x310>
    db40:	4b1d      	ldr	r3, [pc, #116]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db42:	33ff      	adds	r3, #255	; 0xff
    db44:	7c5b      	ldrb	r3, [r3, #17]
    db46:	e6e4      	b.n	d912 <LORAWAN_GetAttr+0x10a>
    db48:	238c      	movs	r3, #140	; 0x8c
    db4a:	4a1b      	ldr	r2, [pc, #108]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db4c:	009b      	lsls	r3, r3, #2
    db4e:	58d3      	ldr	r3, [r2, r3]
    db50:	e6ce      	b.n	d8f0 <LORAWAN_GetAttr+0xe8>
    db52:	258a      	movs	r5, #138	; 0x8a
    db54:	4c18      	ldr	r4, [pc, #96]	; (dbb8 <LORAWAN_GetAttr+0x3b0>)
    db56:	00ad      	lsls	r5, r5, #2
    db58:	5963      	ldr	r3, [r4, r5]
    db5a:	2015      	movs	r0, #21
    db5c:	3301      	adds	r3, #1
    db5e:	d100      	bne.n	db62 <LORAWAN_GetAttr+0x35a>
    db60:	e69e      	b.n	d8a0 <LORAWAN_GetAttr+0x98>
    db62:	4b1f      	ldr	r3, [pc, #124]	; (dbe0 <LORAWAN_GetAttr+0x3d8>)
    db64:	a910      	add	r1, sp, #64	; 0x40
    db66:	5ce0      	ldrb	r0, [r4, r3]
    db68:	4b1e      	ldr	r3, [pc, #120]	; (dbe4 <LORAWAN_GetAttr+0x3dc>)
    db6a:	4798      	blx	r3
    db6c:	4b1e      	ldr	r3, [pc, #120]	; (dbe8 <LORAWAN_GetAttr+0x3e0>)
    db6e:	4798      	blx	r3
    db70:	22fa      	movs	r2, #250	; 0xfa
    db72:	9000      	str	r0, [sp, #0]
    db74:	9101      	str	r1, [sp, #4]
    db76:	0092      	lsls	r2, r2, #2
    db78:	5960      	ldr	r0, [r4, r5]
    db7a:	2300      	movs	r3, #0
    db7c:	4d1b      	ldr	r5, [pc, #108]	; (dbec <LORAWAN_GetAttr+0x3e4>)
    db7e:	2100      	movs	r1, #0
    db80:	47a8      	blx	r5
    db82:	9a10      	ldr	r2, [sp, #64]	; 0x40
    db84:	9b11      	ldr	r3, [sp, #68]	; 0x44
    db86:	9002      	str	r0, [sp, #8]
    db88:	9103      	str	r1, [sp, #12]
    db8a:	9800      	ldr	r0, [sp, #0]
    db8c:	9901      	ldr	r1, [sp, #4]
    db8e:	1a80      	subs	r0, r0, r2
    db90:	4199      	sbcs	r1, r3
    db92:	22fa      	movs	r2, #250	; 0xfa
    db94:	2300      	movs	r3, #0
    db96:	0092      	lsls	r2, r2, #2
    db98:	4d15      	ldr	r5, [pc, #84]	; (dbf0 <LORAWAN_GetAttr+0x3e8>)
    db9a:	47a8      	blx	r5
    db9c:	238b      	movs	r3, #139	; 0x8b
    db9e:	009b      	lsls	r3, r3, #2
    dba0:	5ce4      	ldrb	r4, [r4, r3]
    dba2:	2300      	movs	r3, #0
    dba4:	00a2      	lsls	r2, r4, #2
    dba6:	9c02      	ldr	r4, [sp, #8]
    dba8:	9d03      	ldr	r5, [sp, #12]
    dbaa:	1912      	adds	r2, r2, r4
    dbac:	416b      	adcs	r3, r5
    dbae:	1812      	adds	r2, r2, r0
    dbb0:	414b      	adcs	r3, r1
    dbb2:	6032      	str	r2, [r6, #0]
    dbb4:	6073      	str	r3, [r6, #4]
    dbb6:	e67b      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    dbb8:	200019fc 	.word	0x200019fc
    dbbc:	00015bd5 	.word	0x00015bd5
    dbc0:	0001095d 	.word	0x0001095d
    dbc4:	00009ac9 	.word	0x00009ac9
    dbc8:	0000d7e9 	.word	0x0000d7e9
    dbcc:	00012425 	.word	0x00012425
    dbd0:	00009d39 	.word	0x00009d39
    dbd4:	20001adb 	.word	0x20001adb
    dbd8:	0000bd1d 	.word	0x0000bd1d
    dbdc:	0000bdc5 	.word	0x0000bdc5
    dbe0:	00000225 	.word	0x00000225
    dbe4:	0000b4a5 	.word	0x0000b4a5
    dbe8:	0000ae5d 	.word	0x0000ae5d
    dbec:	00012841 	.word	0x00012841
    dbf0:	00012801 	.word	0x00012801
    dbf4:	88ca      	ldrh	r2, [r1, #6]
    dbf6:	780b      	ldrb	r3, [r1, #0]
    dbf8:	9206      	str	r2, [sp, #24]
    dbfa:	784a      	ldrb	r2, [r1, #1]
    dbfc:	af0e      	add	r7, sp, #56	; 0x38
    dbfe:	9209      	str	r2, [sp, #36]	; 0x24
    dc00:	788a      	ldrb	r2, [r1, #2]
    dc02:	2025      	movs	r0, #37	; 0x25
    dc04:	920a      	str	r2, [sp, #40]	; 0x28
    dc06:	78ca      	ldrb	r2, [r1, #3]
    dc08:	920b      	str	r2, [sp, #44]	; 0x2c
    dc0a:	790a      	ldrb	r2, [r1, #4]
    dc0c:	9208      	str	r2, [sp, #32]
    dc0e:	aa0c      	add	r2, sp, #48	; 0x30
    dc10:	1d94      	adds	r4, r2, #6
    dc12:	7193      	strb	r3, [r2, #6]
    dc14:	0021      	movs	r1, r4
    dc16:	003a      	movs	r2, r7
    dc18:	4b5b      	ldr	r3, [pc, #364]	; (dd88 <LORAWAN_GetAttr+0x580>)
    dc1a:	4798      	blx	r3
    dc1c:	ab0c      	add	r3, sp, #48	; 0x30
    dc1e:	1ddd      	adds	r5, r3, #7
    dc20:	002a      	movs	r2, r5
    dc22:	0021      	movs	r1, r4
    dc24:	2023      	movs	r0, #35	; 0x23
    dc26:	4b58      	ldr	r3, [pc, #352]	; (dd88 <LORAWAN_GetAttr+0x580>)
    dc28:	4798      	blx	r3
    dc2a:	782d      	ldrb	r5, [r5, #0]
    dc2c:	2d01      	cmp	r5, #1
    dc2e:	d000      	beq.n	dc32 <LORAWAN_GetAttr+0x42a>
    dc30:	e0a1      	b.n	dd76 <LORAWAN_GetAttr+0x56e>
    dc32:	ac10      	add	r4, sp, #64	; 0x40
    dc34:	4b55      	ldr	r3, [pc, #340]	; (dd8c <LORAWAN_GetAttr+0x584>)
    dc36:	0021      	movs	r1, r4
    dc38:	2007      	movs	r0, #7
    dc3a:	4798      	blx	r3
    dc3c:	783b      	ldrb	r3, [r7, #0]
    dc3e:	2b0c      	cmp	r3, #12
    dc40:	d000      	beq.n	dc44 <LORAWAN_GetAttr+0x43c>
    dc42:	e08a      	b.n	dd5a <LORAWAN_GetAttr+0x552>
    dc44:	2700      	movs	r7, #0
    dc46:	7823      	ldrb	r3, [r4, #0]
    dc48:	3b07      	subs	r3, #7
    dc4a:	b2db      	uxtb	r3, r3
    dc4c:	429d      	cmp	r5, r3
    dc4e:	417f      	adcs	r7, r7
    dc50:	b2fb      	uxtb	r3, r7
    dc52:	9302      	str	r3, [sp, #8]
    dc54:	ac10      	add	r4, sp, #64	; 0x40
    dc56:	ab0c      	add	r3, sp, #48	; 0x30
    dc58:	1d99      	adds	r1, r3, #6
    dc5a:	0022      	movs	r2, r4
    dc5c:	4b4a      	ldr	r3, [pc, #296]	; (dd88 <LORAWAN_GetAttr+0x580>)
    dc5e:	2024      	movs	r0, #36	; 0x24
    dc60:	4798      	blx	r3
    dc62:	7823      	ldrb	r3, [r4, #0]
    dc64:	3b07      	subs	r3, #7
    dc66:	b2db      	uxtb	r3, r3
    dc68:	2b02      	cmp	r3, #2
    dc6a:	d900      	bls.n	dc6e <LORAWAN_GetAttr+0x466>
    dc6c:	e080      	b.n	dd70 <LORAWAN_GetAttr+0x568>
    dc6e:	4a48      	ldr	r2, [pc, #288]	; (dd90 <LORAWAN_GetAttr+0x588>)
    dc70:	00db      	lsls	r3, r3, #3
    dc72:	18d3      	adds	r3, r2, r3
    dc74:	681c      	ldr	r4, [r3, #0]
    dc76:	685d      	ldr	r5, [r3, #4]
    dc78:	2001      	movs	r0, #1
    dc7a:	ab0e      	add	r3, sp, #56	; 0x38
    dc7c:	781b      	ldrb	r3, [r3, #0]
    dc7e:	4f45      	ldr	r7, [pc, #276]	; (dd94 <LORAWAN_GetAttr+0x58c>)
    dc80:	9300      	str	r3, [sp, #0]
    dc82:	4098      	lsls	r0, r3
    dc84:	47b8      	blx	r7
    dc86:	0002      	movs	r2, r0
    dc88:	000b      	movs	r3, r1
    dc8a:	0020      	movs	r0, r4
    dc8c:	0029      	movs	r1, r5
    dc8e:	4c42      	ldr	r4, [pc, #264]	; (dd98 <LORAWAN_GetAttr+0x590>)
    dc90:	47a0      	blx	r4
    dc92:	0002      	movs	r2, r0
    dc94:	000b      	movs	r3, r1
    dc96:	2000      	movs	r0, #0
    dc98:	4940      	ldr	r1, [pc, #256]	; (dd9c <LORAWAN_GetAttr+0x594>)
    dc9a:	47a0      	blx	r4
    dc9c:	466b      	mov	r3, sp
    dc9e:	9004      	str	r0, [sp, #16]
    dca0:	9105      	str	r1, [sp, #20]
    dca2:	7e18      	ldrb	r0, [r3, #24]
    dca4:	47b8      	blx	r7
    dca6:	4c3e      	ldr	r4, [pc, #248]	; (dda0 <LORAWAN_GetAttr+0x598>)
    dca8:	2200      	movs	r2, #0
    dcaa:	4b3e      	ldr	r3, [pc, #248]	; (dda4 <LORAWAN_GetAttr+0x59c>)
    dcac:	47a0      	blx	r4
    dcae:	9a04      	ldr	r2, [sp, #16]
    dcb0:	9b05      	ldr	r3, [sp, #20]
    dcb2:	4c3d      	ldr	r4, [pc, #244]	; (dda8 <LORAWAN_GetAttr+0x5a0>)
    dcb4:	47a0      	blx	r4
    dcb6:	9b08      	ldr	r3, [sp, #32]
    dcb8:	9006      	str	r0, [sp, #24]
    dcba:	9107      	str	r1, [sp, #28]
    dcbc:	0058      	lsls	r0, r3, #1
    dcbe:	9b00      	ldr	r3, [sp, #0]
    dcc0:	2214      	movs	r2, #20
    dcc2:	1ac0      	subs	r0, r0, r3
    dcc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    dcc6:	3007      	adds	r0, #7
    dcc8:	009b      	lsls	r3, r3, #2
    dcca:	18c0      	adds	r0, r0, r3
    dccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    dcce:	0080      	lsls	r0, r0, #2
    dcd0:	1e59      	subs	r1, r3, #1
    dcd2:	418b      	sbcs	r3, r1
    dcd4:	425b      	negs	r3, r3
    dcd6:	401a      	ands	r2, r3
    dcd8:	1a80      	subs	r0, r0, r2
    dcda:	47b8      	blx	r7
    dcdc:	0004      	movs	r4, r0
    dcde:	9802      	ldr	r0, [sp, #8]
    dce0:	000d      	movs	r5, r1
    dce2:	1e43      	subs	r3, r0, #1
    dce4:	4198      	sbcs	r0, r3
    dce6:	9b00      	ldr	r3, [sp, #0]
    dce8:	0040      	lsls	r0, r0, #1
    dcea:	1a18      	subs	r0, r3, r0
    dcec:	0080      	lsls	r0, r0, #2
    dcee:	47b8      	blx	r7
    dcf0:	0002      	movs	r2, r0
    dcf2:	000b      	movs	r3, r1
    dcf4:	0020      	movs	r0, r4
    dcf6:	0029      	movs	r1, r5
    dcf8:	4c27      	ldr	r4, [pc, #156]	; (dd98 <LORAWAN_GetAttr+0x590>)
    dcfa:	47a0      	blx	r4
    dcfc:	4b2b      	ldr	r3, [pc, #172]	; (ddac <LORAWAN_GetAttr+0x5a4>)
    dcfe:	0004      	movs	r4, r0
    dd00:	000d      	movs	r5, r1
    dd02:	4798      	blx	r3
    dd04:	4b2a      	ldr	r3, [pc, #168]	; (ddb0 <LORAWAN_GetAttr+0x5a8>)
    dd06:	0007      	movs	r7, r0
    dd08:	4798      	blx	r3
    dd0a:	0002      	movs	r2, r0
    dd0c:	000b      	movs	r3, r1
    dd0e:	0020      	movs	r0, r4
    dd10:	0029      	movs	r1, r5
    dd12:	4c28      	ldr	r4, [pc, #160]	; (ddb4 <LORAWAN_GetAttr+0x5ac>)
    dd14:	47a0      	blx	r4
    dd16:	2200      	movs	r2, #0
    dd18:	2300      	movs	r3, #0
    dd1a:	4c27      	ldr	r4, [pc, #156]	; (ddb8 <LORAWAN_GetAttr+0x5b0>)
    dd1c:	47a0      	blx	r4
    dd1e:	1e43      	subs	r3, r0, #1
    dd20:	4198      	sbcs	r0, r3
    dd22:	183f      	adds	r7, r7, r0
    dd24:	003b      	movs	r3, r7
    dd26:	980b      	ldr	r0, [sp, #44]	; 0x2c
    dd28:	3004      	adds	r0, #4
    dd2a:	4343      	muls	r3, r0
    dd2c:	3308      	adds	r3, #8
    dd2e:	0018      	movs	r0, r3
    dd30:	4b1f      	ldr	r3, [pc, #124]	; (ddb0 <LORAWAN_GetAttr+0x5a8>)
    dd32:	4798      	blx	r3
    dd34:	9a04      	ldr	r2, [sp, #16]
    dd36:	9b05      	ldr	r3, [sp, #20]
    dd38:	4c1b      	ldr	r4, [pc, #108]	; (dda8 <LORAWAN_GetAttr+0x5a0>)
    dd3a:	47a0      	blx	r4
    dd3c:	9a06      	ldr	r2, [sp, #24]
    dd3e:	9b07      	ldr	r3, [sp, #28]
    dd40:	4c17      	ldr	r4, [pc, #92]	; (dda0 <LORAWAN_GetAttr+0x598>)
    dd42:	47a0      	blx	r4
    dd44:	2200      	movs	r2, #0
    dd46:	4b1d      	ldr	r3, [pc, #116]	; (ddbc <LORAWAN_GetAttr+0x5b4>)
    dd48:	4c17      	ldr	r4, [pc, #92]	; (dda8 <LORAWAN_GetAttr+0x5a0>)
    dd4a:	47a0      	blx	r4
    dd4c:	2200      	movs	r2, #0
    dd4e:	4b1b      	ldr	r3, [pc, #108]	; (ddbc <LORAWAN_GetAttr+0x5b4>)
    dd50:	47a0      	blx	r4
    dd52:	4b16      	ldr	r3, [pc, #88]	; (ddac <LORAWAN_GetAttr+0x5a4>)
    dd54:	4798      	blx	r3
    dd56:	6030      	str	r0, [r6, #0]
    dd58:	e5aa      	b.n	d8b0 <LORAWAN_GetAttr+0xa8>
    dd5a:	2200      	movs	r2, #0
    dd5c:	9202      	str	r2, [sp, #8]
    dd5e:	2b0b      	cmp	r3, #11
    dd60:	d000      	beq.n	dd64 <LORAWAN_GetAttr+0x55c>
    dd62:	e777      	b.n	dc54 <LORAWAN_GetAttr+0x44c>
    dd64:	7827      	ldrb	r7, [r4, #0]
    dd66:	3f07      	subs	r7, #7
    dd68:	427a      	negs	r2, r7
    dd6a:	417a      	adcs	r2, r7
    dd6c:	b2d3      	uxtb	r3, r2
    dd6e:	e770      	b.n	dc52 <LORAWAN_GetAttr+0x44a>
    dd70:	2400      	movs	r4, #0
    dd72:	2500      	movs	r5, #0
    dd74:	e780      	b.n	dc78 <LORAWAN_GetAttr+0x470>
    dd76:	20a0      	movs	r0, #160	; 0xa0
    dd78:	9b08      	ldr	r3, [sp, #32]
    dd7a:	4358      	muls	r0, r3
    dd7c:	23c8      	movs	r3, #200	; 0xc8
    dd7e:	009b      	lsls	r3, r3, #2
    dd80:	18c0      	adds	r0, r0, r3
    dd82:	4b0b      	ldr	r3, [pc, #44]	; (ddb0 <LORAWAN_GetAttr+0x5a8>)
    dd84:	4798      	blx	r3
    dd86:	e7e4      	b.n	dd52 <LORAWAN_GetAttr+0x54a>
    dd88:	00009ac9 	.word	0x00009ac9
    dd8c:	0001095d 	.word	0x0001095d
    dd90:	0001cc18 	.word	0x0001cc18
    dd94:	000152c5 	.word	0x000152c5
    dd98:	00013ec9 	.word	0x00013ec9
    dd9c:	3ff00000 	.word	0x3ff00000
    dda0:	000138a9 	.word	0x000138a9
    dda4:	40110000 	.word	0x40110000
    dda8:	00014731 	.word	0x00014731
    ddac:	000128c5 	.word	0x000128c5
    ddb0:	00015349 	.word	0x00015349
    ddb4:	00014c31 	.word	0x00014c31
    ddb8:	00012765 	.word	0x00012765
    ddbc:	408f4000 	.word	0x408f4000

0000ddc0 <LORAWAN_TxDone>:
    ddc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    ddc2:	6843      	ldr	r3, [r0, #4]
    ddc4:	b091      	sub	sp, #68	; 0x44
    ddc6:	ad08      	add	r5, sp, #32
    ddc8:	7804      	ldrb	r4, [r0, #0]
    ddca:	9302      	str	r3, [sp, #8]
    ddcc:	2100      	movs	r1, #0
    ddce:	4b83      	ldr	r3, [pc, #524]	; (dfdc <LORAWAN_TxDone+0x21c>)
    ddd0:	002a      	movs	r2, r5
    ddd2:	2027      	movs	r0, #39	; 0x27
    ddd4:	4798      	blx	r3
    ddd6:	4f82      	ldr	r7, [pc, #520]	; (dfe0 <LORAWAN_TxDone+0x220>)
    ddd8:	0039      	movs	r1, r7
    ddda:	317c      	adds	r1, #124	; 0x7c
    dddc:	780b      	ldrb	r3, [r1, #0]
    ddde:	2b7f      	cmp	r3, #127	; 0x7f
    dde0:	d900      	bls.n	dde4 <LORAWAN_TxDone+0x24>
    dde2:	e259      	b.n	e298 <LORAWAN_TxDone+0x4d8>
    dde4:	4a7f      	ldr	r2, [pc, #508]	; (dfe4 <LORAWAN_TxDone+0x224>)
    dde6:	7810      	ldrb	r0, [r2, #0]
    dde8:	2804      	cmp	r0, #4
    ddea:	d10b      	bne.n	de04 <LORAWAN_TxDone+0x44>
    ddec:	220e      	movs	r2, #14
    ddee:	4393      	bics	r3, r2
    ddf0:	700b      	strb	r3, [r1, #0]
    ddf2:	3017      	adds	r0, #23
    ddf4:	07db      	lsls	r3, r3, #31
    ddf6:	d500      	bpl.n	ddfa <LORAWAN_TxDone+0x3a>
    ddf8:	e0b0      	b.n	df5c <LORAWAN_TxDone+0x19c>
    ddfa:	201b      	movs	r0, #27
    ddfc:	4b7a      	ldr	r3, [pc, #488]	; (dfe8 <LORAWAN_TxDone+0x228>)
    ddfe:	4798      	blx	r3
    de00:	b011      	add	sp, #68	; 0x44
    de02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    de04:	7813      	ldrb	r3, [r2, #0]
    de06:	2b02      	cmp	r3, #2
    de08:	d1fa      	bne.n	de00 <LORAWAN_TxDone+0x40>
    de0a:	4b78      	ldr	r3, [pc, #480]	; (dfec <LORAWAN_TxDone+0x22c>)
    de0c:	5cfa      	ldrb	r2, [r7, r3]
    de0e:	2a00      	cmp	r2, #0
    de10:	d005      	beq.n	de1e <LORAWAN_TxDone+0x5e>
    de12:	2200      	movs	r2, #0
    de14:	4976      	ldr	r1, [pc, #472]	; (dff0 <LORAWAN_TxDone+0x230>)
    de16:	54fa      	strb	r2, [r7, r3]
    de18:	200b      	movs	r0, #11
    de1a:	4b76      	ldr	r3, [pc, #472]	; (dff4 <LORAWAN_TxDone+0x234>)
    de1c:	4798      	blx	r3
    de1e:	2c07      	cmp	r4, #7
    de20:	d000      	beq.n	de24 <LORAWAN_TxDone+0x64>
    de22:	e09f      	b.n	df64 <LORAWAN_TxDone+0x1a4>
    de24:	79eb      	ldrb	r3, [r5, #7]
    de26:	2b00      	cmp	r3, #0
    de28:	d0ea      	beq.n	de00 <LORAWAN_TxDone+0x40>
    de2a:	003b      	movs	r3, r7
    de2c:	338c      	adds	r3, #140	; 0x8c
    de2e:	7818      	ldrb	r0, [r3, #0]
    de30:	003e      	movs	r6, r7
    de32:	2304      	movs	r3, #4
    de34:	36fe      	adds	r6, #254	; 0xfe
    de36:	4018      	ands	r0, r3
    de38:	4d6f      	ldr	r5, [pc, #444]	; (dff8 <LORAWAN_TxDone+0x238>)
    de3a:	d005      	beq.n	de48 <LORAWAN_TxDone+0x88>
    de3c:	2000      	movs	r0, #0
    de3e:	2109      	movs	r1, #9
    de40:	82b0      	strh	r0, [r6, #20]
    de42:	47a8      	blx	r5
    de44:	0020      	movs	r0, r4
    de46:	e7d9      	b.n	ddfc <LORAWAN_TxDone+0x3c>
    de48:	8ab3      	ldrh	r3, [r6, #20]
    de4a:	2109      	movs	r1, #9
    de4c:	3301      	adds	r3, #1
    de4e:	82b3      	strh	r3, [r6, #20]
    de50:	47a8      	blx	r5
    de52:	8af3      	ldrh	r3, [r6, #22]
    de54:	4a69      	ldr	r2, [pc, #420]	; (dffc <LORAWAN_TxDone+0x23c>)
    de56:	4293      	cmp	r3, r2
    de58:	d002      	beq.n	de60 <LORAWAN_TxDone+0xa0>
    de5a:	8ab2      	ldrh	r2, [r6, #20]
    de5c:	429a      	cmp	r2, r3
    de5e:	d265      	bcs.n	df2c <LORAWAN_TxDone+0x16c>
    de60:	4b67      	ldr	r3, [pc, #412]	; (e000 <LORAWAN_TxDone+0x240>)
    de62:	5cfb      	ldrb	r3, [r7, r3]
    de64:	2b00      	cmp	r3, #0
    de66:	d061      	beq.n	df2c <LORAWAN_TxDone+0x16c>
    de68:	2601      	movs	r6, #1
    de6a:	003b      	movs	r3, r7
    de6c:	a906      	add	r1, sp, #24
    de6e:	700e      	strb	r6, [r1, #0]
    de70:	33e1      	adds	r3, #225	; 0xe1
    de72:	781b      	ldrb	r3, [r3, #0]
    de74:	aa0c      	add	r2, sp, #48	; 0x30
    de76:	704b      	strb	r3, [r1, #1]
    de78:	003b      	movs	r3, r7
    de7a:	33df      	adds	r3, #223	; 0xdf
    de7c:	781b      	ldrb	r3, [r3, #0]
    de7e:	202f      	movs	r0, #47	; 0x2f
    de80:	708b      	strb	r3, [r1, #2]
    de82:	4b60      	ldr	r3, [pc, #384]	; (e004 <LORAWAN_TxDone+0x244>)
    de84:	4798      	blx	r3
    de86:	2808      	cmp	r0, #8
    de88:	d135      	bne.n	def6 <LORAWAN_TxDone+0x136>
    de8a:	a807      	add	r0, sp, #28
    de8c:	4b5e      	ldr	r3, [pc, #376]	; (e008 <LORAWAN_TxDone+0x248>)
    de8e:	7006      	strb	r6, [r0, #0]
    de90:	4798      	blx	r3
    de92:	980c      	ldr	r0, [sp, #48]	; 0x30
    de94:	990d      	ldr	r1, [sp, #52]	; 0x34
    de96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    de98:	4b5c      	ldr	r3, [pc, #368]	; (e00c <LORAWAN_TxDone+0x24c>)
    de9a:	4798      	blx	r3
    de9c:	003b      	movs	r3, r7
    de9e:	33c6      	adds	r3, #198	; 0xc6
    dea0:	881b      	ldrh	r3, [r3, #0]
    dea2:	a80a      	add	r0, sp, #40	; 0x28
    dea4:	7003      	strb	r3, [r0, #0]
    dea6:	4b5a      	ldr	r3, [pc, #360]	; (e010 <LORAWAN_TxDone+0x250>)
    dea8:	6043      	str	r3, [r0, #4]
    deaa:	4b5a      	ldr	r3, [pc, #360]	; (e014 <LORAWAN_TxDone+0x254>)
    deac:	4798      	blx	r3
    deae:	1e04      	subs	r4, r0, #0
    deb0:	d108      	bne.n	dec4 <LORAWAN_TxDone+0x104>
    deb2:	220e      	movs	r2, #14
    deb4:	377c      	adds	r7, #124	; 0x7c
    deb6:	783b      	ldrb	r3, [r7, #0]
    deb8:	4393      	bics	r3, r2
    deba:	001a      	movs	r2, r3
    debc:	2302      	movs	r3, #2
    debe:	4313      	orrs	r3, r2
    dec0:	703b      	strb	r3, [r7, #0]
    dec2:	e79d      	b.n	de00 <LORAWAN_TxDone+0x40>
    dec4:	003b      	movs	r3, r7
    dec6:	338c      	adds	r3, #140	; 0x8c
    dec8:	7818      	ldrb	r0, [r3, #0]
    deca:	003b      	movs	r3, r7
    decc:	4030      	ands	r0, r6
    dece:	33fe      	adds	r3, #254	; 0xfe
    ded0:	4e51      	ldr	r6, [pc, #324]	; (e018 <LORAWAN_TxDone+0x258>)
    ded2:	4f52      	ldr	r7, [pc, #328]	; (e01c <LORAWAN_TxDone+0x25c>)
    ded4:	2800      	cmp	r0, #0
    ded6:	d009      	beq.n	deec <LORAWAN_TxDone+0x12c>
    ded8:	2000      	movs	r0, #0
    deda:	2109      	movs	r1, #9
    dedc:	8298      	strh	r0, [r3, #20]
    dede:	47a8      	blx	r5
    dee0:	4b4f      	ldr	r3, [pc, #316]	; (e020 <LORAWAN_TxDone+0x260>)
    dee2:	4798      	blx	r3
    dee4:	47b8      	blx	r7
    dee6:	0020      	movs	r0, r4
    dee8:	47b0      	blx	r6
    deea:	e789      	b.n	de00 <LORAWAN_TxDone+0x40>
    deec:	2109      	movs	r1, #9
    deee:	8298      	strh	r0, [r3, #20]
    def0:	47a8      	blx	r5
    def2:	4b4c      	ldr	r3, [pc, #304]	; (e024 <LORAWAN_TxDone+0x264>)
    def4:	e7f5      	b.n	dee2 <LORAWAN_TxDone+0x122>
    def6:	003b      	movs	r3, r7
    def8:	338c      	adds	r3, #140	; 0x8c
    defa:	7818      	ldrb	r0, [r3, #0]
    defc:	003b      	movs	r3, r7
    defe:	4006      	ands	r6, r0
    df00:	4c45      	ldr	r4, [pc, #276]	; (e018 <LORAWAN_TxDone+0x258>)
    df02:	33fe      	adds	r3, #254	; 0xfe
    df04:	4f45      	ldr	r7, [pc, #276]	; (e01c <LORAWAN_TxDone+0x25c>)
    df06:	2e00      	cmp	r6, #0
    df08:	d00a      	beq.n	df20 <LORAWAN_TxDone+0x160>
    df0a:	2600      	movs	r6, #0
    df0c:	2109      	movs	r1, #9
    df0e:	0030      	movs	r0, r6
    df10:	829e      	strh	r6, [r3, #20]
    df12:	47a8      	blx	r5
    df14:	4b42      	ldr	r3, [pc, #264]	; (e020 <LORAWAN_TxDone+0x260>)
    df16:	4798      	blx	r3
    df18:	47b8      	blx	r7
    df1a:	0030      	movs	r0, r6
    df1c:	47a0      	blx	r4
    df1e:	e76f      	b.n	de00 <LORAWAN_TxDone+0x40>
    df20:	2109      	movs	r1, #9
    df22:	0030      	movs	r0, r6
    df24:	829e      	strh	r6, [r3, #20]
    df26:	47a8      	blx	r5
    df28:	4b3e      	ldr	r3, [pc, #248]	; (e024 <LORAWAN_TxDone+0x264>)
    df2a:	e7f4      	b.n	df16 <LORAWAN_TxDone+0x156>
    df2c:	003b      	movs	r3, r7
    df2e:	2000      	movs	r0, #0
    df30:	33fe      	adds	r3, #254	; 0xfe
    df32:	2109      	movs	r1, #9
    df34:	8298      	strh	r0, [r3, #20]
    df36:	47a8      	blx	r5
    df38:	003a      	movs	r2, r7
    df3a:	210e      	movs	r1, #14
    df3c:	327c      	adds	r2, #124	; 0x7c
    df3e:	7813      	ldrb	r3, [r2, #0]
    df40:	378c      	adds	r7, #140	; 0x8c
    df42:	438b      	bics	r3, r1
    df44:	7013      	strb	r3, [r2, #0]
    df46:	2220      	movs	r2, #32
    df48:	783b      	ldrb	r3, [r7, #0]
    df4a:	4c34      	ldr	r4, [pc, #208]	; (e01c <LORAWAN_TxDone+0x25c>)
    df4c:	4393      	bics	r3, r2
    df4e:	703b      	strb	r3, [r7, #0]
    df50:	07db      	lsls	r3, r3, #31
    df52:	d505      	bpl.n	df60 <LORAWAN_TxDone+0x1a0>
    df54:	4b32      	ldr	r3, [pc, #200]	; (e020 <LORAWAN_TxDone+0x260>)
    df56:	4798      	blx	r3
    df58:	47a0      	blx	r4
    df5a:	2007      	movs	r0, #7
    df5c:	4b2e      	ldr	r3, [pc, #184]	; (e018 <LORAWAN_TxDone+0x258>)
    df5e:	e74e      	b.n	ddfe <LORAWAN_TxDone+0x3e>
    df60:	4b30      	ldr	r3, [pc, #192]	; (e024 <LORAWAN_TxDone+0x264>)
    df62:	e7f8      	b.n	df56 <LORAWAN_TxDone+0x196>
    df64:	2c00      	cmp	r4, #0
    df66:	d000      	beq.n	df6a <LORAWAN_TxDone+0x1aa>
    df68:	e74a      	b.n	de00 <LORAWAN_TxDone+0x40>
    df6a:	003b      	movs	r3, r7
    df6c:	33fc      	adds	r3, #252	; 0xfc
    df6e:	681d      	ldr	r5, [r3, #0]
    df70:	003b      	movs	r3, r7
    df72:	33fe      	adds	r3, #254	; 0xfe
    df74:	829c      	strh	r4, [r3, #20]
    df76:	0020      	movs	r0, r4
    df78:	2109      	movs	r1, #9
    df7a:	4c1f      	ldr	r4, [pc, #124]	; (dff8 <LORAWAN_TxDone+0x238>)
    df7c:	47a0      	blx	r4
    df7e:	003b      	movs	r3, r7
    df80:	003e      	movs	r6, r7
    df82:	33db      	adds	r3, #219	; 0xdb
    df84:	781b      	ldrb	r3, [r3, #0]
    df86:	367c      	adds	r6, #124	; 0x7c
    df88:	2b00      	cmp	r3, #0
    df8a:	d14d      	bne.n	e028 <LORAWAN_TxDone+0x268>
    df8c:	003a      	movs	r2, r7
    df8e:	32dc      	adds	r2, #220	; 0xdc
    df90:	7812      	ldrb	r2, [r2, #0]
    df92:	2a00      	cmp	r2, #0
    df94:	d148      	bne.n	e028 <LORAWAN_TxDone+0x268>
    df96:	7832      	ldrb	r2, [r6, #0]
    df98:	3301      	adds	r3, #1
    df9a:	421a      	tst	r2, r3
    df9c:	d053      	beq.n	e046 <LORAWAN_TxDone+0x286>
    df9e:	1d39      	adds	r1, r7, #4
    dfa0:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    dfa2:	18d2      	adds	r2, r2, r3
    dfa4:	67ca      	str	r2, [r1, #124]	; 0x7c
    dfa6:	2188      	movs	r1, #136	; 0x88
    dfa8:	0089      	lsls	r1, r1, #2
    dfaa:	5c79      	ldrb	r1, [r7, r1]
    dfac:	2900      	cmp	r1, #0
    dfae:	d003      	beq.n	dfb8 <LORAWAN_TxDone+0x1f8>
    dfb0:	408b      	lsls	r3, r1
    dfb2:	3b01      	subs	r3, #1
    dfb4:	421a      	tst	r2, r3
    dfb6:	d102      	bne.n	dfbe <LORAWAN_TxDone+0x1fe>
    dfb8:	2116      	movs	r1, #22
    dfba:	2000      	movs	r0, #0
    dfbc:	47a0      	blx	r4
    dfbe:	782b      	ldrb	r3, [r5, #0]
    dfc0:	003a      	movs	r2, r7
    dfc2:	2b01      	cmp	r3, #1
    dfc4:	d106      	bne.n	dfd4 <LORAWAN_TxDone+0x214>
    dfc6:	328c      	adds	r2, #140	; 0x8c
    dfc8:	7811      	ldrb	r1, [r2, #0]
    dfca:	430b      	orrs	r3, r1
    dfcc:	7013      	strb	r3, [r2, #0]
    dfce:	003a      	movs	r2, r7
    dfd0:	32dc      	adds	r2, #220	; 0xdc
    dfd2:	e000      	b.n	dfd6 <LORAWAN_TxDone+0x216>
    dfd4:	32db      	adds	r2, #219	; 0xdb
    dfd6:	7813      	ldrb	r3, [r2, #0]
    dfd8:	3301      	adds	r3, #1
    dfda:	e033      	b.n	e044 <LORAWAN_TxDone+0x284>
    dfdc:	0000d809 	.word	0x0000d809
    dfe0:	200019fc 	.word	0x200019fc
    dfe4:	20001c30 	.word	0x20001c30
    dfe8:	0000c7ed 	.word	0x0000c7ed
    dfec:	00000216 	.word	0x00000216
    dff0:	20001c11 	.word	0x20001c11
    dff4:	00010a4d 	.word	0x00010a4d
    dff8:	0000a0e1 	.word	0x0000a0e1
    dffc:	0000ffff 	.word	0x0000ffff
    e000:	0000021e 	.word	0x0000021e
    e004:	00009ac9 	.word	0x00009ac9
    e008:	00011c51 	.word	0x00011c51
    e00c:	0000cd7d 	.word	0x0000cd7d
    e010:	20001c41 	.word	0x20001c41
    e014:	0001137d 	.word	0x0001137d
    e018:	0000d2f5 	.word	0x0000d2f5
    e01c:	0000bcd9 	.word	0x0000bcd9
    e020:	0000c799 	.word	0x0000c799
    e024:	0000c7c9 	.word	0x0000c7c9
    e028:	003a      	movs	r2, r7
    e02a:	327c      	adds	r2, #124	; 0x7c
    e02c:	7811      	ldrb	r1, [r2, #0]
    e02e:	2201      	movs	r2, #1
    e030:	4211      	tst	r1, r2
    e032:	d008      	beq.n	e046 <LORAWAN_TxDone+0x286>
    e034:	0039      	movs	r1, r7
    e036:	318c      	adds	r1, #140	; 0x8c
    e038:	7809      	ldrb	r1, [r1, #0]
    e03a:	4211      	tst	r1, r2
    e03c:	d1c7      	bne.n	dfce <LORAWAN_TxDone+0x20e>
    e03e:	189b      	adds	r3, r3, r2
    e040:	003a      	movs	r2, r7
    e042:	32db      	adds	r2, #219	; 0xdb
    e044:	7013      	strb	r3, [r2, #0]
    e046:	003b      	movs	r3, r7
    e048:	2200      	movs	r2, #0
    e04a:	33f0      	adds	r3, #240	; 0xf0
    e04c:	701a      	strb	r2, [r3, #0]
    e04e:	003a      	movs	r2, r7
    e050:	210e      	movs	r1, #14
    e052:	2504      	movs	r5, #4
    e054:	327c      	adds	r2, #124	; 0x7c
    e056:	7813      	ldrb	r3, [r2, #0]
    e058:	003e      	movs	r6, r7
    e05a:	438b      	bics	r3, r1
    e05c:	432b      	orrs	r3, r5
    e05e:	7013      	strb	r3, [r2, #0]
    e060:	003b      	movs	r3, r7
    e062:	33df      	adds	r3, #223	; 0xdf
    e064:	781b      	ldrb	r3, [r3, #0]
    e066:	a907      	add	r1, sp, #28
    e068:	708b      	strb	r3, [r1, #2]
    e06a:	003b      	movs	r3, r7
    e06c:	33ee      	adds	r3, #238	; 0xee
    e06e:	781b      	ldrb	r3, [r3, #0]
    e070:	368c      	adds	r6, #140	; 0x8c
    e072:	704b      	strb	r3, [r1, #1]
    e074:	7833      	ldrb	r3, [r6, #0]
    e076:	ac0a      	add	r4, sp, #40	; 0x28
    e078:	075b      	lsls	r3, r3, #29
    e07a:	0fdb      	lsrs	r3, r3, #31
    e07c:	700b      	strb	r3, [r1, #0]
    e07e:	0022      	movs	r2, r4
    e080:	4b95      	ldr	r3, [pc, #596]	; (e2d8 <LORAWAN_TxDone+0x518>)
    e082:	2019      	movs	r0, #25
    e084:	4798      	blx	r3
    e086:	7833      	ldrb	r3, [r6, #0]
    e088:	422b      	tst	r3, r5
    e08a:	d100      	bne.n	e08e <LORAWAN_TxDone+0x2ce>
    e08c:	e0cd      	b.n	e22a <LORAWAN_TxDone+0x46a>
    e08e:	2300      	movs	r3, #0
    e090:	ae0c      	add	r6, sp, #48	; 0x30
    e092:	7033      	strb	r3, [r6, #0]
    e094:	0032      	movs	r2, r6
    e096:	2100      	movs	r1, #0
    e098:	2009      	movs	r0, #9
    e09a:	4b8f      	ldr	r3, [pc, #572]	; (e2d8 <LORAWAN_TxDone+0x518>)
    e09c:	4798      	blx	r3
    e09e:	0031      	movs	r1, r6
    e0a0:	aa06      	add	r2, sp, #24
    e0a2:	0028      	movs	r0, r5
    e0a4:	4b8c      	ldr	r3, [pc, #560]	; (e2d8 <LORAWAN_TxDone+0x518>)
    e0a6:	4798      	blx	r3
    e0a8:	0039      	movs	r1, r7
    e0aa:	7923      	ldrb	r3, [r4, #4]
    e0ac:	3169      	adds	r1, #105	; 0x69
    e0ae:	700b      	strb	r3, [r1, #0]
    e0b0:	003b      	movs	r3, r7
    e0b2:	260f      	movs	r6, #15
    e0b4:	7822      	ldrb	r2, [r4, #0]
    e0b6:	3365      	adds	r3, #101	; 0x65
    e0b8:	701a      	strb	r2, [r3, #0]
    e0ba:	7862      	ldrb	r2, [r4, #1]
    e0bc:	2004      	movs	r0, #4
    e0be:	705a      	strb	r2, [r3, #1]
    e0c0:	78a2      	ldrb	r2, [r4, #2]
    e0c2:	2500      	movs	r5, #0
    e0c4:	709a      	strb	r2, [r3, #2]
    e0c6:	78e2      	ldrb	r2, [r4, #3]
    e0c8:	70da      	strb	r2, [r3, #3]
    e0ca:	ab02      	add	r3, sp, #8
    e0cc:	18f6      	adds	r6, r6, r3
    e0ce:	0032      	movs	r2, r6
    e0d0:	4b81      	ldr	r3, [pc, #516]	; (e2d8 <LORAWAN_TxDone+0x518>)
    e0d2:	4798      	blx	r3
    e0d4:	003b      	movs	r3, r7
    e0d6:	338c      	adds	r3, #140	; 0x8c
    e0d8:	781c      	ldrb	r4, [r3, #0]
    e0da:	2304      	movs	r3, #4
    e0dc:	401c      	ands	r4, r3
    e0de:	2300      	movs	r3, #0
    e0e0:	003a      	movs	r2, r7
    e0e2:	56f3      	ldrsb	r3, [r6, r3]
    e0e4:	42ac      	cmp	r4, r5
    e0e6:	d100      	bne.n	e0ea <LORAWAN_TxDone+0x32a>
    e0e8:	e0a2      	b.n	e230 <LORAWAN_TxDone+0x470>
    e0ea:	2100      	movs	r1, #0
    e0ec:	32ce      	adds	r2, #206	; 0xce
    e0ee:	8816      	ldrh	r6, [r2, #0]
    e0f0:	aa06      	add	r2, sp, #24
    e0f2:	5651      	ldrsb	r1, [r2, r1]
    e0f4:	4c79      	ldr	r4, [pc, #484]	; (e2dc <LORAWAN_TxDone+0x51c>)
    e0f6:	1872      	adds	r2, r6, r1
    e0f8:	9203      	str	r2, [sp, #12]
    e0fa:	003a      	movs	r2, r7
    e0fc:	32cc      	adds	r2, #204	; 0xcc
    e0fe:	8811      	ldrh	r1, [r2, #0]
    e100:	26fa      	movs	r6, #250	; 0xfa
    e102:	18c9      	adds	r1, r1, r3
    e104:	4b76      	ldr	r3, [pc, #472]	; (e2e0 <LORAWAN_TxDone+0x520>)
    e106:	00b6      	lsls	r6, r6, #2
    e108:	5cfb      	ldrb	r3, [r7, r3]
    e10a:	002a      	movs	r2, r5
    e10c:	1ac9      	subs	r1, r1, r3
    e10e:	003b      	movs	r3, r7
    e110:	33e2      	adds	r3, #226	; 0xe2
    e112:	7818      	ldrb	r0, [r3, #0]
    e114:	4371      	muls	r1, r6
    e116:	4b73      	ldr	r3, [pc, #460]	; (e2e4 <LORAWAN_TxDone+0x524>)
    e118:	9500      	str	r5, [sp, #0]
    e11a:	47a0      	blx	r4
    e11c:	4b70      	ldr	r3, [pc, #448]	; (e2e0 <LORAWAN_TxDone+0x520>)
    e11e:	002a      	movs	r2, r5
    e120:	5cf9      	ldrb	r1, [r7, r3]
    e122:	9b03      	ldr	r3, [sp, #12]
    e124:	1a59      	subs	r1, r3, r1
    e126:	003b      	movs	r3, r7
    e128:	33e3      	adds	r3, #227	; 0xe3
    e12a:	7818      	ldrb	r0, [r3, #0]
    e12c:	4371      	muls	r1, r6
    e12e:	4b6e      	ldr	r3, [pc, #440]	; (e2e8 <LORAWAN_TxDone+0x528>)
    e130:	9500      	str	r5, [sp, #0]
    e132:	47a0      	blx	r4
    e134:	003b      	movs	r3, r7
    e136:	33ff      	adds	r3, #255	; 0xff
    e138:	7c5b      	ldrb	r3, [r3, #17]
    e13a:	069b      	lsls	r3, r3, #26
    e13c:	d549      	bpl.n	e1d2 <LORAWAN_TxDone+0x412>
    e13e:	466a      	mov	r2, sp
    e140:	003b      	movs	r3, r7
    e142:	7a12      	ldrb	r2, [r2, #8]
    e144:	3377      	adds	r3, #119	; 0x77
    e146:	701a      	strb	r2, [r3, #0]
    e148:	9a02      	ldr	r2, [sp, #8]
    e14a:	ad0c      	add	r5, sp, #48	; 0x30
    e14c:	0a12      	lsrs	r2, r2, #8
    e14e:	705a      	strb	r2, [r3, #1]
    e150:	9a02      	ldr	r2, [sp, #8]
    e152:	0c12      	lsrs	r2, r2, #16
    e154:	709a      	strb	r2, [r3, #2]
    e156:	9a02      	ldr	r2, [sp, #8]
    e158:	0e12      	lsrs	r2, r2, #24
    e15a:	70da      	strb	r2, [r3, #3]
    e15c:	003b      	movs	r3, r7
    e15e:	337b      	adds	r3, #123	; 0x7b
    e160:	781b      	ldrb	r3, [r3, #0]
    e162:	2b00      	cmp	r3, #0
    e164:	d027      	beq.n	e1b6 <LORAWAN_TxDone+0x3f6>
    e166:	003c      	movs	r4, r7
    e168:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    e16a:	346f      	adds	r4, #111	; 0x6f
    e16c:	0216      	lsls	r6, r2, #8
    e16e:	003a      	movs	r2, r7
    e170:	7823      	ldrb	r3, [r4, #0]
    e172:	3273      	adds	r2, #115	; 0x73
    e174:	4333      	orrs	r3, r6
    e176:	6f7e      	ldr	r6, [r7, #116]	; 0x74
    e178:	7812      	ldrb	r2, [r2, #0]
    e17a:	0236      	lsls	r6, r6, #8
    e17c:	4316      	orrs	r6, r2
    e17e:	431e      	orrs	r6, r3
    e180:	d119      	bne.n	e1b6 <LORAWAN_TxDone+0x3f6>
    e182:	2301      	movs	r3, #1
    e184:	0029      	movs	r1, r5
    e186:	702b      	strb	r3, [r5, #0]
    e188:	2021      	movs	r0, #33	; 0x21
    e18a:	4b58      	ldr	r3, [pc, #352]	; (e2ec <LORAWAN_TxDone+0x52c>)
    e18c:	4798      	blx	r3
    e18e:	4b58      	ldr	r3, [pc, #352]	; (e2f0 <LORAWAN_TxDone+0x530>)
    e190:	4798      	blx	r3
    e192:	0033      	movs	r3, r6
    e194:	9a02      	ldr	r2, [sp, #8]
    e196:	1a80      	subs	r0, r0, r2
    e198:	4199      	sbcs	r1, r3
    e19a:	0a03      	lsrs	r3, r0, #8
    e19c:	7063      	strb	r3, [r4, #1]
    e19e:	0c03      	lsrs	r3, r0, #16
    e1a0:	70a3      	strb	r3, [r4, #2]
    e1a2:	0e03      	lsrs	r3, r0, #24
    e1a4:	70e3      	strb	r3, [r4, #3]
    e1a6:	0a0b      	lsrs	r3, r1, #8
    e1a8:	7163      	strb	r3, [r4, #5]
    e1aa:	0c0b      	lsrs	r3, r1, #16
    e1ac:	71a3      	strb	r3, [r4, #6]
    e1ae:	0e0b      	lsrs	r3, r1, #24
    e1b0:	7020      	strb	r0, [r4, #0]
    e1b2:	7121      	strb	r1, [r4, #4]
    e1b4:	71e3      	strb	r3, [r4, #7]
    e1b6:	4a4f      	ldr	r2, [pc, #316]	; (e2f4 <LORAWAN_TxDone+0x534>)
    e1b8:	2020      	movs	r0, #32
    e1ba:	0013      	movs	r3, r2
    e1bc:	3377      	adds	r3, #119	; 0x77
    e1be:	7819      	ldrb	r1, [r3, #0]
    e1c0:	6f93      	ldr	r3, [r2, #120]	; 0x78
    e1c2:	021b      	lsls	r3, r3, #8
    e1c4:	430b      	orrs	r3, r1
    e1c6:	930c      	str	r3, [sp, #48]	; 0x30
    e1c8:	2301      	movs	r3, #1
    e1ca:	0029      	movs	r1, r5
    e1cc:	712b      	strb	r3, [r5, #4]
    e1ce:	4b47      	ldr	r3, [pc, #284]	; (e2ec <LORAWAN_TxDone+0x52c>)
    e1d0:	4798      	blx	r3
    e1d2:	4c48      	ldr	r4, [pc, #288]	; (e2f4 <LORAWAN_TxDone+0x534>)
    e1d4:	2102      	movs	r1, #2
    e1d6:	0023      	movs	r3, r4
    e1d8:	33ff      	adds	r3, #255	; 0xff
    e1da:	7c5b      	ldrb	r3, [r3, #17]
    e1dc:	4019      	ands	r1, r3
    e1de:	d057      	beq.n	e290 <LORAWAN_TxDone+0x4d0>
    e1e0:	466b      	mov	r3, sp
    e1e2:	891b      	ldrh	r3, [r3, #8]
    e1e4:	a90c      	add	r1, sp, #48	; 0x30
    e1e6:	800b      	strh	r3, [r1, #0]
    e1e8:	0023      	movs	r3, r4
    e1ea:	338c      	adds	r3, #140	; 0x8c
    e1ec:	781b      	ldrb	r3, [r3, #0]
    e1ee:	201f      	movs	r0, #31
    e1f0:	075b      	lsls	r3, r3, #29
    e1f2:	0fdb      	lsrs	r3, r3, #31
    e1f4:	710b      	strb	r3, [r1, #4]
    e1f6:	0023      	movs	r3, r4
    e1f8:	3390      	adds	r3, #144	; 0x90
    e1fa:	781a      	ldrb	r2, [r3, #0]
    e1fc:	2301      	movs	r3, #1
    e1fe:	4093      	lsls	r3, r2
    e200:	804b      	strh	r3, [r1, #2]
    e202:	4b3a      	ldr	r3, [pc, #232]	; (e2ec <LORAWAN_TxDone+0x52c>)
    e204:	4798      	blx	r3
    e206:	2589      	movs	r5, #137	; 0x89
    e208:	00ad      	lsls	r5, r5, #2
    e20a:	5d63      	ldrb	r3, [r4, r5]
    e20c:	2b00      	cmp	r3, #0
    e20e:	d100      	bne.n	e212 <LORAWAN_TxDone+0x452>
    e210:	e5f6      	b.n	de00 <LORAWAN_TxDone+0x40>
    e212:	4b37      	ldr	r3, [pc, #220]	; (e2f0 <LORAWAN_TxDone+0x530>)
    e214:	4798      	blx	r3
    e216:	2300      	movs	r3, #0
    e218:	900c      	str	r0, [sp, #48]	; 0x30
    e21a:	910d      	str	r1, [sp, #52]	; 0x34
    e21c:	5563      	strb	r3, [r4, r5]
    e21e:	4b36      	ldr	r3, [pc, #216]	; (e2f8 <LORAWAN_TxDone+0x538>)
    e220:	a90c      	add	r1, sp, #48	; 0x30
    e222:	5ce0      	ldrb	r0, [r4, r3]
    e224:	4b35      	ldr	r3, [pc, #212]	; (e2fc <LORAWAN_TxDone+0x53c>)
    e226:	4798      	blx	r3
    e228:	e5ea      	b.n	de00 <LORAWAN_TxDone+0x40>
    e22a:	aa06      	add	r2, sp, #24
    e22c:	4934      	ldr	r1, [pc, #208]	; (e300 <LORAWAN_TxDone+0x540>)
    e22e:	e738      	b.n	e0a2 <LORAWAN_TxDone+0x2e2>
    e230:	32c8      	adds	r2, #200	; 0xc8
    e232:	8811      	ldrh	r1, [r2, #0]
    e234:	25fa      	movs	r5, #250	; 0xfa
    e236:	18c9      	adds	r1, r1, r3
    e238:	4b29      	ldr	r3, [pc, #164]	; (e2e0 <LORAWAN_TxDone+0x520>)
    e23a:	00ad      	lsls	r5, r5, #2
    e23c:	5cfb      	ldrb	r3, [r7, r3]
    e23e:	0022      	movs	r2, r4
    e240:	1ac9      	subs	r1, r1, r3
    e242:	003b      	movs	r3, r7
    e244:	33e4      	adds	r3, #228	; 0xe4
    e246:	7818      	ldrb	r0, [r3, #0]
    e248:	4369      	muls	r1, r5
    e24a:	4b26      	ldr	r3, [pc, #152]	; (e2e4 <LORAWAN_TxDone+0x524>)
    e24c:	9400      	str	r4, [sp, #0]
    e24e:	4e23      	ldr	r6, [pc, #140]	; (e2dc <LORAWAN_TxDone+0x51c>)
    e250:	47b0      	blx	r6
    e252:	003b      	movs	r3, r7
    e254:	33f4      	adds	r3, #244	; 0xf4
    e256:	781b      	ldrb	r3, [r3, #0]
    e258:	2b04      	cmp	r3, #4
    e25a:	d105      	bne.n	e268 <LORAWAN_TxDone+0x4a8>
    e25c:	2000      	movs	r0, #0
    e25e:	ab06      	add	r3, sp, #24
    e260:	5618      	ldrsb	r0, [r3, r0]
    e262:	4b28      	ldr	r3, [pc, #160]	; (e304 <LORAWAN_TxDone+0x544>)
    e264:	4798      	blx	r3
    e266:	e7b4      	b.n	e1d2 <LORAWAN_TxDone+0x412>
    e268:	2b01      	cmp	r3, #1
    e26a:	d1b2      	bne.n	e1d2 <LORAWAN_TxDone+0x412>
    e26c:	003b      	movs	r3, r7
    e26e:	33ca      	adds	r3, #202	; 0xca
    e270:	8819      	ldrh	r1, [r3, #0]
    e272:	ab06      	add	r3, sp, #24
    e274:	781b      	ldrb	r3, [r3, #0]
    e276:	0022      	movs	r2, r4
    e278:	b25b      	sxtb	r3, r3
    e27a:	18c9      	adds	r1, r1, r3
    e27c:	4b18      	ldr	r3, [pc, #96]	; (e2e0 <LORAWAN_TxDone+0x520>)
    e27e:	5cfb      	ldrb	r3, [r7, r3]
    e280:	37e5      	adds	r7, #229	; 0xe5
    e282:	1ac9      	subs	r1, r1, r3
    e284:	7838      	ldrb	r0, [r7, #0]
    e286:	4369      	muls	r1, r5
    e288:	9400      	str	r4, [sp, #0]
    e28a:	4b17      	ldr	r3, [pc, #92]	; (e2e8 <LORAWAN_TxDone+0x528>)
    e28c:	47b0      	blx	r6
    e28e:	e7a0      	b.n	e1d2 <LORAWAN_TxDone+0x412>
    e290:	075b      	lsls	r3, r3, #29
    e292:	d5b8      	bpl.n	e206 <LORAWAN_TxDone+0x446>
    e294:	2022      	movs	r0, #34	; 0x22
    e296:	e7b4      	b.n	e202 <LORAWAN_TxDone+0x442>
    e298:	491b      	ldr	r1, [pc, #108]	; (e308 <LORAWAN_TxDone+0x548>)
    e29a:	784a      	ldrb	r2, [r1, #1]
    e29c:	780b      	ldrb	r3, [r1, #0]
    e29e:	0212      	lsls	r2, r2, #8
    e2a0:	431a      	orrs	r2, r3
    e2a2:	788b      	ldrb	r3, [r1, #2]
    e2a4:	041b      	lsls	r3, r3, #16
    e2a6:	431a      	orrs	r2, r3
    e2a8:	78cb      	ldrb	r3, [r1, #3]
    e2aa:	061b      	lsls	r3, r3, #24
    e2ac:	4313      	orrs	r3, r2
    e2ae:	d100      	bne.n	e2b2 <LORAWAN_TxDone+0x4f2>
    e2b0:	e5a6      	b.n	de00 <LORAWAN_TxDone+0x40>
    e2b2:	4a16      	ldr	r2, [pc, #88]	; (e30c <LORAWAN_TxDone+0x54c>)
    e2b4:	7811      	ldrb	r1, [r2, #0]
    e2b6:	221c      	movs	r2, #28
    e2b8:	2904      	cmp	r1, #4
    e2ba:	d003      	beq.n	e2c4 <LORAWAN_TxDone+0x504>
    e2bc:	2200      	movs	r2, #0
    e2be:	2c07      	cmp	r4, #7
    e2c0:	d100      	bne.n	e2c4 <LORAWAN_TxDone+0x504>
    e2c2:	0022      	movs	r2, r4
    e2c4:	0039      	movs	r1, r7
    e2c6:	2004      	movs	r0, #4
    e2c8:	31ff      	adds	r1, #255	; 0xff
    e2ca:	37fc      	adds	r7, #252	; 0xfc
    e2cc:	7048      	strb	r0, [r1, #1]
    e2ce:	714a      	strb	r2, [r1, #5]
    e2d0:	6838      	ldr	r0, [r7, #0]
    e2d2:	490f      	ldr	r1, [pc, #60]	; (e310 <LORAWAN_TxDone+0x550>)
    e2d4:	4798      	blx	r3
    e2d6:	e593      	b.n	de00 <LORAWAN_TxDone+0x40>
    e2d8:	00009ac9 	.word	0x00009ac9
    e2dc:	0000aeb5 	.word	0x0000aeb5
    e2e0:	0000021f 	.word	0x0000021f
    e2e4:	0000cd05 	.word	0x0000cd05
    e2e8:	0000e651 	.word	0x0000e651
    e2ec:	00009bf1 	.word	0x00009bf1
    e2f0:	0000ae5d 	.word	0x0000ae5d
    e2f4:	200019fc 	.word	0x200019fc
    e2f8:	00000225 	.word	0x00000225
    e2fc:	0000b4b9 	.word	0x0000b4b9
    e300:	20001a6a 	.word	0x20001a6a
    e304:	000100fd 	.word	0x000100fd
    e308:	20001d44 	.word	0x20001d44
    e30c:	20001c30 	.word	0x20001c30
    e310:	20001afc 	.word	0x20001afc

0000e314 <radioCallback>:
    e314:	4b10      	ldr	r3, [pc, #64]	; (e358 <radioCallback+0x44>)
    e316:	b510      	push	{r4, lr}
    e318:	7018      	strb	r0, [r3, #0]
    e31a:	3801      	subs	r0, #1
    e31c:	b2c0      	uxtb	r0, r0
    e31e:	000c      	movs	r4, r1
    e320:	281f      	cmp	r0, #31
    e322:	d809      	bhi.n	e338 <radioCallback+0x24>
    e324:	2301      	movs	r3, #1
    e326:	4083      	lsls	r3, r0
    e328:	4a0c      	ldr	r2, [pc, #48]	; (e35c <radioCallback+0x48>)
    e32a:	4213      	tst	r3, r2
    e32c:	d109      	bne.n	e342 <radioCallback+0x2e>
    e32e:	220a      	movs	r2, #10
    e330:	4213      	tst	r3, r2
    e332:	d102      	bne.n	e33a <radioCallback+0x26>
    e334:	2b00      	cmp	r3, #0
    e336:	db08      	blt.n	e34a <radioCallback+0x36>
    e338:	bd10      	pop	{r4, pc}
    e33a:	0008      	movs	r0, r1
    e33c:	4b08      	ldr	r3, [pc, #32]	; (e360 <radioCallback+0x4c>)
    e33e:	4798      	blx	r3
    e340:	e7fa      	b.n	e338 <radioCallback+0x24>
    e342:	2002      	movs	r0, #2
    e344:	4b07      	ldr	r3, [pc, #28]	; (e364 <radioCallback+0x50>)
    e346:	4798      	blx	r3
    e348:	e7f6      	b.n	e338 <radioCallback+0x24>
    e34a:	4b07      	ldr	r3, [pc, #28]	; (e368 <radioCallback+0x54>)
    e34c:	681b      	ldr	r3, [r3, #0]
    e34e:	2b00      	cmp	r3, #0
    e350:	d0f2      	beq.n	e338 <radioCallback+0x24>
    e352:	4798      	blx	r3
    e354:	6020      	str	r0, [r4, #0]
    e356:	e7ef      	b.n	e338 <radioCallback+0x24>
    e358:	20001c30 	.word	0x20001c30
    e35c:	00008081 	.word	0x00008081
    e360:	0000ddc1 	.word	0x0000ddc1
    e364:	000108d9 	.word	0x000108d9
    e368:	20001d40 	.word	0x20001d40

0000e36c <LorawanCheckAndDoRetryOnTimeout>:
    e36c:	b513      	push	{r0, r1, r4, lr}
    e36e:	4c33      	ldr	r4, [pc, #204]	; (e43c <LorawanCheckAndDoRetryOnTimeout+0xd0>)
    e370:	0023      	movs	r3, r4
    e372:	338c      	adds	r3, #140	; 0x8c
    e374:	781b      	ldrb	r3, [r3, #0]
    e376:	0022      	movs	r2, r4
    e378:	07db      	lsls	r3, r3, #31
    e37a:	d54b      	bpl.n	e414 <LorawanCheckAndDoRetryOnTimeout+0xa8>
    e37c:	0023      	movs	r3, r4
    e37e:	32dc      	adds	r2, #220	; 0xdc
    e380:	33da      	adds	r3, #218	; 0xda
    e382:	7812      	ldrb	r2, [r2, #0]
    e384:	781b      	ldrb	r3, [r3, #0]
    e386:	429a      	cmp	r2, r3
    e388:	d836      	bhi.n	e3f8 <LorawanCheckAndDoRetryOnTimeout+0x8c>
    e38a:	4b2d      	ldr	r3, [pc, #180]	; (e440 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    e38c:	5ce3      	ldrb	r3, [r4, r3]
    e38e:	2b00      	cmp	r3, #0
    e390:	d032      	beq.n	e3f8 <LorawanCheckAndDoRetryOnTimeout+0x8c>
    e392:	0023      	movs	r3, r4
    e394:	33f4      	adds	r3, #244	; 0xf4
    e396:	781b      	ldrb	r3, [r3, #0]
    e398:	2b01      	cmp	r3, #1
    e39a:	d119      	bne.n	e3d0 <LorawanCheckAndDoRetryOnTimeout+0x64>
    e39c:	0021      	movs	r1, r4
    e39e:	220e      	movs	r2, #14
    e3a0:	317c      	adds	r1, #124	; 0x7c
    e3a2:	780b      	ldrb	r3, [r1, #0]
    e3a4:	4393      	bics	r3, r2
    e3a6:	001a      	movs	r2, r3
    e3a8:	230c      	movs	r3, #12
    e3aa:	4313      	orrs	r3, r2
    e3ac:	700b      	strb	r3, [r1, #0]
    e3ae:	0023      	movs	r3, r4
    e3b0:	33d2      	adds	r3, #210	; 0xd2
    e3b2:	8819      	ldrh	r1, [r3, #0]
    e3b4:	4b23      	ldr	r3, [pc, #140]	; (e444 <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    e3b6:	2200      	movs	r2, #0
    e3b8:	5ce3      	ldrb	r3, [r4, r3]
    e3ba:	34e8      	adds	r4, #232	; 0xe8
    e3bc:	1acb      	subs	r3, r1, r3
    e3be:	21fa      	movs	r1, #250	; 0xfa
    e3c0:	0089      	lsls	r1, r1, #2
    e3c2:	7820      	ldrb	r0, [r4, #0]
    e3c4:	4359      	muls	r1, r3
    e3c6:	9200      	str	r2, [sp, #0]
    e3c8:	4b1f      	ldr	r3, [pc, #124]	; (e448 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    e3ca:	4c20      	ldr	r4, [pc, #128]	; (e44c <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    e3cc:	47a0      	blx	r4
    e3ce:	bd13      	pop	{r0, r1, r4, pc}
    e3d0:	2b04      	cmp	r3, #4
    e3d2:	d1fc      	bne.n	e3ce <LorawanCheckAndDoRetryOnTimeout+0x62>
    e3d4:	4b1e      	ldr	r3, [pc, #120]	; (e450 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    e3d6:	4798      	blx	r3
    e3d8:	34c6      	adds	r4, #198	; 0xc6
    e3da:	300d      	adds	r0, #13
    e3dc:	8823      	ldrh	r3, [r4, #0]
    e3de:	b280      	uxth	r0, r0
    e3e0:	4283      	cmp	r3, r0
    e3e2:	d802      	bhi.n	e3ea <LorawanCheckAndDoRetryOnTimeout+0x7e>
    e3e4:	4b1b      	ldr	r3, [pc, #108]	; (e454 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    e3e6:	4798      	blx	r3
    e3e8:	e7f1      	b.n	e3ce <LorawanCheckAndDoRetryOnTimeout+0x62>
    e3ea:	200e      	movs	r0, #14
    e3ec:	4b1a      	ldr	r3, [pc, #104]	; (e458 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    e3ee:	4798      	blx	r3
    e3f0:	4b1a      	ldr	r3, [pc, #104]	; (e45c <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    e3f2:	4798      	blx	r3
    e3f4:	4b1a      	ldr	r3, [pc, #104]	; (e460 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    e3f6:	e7f6      	b.n	e3e6 <LorawanCheckAndDoRetryOnTimeout+0x7a>
    e3f8:	2012      	movs	r0, #18
    e3fa:	4b17      	ldr	r3, [pc, #92]	; (e458 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    e3fc:	4798      	blx	r3
    e3fe:	4b17      	ldr	r3, [pc, #92]	; (e45c <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    e400:	4798      	blx	r3
    e402:	34f4      	adds	r4, #244	; 0xf4
    e404:	4b16      	ldr	r3, [pc, #88]	; (e460 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    e406:	4798      	blx	r3
    e408:	7823      	ldrb	r3, [r4, #0]
    e40a:	2b04      	cmp	r3, #4
    e40c:	d1df      	bne.n	e3ce <LorawanCheckAndDoRetryOnTimeout+0x62>
    e40e:	4b15      	ldr	r3, [pc, #84]	; (e464 <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    e410:	4798      	blx	r3
    e412:	e7dc      	b.n	e3ce <LorawanCheckAndDoRetryOnTimeout+0x62>
    e414:	0023      	movs	r3, r4
    e416:	32db      	adds	r2, #219	; 0xdb
    e418:	33d9      	adds	r3, #217	; 0xd9
    e41a:	7812      	ldrb	r2, [r2, #0]
    e41c:	781b      	ldrb	r3, [r3, #0]
    e41e:	429a      	cmp	r2, r3
    e420:	d803      	bhi.n	e42a <LorawanCheckAndDoRetryOnTimeout+0xbe>
    e422:	4b07      	ldr	r3, [pc, #28]	; (e440 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    e424:	5ce3      	ldrb	r3, [r4, r3]
    e426:	2b00      	cmp	r3, #0
    e428:	d1dc      	bne.n	e3e4 <LorawanCheckAndDoRetryOnTimeout+0x78>
    e42a:	4b0f      	ldr	r3, [pc, #60]	; (e468 <LorawanCheckAndDoRetryOnTimeout+0xfc>)
    e42c:	4798      	blx	r3
    e42e:	4b0c      	ldr	r3, [pc, #48]	; (e460 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    e430:	4798      	blx	r3
    e432:	2008      	movs	r0, #8
    e434:	4b08      	ldr	r3, [pc, #32]	; (e458 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    e436:	4798      	blx	r3
    e438:	e7c9      	b.n	e3ce <LorawanCheckAndDoRetryOnTimeout+0x62>
    e43a:	46c0      	nop			; (mov r8, r8)
    e43c:	200019fc 	.word	0x200019fc
    e440:	0000021e 	.word	0x0000021e
    e444:	0000021f 	.word	0x0000021f
    e448:	0000e46d 	.word	0x0000e46d
    e44c:	0000aeb5 	.word	0x0000aeb5
    e450:	0000bdc5 	.word	0x0000bdc5
    e454:	0000cded 	.word	0x0000cded
    e458:	0000d2f5 	.word	0x0000d2f5
    e45c:	0000c799 	.word	0x0000c799
    e460:	0000bcd9 	.word	0x0000bcd9
    e464:	00011361 	.word	0x00011361
    e468:	0000c7c9 	.word	0x0000c7c9

0000e46c <AckRetransmissionCallback>:
    e46c:	b510      	push	{r4, lr}
    e46e:	4c1c      	ldr	r4, [pc, #112]	; (e4e0 <AckRetransmissionCallback+0x74>)
    e470:	0023      	movs	r3, r4
    e472:	337c      	adds	r3, #124	; 0x7c
    e474:	781b      	ldrb	r3, [r3, #0]
    e476:	2b7f      	cmp	r3, #127	; 0x7f
    e478:	d82d      	bhi.n	e4d6 <AckRetransmissionCallback+0x6a>
    e47a:	0023      	movs	r3, r4
    e47c:	33f4      	adds	r3, #244	; 0xf4
    e47e:	781b      	ldrb	r3, [r3, #0]
    e480:	2b04      	cmp	r3, #4
    e482:	d102      	bne.n	e48a <AckRetransmissionCallback+0x1e>
    e484:	4b17      	ldr	r3, [pc, #92]	; (e4e4 <AckRetransmissionCallback+0x78>)
    e486:	4798      	blx	r3
    e488:	e01e      	b.n	e4c8 <AckRetransmissionCallback+0x5c>
    e48a:	2b01      	cmp	r3, #1
    e48c:	d11c      	bne.n	e4c8 <AckRetransmissionCallback+0x5c>
    e48e:	0022      	movs	r2, r4
    e490:	0023      	movs	r3, r4
    e492:	32dc      	adds	r2, #220	; 0xdc
    e494:	33da      	adds	r3, #218	; 0xda
    e496:	7812      	ldrb	r2, [r2, #0]
    e498:	781b      	ldrb	r3, [r3, #0]
    e49a:	429a      	cmp	r2, r3
    e49c:	d815      	bhi.n	e4ca <AckRetransmissionCallback+0x5e>
    e49e:	4b12      	ldr	r3, [pc, #72]	; (e4e8 <AckRetransmissionCallback+0x7c>)
    e4a0:	5ce3      	ldrb	r3, [r4, r3]
    e4a2:	2b00      	cmp	r3, #0
    e4a4:	d011      	beq.n	e4ca <AckRetransmissionCallback+0x5e>
    e4a6:	4b11      	ldr	r3, [pc, #68]	; (e4ec <AckRetransmissionCallback+0x80>)
    e4a8:	4798      	blx	r3
    e4aa:	34c6      	adds	r4, #198	; 0xc6
    e4ac:	300d      	adds	r0, #13
    e4ae:	8823      	ldrh	r3, [r4, #0]
    e4b0:	b280      	uxth	r0, r0
    e4b2:	4283      	cmp	r3, r0
    e4b4:	d801      	bhi.n	e4ba <AckRetransmissionCallback+0x4e>
    e4b6:	4b0e      	ldr	r3, [pc, #56]	; (e4f0 <AckRetransmissionCallback+0x84>)
    e4b8:	e7e5      	b.n	e486 <AckRetransmissionCallback+0x1a>
    e4ba:	4b0e      	ldr	r3, [pc, #56]	; (e4f4 <AckRetransmissionCallback+0x88>)
    e4bc:	4798      	blx	r3
    e4be:	4b0e      	ldr	r3, [pc, #56]	; (e4f8 <AckRetransmissionCallback+0x8c>)
    e4c0:	4798      	blx	r3
    e4c2:	200e      	movs	r0, #14
    e4c4:	4b0d      	ldr	r3, [pc, #52]	; (e4fc <AckRetransmissionCallback+0x90>)
    e4c6:	4798      	blx	r3
    e4c8:	bd10      	pop	{r4, pc}
    e4ca:	4b0a      	ldr	r3, [pc, #40]	; (e4f4 <AckRetransmissionCallback+0x88>)
    e4cc:	4798      	blx	r3
    e4ce:	4b0a      	ldr	r3, [pc, #40]	; (e4f8 <AckRetransmissionCallback+0x8c>)
    e4d0:	4798      	blx	r3
    e4d2:	2012      	movs	r0, #18
    e4d4:	e7f6      	b.n	e4c4 <AckRetransmissionCallback+0x58>
    e4d6:	4b07      	ldr	r3, [pc, #28]	; (e4f4 <AckRetransmissionCallback+0x88>)
    e4d8:	4798      	blx	r3
    e4da:	4b07      	ldr	r3, [pc, #28]	; (e4f8 <AckRetransmissionCallback+0x8c>)
    e4dc:	e7d3      	b.n	e486 <AckRetransmissionCallback+0x1a>
    e4de:	46c0      	nop			; (mov r8, r8)
    e4e0:	200019fc 	.word	0x200019fc
    e4e4:	0000e36d 	.word	0x0000e36d
    e4e8:	0000021e 	.word	0x0000021e
    e4ec:	0000bdc5 	.word	0x0000bdc5
    e4f0:	0000cded 	.word	0x0000cded
    e4f4:	0000c799 	.word	0x0000c799
    e4f8:	0000bcd9 	.word	0x0000bcd9
    e4fc:	0000d2f5 	.word	0x0000d2f5

0000e500 <LORAWAN_RxTimeout>:
    e500:	4b22      	ldr	r3, [pc, #136]	; (e58c <LORAWAN_RxTimeout+0x8c>)
    e502:	b510      	push	{r4, lr}
    e504:	001a      	movs	r2, r3
    e506:	327c      	adds	r2, #124	; 0x7c
    e508:	7812      	ldrb	r2, [r2, #0]
    e50a:	b251      	sxtb	r1, r2
    e50c:	2900      	cmp	r1, #0
    e50e:	db23      	blt.n	e558 <LORAWAN_RxTimeout+0x58>
    e510:	0019      	movs	r1, r3
    e512:	31f4      	adds	r1, #244	; 0xf4
    e514:	7809      	ldrb	r1, [r1, #0]
    e516:	2904      	cmp	r1, #4
    e518:	d104      	bne.n	e524 <LORAWAN_RxTimeout+0x24>
    e51a:	07d1      	lsls	r1, r2, #31
    e51c:	d502      	bpl.n	e524 <LORAWAN_RxTimeout+0x24>
    e51e:	4b1c      	ldr	r3, [pc, #112]	; (e590 <LORAWAN_RxTimeout+0x90>)
    e520:	4798      	blx	r3
    e522:	bd10      	pop	{r4, pc}
    e524:	210e      	movs	r1, #14
    e526:	0010      	movs	r0, r2
    e528:	4008      	ands	r0, r1
    e52a:	2806      	cmp	r0, #6
    e52c:	d107      	bne.n	e53e <LORAWAN_RxTimeout+0x3e>
    e52e:	337c      	adds	r3, #124	; 0x7c
    e530:	781a      	ldrb	r2, [r3, #0]
    e532:	438a      	bics	r2, r1
    e534:	0011      	movs	r1, r2
    e536:	2208      	movs	r2, #8
    e538:	430a      	orrs	r2, r1
    e53a:	701a      	strb	r2, [r3, #0]
    e53c:	e7f1      	b.n	e522 <LORAWAN_RxTimeout+0x22>
    e53e:	2004      	movs	r0, #4
    e540:	338c      	adds	r3, #140	; 0x8c
    e542:	781b      	ldrb	r3, [r3, #0]
    e544:	4203      	tst	r3, r0
    e546:	d002      	beq.n	e54e <LORAWAN_RxTimeout+0x4e>
    e548:	4b12      	ldr	r3, [pc, #72]	; (e594 <LORAWAN_RxTimeout+0x94>)
    e54a:	4798      	blx	r3
    e54c:	e7e9      	b.n	e522 <LORAWAN_RxTimeout+0x22>
    e54e:	07d3      	lsls	r3, r2, #31
    e550:	d5e7      	bpl.n	e522 <LORAWAN_RxTimeout+0x22>
    e552:	4b11      	ldr	r3, [pc, #68]	; (e598 <LORAWAN_RxTimeout+0x98>)
    e554:	4798      	blx	r3
    e556:	e7e4      	b.n	e522 <LORAWAN_RxTimeout+0x22>
    e558:	4810      	ldr	r0, [pc, #64]	; (e59c <LORAWAN_RxTimeout+0x9c>)
    e55a:	7841      	ldrb	r1, [r0, #1]
    e55c:	7802      	ldrb	r2, [r0, #0]
    e55e:	0209      	lsls	r1, r1, #8
    e560:	4311      	orrs	r1, r2
    e562:	7882      	ldrb	r2, [r0, #2]
    e564:	0412      	lsls	r2, r2, #16
    e566:	4311      	orrs	r1, r2
    e568:	78c2      	ldrb	r2, [r0, #3]
    e56a:	0612      	lsls	r2, r2, #24
    e56c:	430a      	orrs	r2, r1
    e56e:	d0d8      	beq.n	e522 <LORAWAN_RxTimeout+0x22>
    e570:	2185      	movs	r1, #133	; 0x85
    e572:	2001      	movs	r0, #1
    e574:	0089      	lsls	r1, r1, #2
    e576:	5458      	strb	r0, [r3, r1]
    e578:	0019      	movs	r1, r3
    e57a:	2404      	movs	r4, #4
    e57c:	31ff      	adds	r1, #255	; 0xff
    e57e:	33fc      	adds	r3, #252	; 0xfc
    e580:	704c      	strb	r4, [r1, #1]
    e582:	7148      	strb	r0, [r1, #5]
    e584:	4906      	ldr	r1, [pc, #24]	; (e5a0 <LORAWAN_RxTimeout+0xa0>)
    e586:	6818      	ldr	r0, [r3, #0]
    e588:	4790      	blx	r2
    e58a:	e7ca      	b.n	e522 <LORAWAN_RxTimeout+0x22>
    e58c:	200019fc 	.word	0x200019fc
    e590:	00010181 	.word	0x00010181
    e594:	0000c7ed 	.word	0x0000c7ed
    e598:	0000e36d 	.word	0x0000e36d
    e59c:	20001d44 	.word	0x20001d44
    e5a0:	20001afc 	.word	0x20001afc

0000e5a4 <LorawanConfigureRadioForRX2>:
    e5a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e5a6:	466b      	mov	r3, sp
    e5a8:	4c21      	ldr	r4, [pc, #132]	; (e630 <LorawanConfigureRadioForRX2+0x8c>)
    e5aa:	1cdd      	adds	r5, r3, #3
    e5ac:	0023      	movs	r3, r4
    e5ae:	2100      	movs	r1, #0
    e5b0:	338c      	adds	r3, #140	; 0x8c
    e5b2:	781b      	ldrb	r3, [r3, #0]
    e5b4:	0007      	movs	r7, r0
    e5b6:	7029      	strb	r1, [r5, #0]
    e5b8:	075b      	lsls	r3, r3, #29
    e5ba:	d52c      	bpl.n	e616 <LorawanConfigureRadioForRX2+0x72>
    e5bc:	002a      	movs	r2, r5
    e5be:	2009      	movs	r0, #9
    e5c0:	4b1c      	ldr	r3, [pc, #112]	; (e634 <LorawanConfigureRadioForRX2+0x90>)
    e5c2:	4798      	blx	r3
    e5c4:	0022      	movs	r2, r4
    e5c6:	0023      	movs	r3, r4
    e5c8:	326c      	adds	r2, #108	; 0x6c
    e5ca:	8811      	ldrh	r1, [r2, #0]
    e5cc:	336a      	adds	r3, #106	; 0x6a
    e5ce:	881b      	ldrh	r3, [r3, #0]
    e5d0:	0409      	lsls	r1, r1, #16
    e5d2:	4319      	orrs	r1, r3
    e5d4:	7828      	ldrb	r0, [r5, #0]
    e5d6:	4b18      	ldr	r3, [pc, #96]	; (e638 <LorawanConfigureRadioForRX2+0x94>)
    e5d8:	4798      	blx	r3
    e5da:	2300      	movs	r3, #0
    e5dc:	0022      	movs	r2, r4
    e5de:	ae01      	add	r6, sp, #4
    e5e0:	7033      	strb	r3, [r6, #0]
    e5e2:	32f4      	adds	r2, #244	; 0xf4
    e5e4:	7812      	ldrb	r2, [r2, #0]
    e5e6:	2a04      	cmp	r2, #4
    e5e8:	d11a      	bne.n	e620 <LorawanConfigureRadioForRX2+0x7c>
    e5ea:	347c      	adds	r4, #124	; 0x7c
    e5ec:	7822      	ldrb	r2, [r4, #0]
    e5ee:	07d2      	lsls	r2, r2, #31
    e5f0:	d516      	bpl.n	e620 <LorawanConfigureRadioForRX2+0x7c>
    e5f2:	8073      	strh	r3, [r6, #2]
    e5f4:	0030      	movs	r0, r6
    e5f6:	4b11      	ldr	r3, [pc, #68]	; (e63c <LorawanConfigureRadioForRX2+0x98>)
    e5f8:	4798      	blx	r3
    e5fa:	1e04      	subs	r4, r0, #0
    e5fc:	d00a      	beq.n	e614 <LorawanConfigureRadioForRX2+0x70>
    e5fe:	4b10      	ldr	r3, [pc, #64]	; (e640 <LorawanConfigureRadioForRX2+0x9c>)
    e600:	4798      	blx	r3
    e602:	4b10      	ldr	r3, [pc, #64]	; (e644 <LorawanConfigureRadioForRX2+0xa0>)
    e604:	4798      	blx	r3
    e606:	4b10      	ldr	r3, [pc, #64]	; (e648 <LorawanConfigureRadioForRX2+0xa4>)
    e608:	4798      	blx	r3
    e60a:	2f00      	cmp	r7, #0
    e60c:	d002      	beq.n	e614 <LorawanConfigureRadioForRX2+0x70>
    e60e:	0020      	movs	r0, r4
    e610:	4b0e      	ldr	r3, [pc, #56]	; (e64c <LorawanConfigureRadioForRX2+0xa8>)
    e612:	4798      	blx	r3
    e614:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    e616:	0023      	movs	r3, r4
    e618:	336e      	adds	r3, #110	; 0x6e
    e61a:	781b      	ldrb	r3, [r3, #0]
    e61c:	702b      	strb	r3, [r5, #0]
    e61e:	e7d1      	b.n	e5c4 <LorawanConfigureRadioForRX2+0x20>
    e620:	466b      	mov	r3, sp
    e622:	0029      	movs	r1, r5
    e624:	1d9a      	adds	r2, r3, #6
    e626:	2003      	movs	r0, #3
    e628:	4b02      	ldr	r3, [pc, #8]	; (e634 <LorawanConfigureRadioForRX2+0x90>)
    e62a:	4798      	blx	r3
    e62c:	e7e2      	b.n	e5f4 <LorawanConfigureRadioForRX2+0x50>
    e62e:	46c0      	nop			; (mov r8, r8)
    e630:	200019fc 	.word	0x200019fc
    e634:	00009ac9 	.word	0x00009ac9
    e638:	0000cc99 	.word	0x0000cc99
    e63c:	00011c51 	.word	0x00011c51
    e640:	0000c799 	.word	0x0000c799
    e644:	0000c7c9 	.word	0x0000c7c9
    e648:	0000bcd9 	.word	0x0000bcd9
    e64c:	0000d2f5 	.word	0x0000d2f5

0000e650 <LorawanReceiveWindow2Callback>:
    e650:	b570      	push	{r4, r5, r6, lr}
    e652:	4c16      	ldr	r4, [pc, #88]	; (e6ac <LorawanReceiveWindow2Callback+0x5c>)
    e654:	0025      	movs	r5, r4
    e656:	357c      	adds	r5, #124	; 0x7c
    e658:	782b      	ldrb	r3, [r5, #0]
    e65a:	2b7f      	cmp	r3, #127	; 0x7f
    e65c:	d811      	bhi.n	e682 <LorawanReceiveWindow2Callback+0x32>
    e65e:	4b14      	ldr	r3, [pc, #80]	; (e6b0 <LorawanReceiveWindow2Callback+0x60>)
    e660:	4798      	blx	r3
    e662:	2801      	cmp	r0, #1
    e664:	d109      	bne.n	e67a <LorawanReceiveWindow2Callback+0x2a>
    e666:	220e      	movs	r2, #14
    e668:	782b      	ldrb	r3, [r5, #0]
    e66a:	4393      	bics	r3, r2
    e66c:	001a      	movs	r2, r3
    e66e:	230a      	movs	r3, #10
    e670:	4313      	orrs	r3, r2
    e672:	702b      	strb	r3, [r5, #0]
    e674:	4b0f      	ldr	r3, [pc, #60]	; (e6b4 <LorawanReceiveWindow2Callback+0x64>)
    e676:	4798      	blx	r3
    e678:	bd70      	pop	{r4, r5, r6, pc}
    e67a:	2301      	movs	r3, #1
    e67c:	34f0      	adds	r4, #240	; 0xf0
    e67e:	7023      	strb	r3, [r4, #0]
    e680:	e7fa      	b.n	e678 <LorawanReceiveWindow2Callback+0x28>
    e682:	2104      	movs	r1, #4
    e684:	348c      	adds	r4, #140	; 0x8c
    e686:	7822      	ldrb	r2, [r4, #0]
    e688:	420a      	tst	r2, r1
    e68a:	d007      	beq.n	e69c <LorawanReceiveWindow2Callback+0x4c>
    e68c:	2001      	movs	r0, #1
    e68e:	4383      	bics	r3, r0
    e690:	438a      	bics	r2, r1
    e692:	702b      	strb	r3, [r5, #0]
    e694:	3107      	adds	r1, #7
    e696:	4b08      	ldr	r3, [pc, #32]	; (e6b8 <LorawanReceiveWindow2Callback+0x68>)
    e698:	7022      	strb	r2, [r4, #0]
    e69a:	4798      	blx	r3
    e69c:	4b07      	ldr	r3, [pc, #28]	; (e6bc <LorawanReceiveWindow2Callback+0x6c>)
    e69e:	4798      	blx	r3
    e6a0:	4b07      	ldr	r3, [pc, #28]	; (e6c0 <LorawanReceiveWindow2Callback+0x70>)
    e6a2:	4798      	blx	r3
    e6a4:	4b07      	ldr	r3, [pc, #28]	; (e6c4 <LorawanReceiveWindow2Callback+0x74>)
    e6a6:	4798      	blx	r3
    e6a8:	e7e6      	b.n	e678 <LorawanReceiveWindow2Callback+0x28>
    e6aa:	46c0      	nop			; (mov r8, r8)
    e6ac:	200019fc 	.word	0x200019fc
    e6b0:	00011361 	.word	0x00011361
    e6b4:	0000e5a5 	.word	0x0000e5a5
    e6b8:	0000a0e1 	.word	0x0000a0e1
    e6bc:	0000c7c9 	.word	0x0000c7c9
    e6c0:	0000c799 	.word	0x0000c799
    e6c4:	0000bcd9 	.word	0x0000bcd9

0000e6c8 <SetReceptionNotOkState>:
    e6c8:	2285      	movs	r2, #133	; 0x85
    e6ca:	2101      	movs	r1, #1
    e6cc:	4b1c      	ldr	r3, [pc, #112]	; (e740 <SetReceptionNotOkState+0x78>)
    e6ce:	0092      	lsls	r2, r2, #2
    e6d0:	b510      	push	{r4, lr}
    e6d2:	5499      	strb	r1, [r3, r2]
    e6d4:	001a      	movs	r2, r3
    e6d6:	0019      	movs	r1, r3
    e6d8:	32f4      	adds	r2, #244	; 0xf4
    e6da:	7812      	ldrb	r2, [r2, #0]
    e6dc:	317c      	adds	r1, #124	; 0x7c
    e6de:	200e      	movs	r0, #14
    e6e0:	2a01      	cmp	r2, #1
    e6e2:	d124      	bne.n	e72e <SetReceptionNotOkState+0x66>
    e6e4:	780a      	ldrb	r2, [r1, #0]
    e6e6:	4002      	ands	r2, r0
    e6e8:	2a0a      	cmp	r2, #10
    e6ea:	d006      	beq.n	e6fa <SetReceptionNotOkState+0x32>
    e6ec:	2a06      	cmp	r2, #6
    e6ee:	d11a      	bne.n	e726 <SetReceptionNotOkState+0x5e>
    e6f0:	001a      	movs	r2, r3
    e6f2:	32f0      	adds	r2, #240	; 0xf0
    e6f4:	7812      	ldrb	r2, [r2, #0]
    e6f6:	2a00      	cmp	r2, #0
    e6f8:	d015      	beq.n	e726 <SetReceptionNotOkState+0x5e>
    e6fa:	0019      	movs	r1, r3
    e6fc:	2001      	movs	r0, #1
    e6fe:	318c      	adds	r1, #140	; 0x8c
    e700:	780a      	ldrb	r2, [r1, #0]
    e702:	240e      	movs	r4, #14
    e704:	4382      	bics	r2, r0
    e706:	700a      	strb	r2, [r1, #0]
    e708:	0019      	movs	r1, r3
    e70a:	2200      	movs	r2, #0
    e70c:	31db      	adds	r1, #219	; 0xdb
    e70e:	700a      	strb	r2, [r1, #0]
    e710:	0019      	movs	r1, r3
    e712:	31dc      	adds	r1, #220	; 0xdc
    e714:	700a      	strb	r2, [r1, #0]
    e716:	001a      	movs	r2, r3
    e718:	327c      	adds	r2, #124	; 0x7c
    e71a:	7811      	ldrb	r1, [r2, #0]
    e71c:	43a1      	bics	r1, r4
    e71e:	7011      	strb	r1, [r2, #0]
    e720:	7851      	ldrb	r1, [r2, #1]
    e722:	4381      	bics	r1, r0
    e724:	7051      	strb	r1, [r2, #1]
    e726:	2200      	movs	r2, #0
    e728:	33f0      	adds	r3, #240	; 0xf0
    e72a:	701a      	strb	r2, [r3, #0]
    e72c:	bd10      	pop	{r4, pc}
    e72e:	230a      	movs	r3, #10
    e730:	780a      	ldrb	r2, [r1, #0]
    e732:	4382      	bics	r2, r0
    e734:	4313      	orrs	r3, r2
    e736:	700b      	strb	r3, [r1, #0]
    e738:	2000      	movs	r0, #0
    e73a:	4b02      	ldr	r3, [pc, #8]	; (e744 <SetReceptionNotOkState+0x7c>)
    e73c:	4798      	blx	r3
    e73e:	e7f5      	b.n	e72c <SetReceptionNotOkState+0x64>
    e740:	200019fc 	.word	0x200019fc
    e744:	0000e5a5 	.word	0x0000e5a5

0000e748 <LorawanProcessFcntDown>:
    e748:	b570      	push	{r4, r5, r6, lr}
    e74a:	4c54      	ldr	r4, [pc, #336]	; (e89c <LorawanProcessFcntDown+0x154>)
    e74c:	79c3      	ldrb	r3, [r0, #7]
    e74e:	0021      	movs	r1, r4
    e750:	7982      	ldrb	r2, [r0, #6]
    e752:	021b      	lsls	r3, r3, #8
    e754:	3184      	adds	r1, #132	; 0x84
    e756:	4313      	orrs	r3, r2
    e758:	880a      	ldrh	r2, [r1, #0]
    e75a:	4293      	cmp	r3, r2
    e75c:	d352      	bcc.n	e804 <LorawanProcessFcntDown+0xbc>
    e75e:	0020      	movs	r0, r4
    e760:	30d0      	adds	r0, #208	; 0xd0
    e762:	8800      	ldrh	r0, [r0, #0]
    e764:	1a9a      	subs	r2, r3, r2
    e766:	4282      	cmp	r2, r0
    e768:	dd38      	ble.n	e7dc <LorawanProcessFcntDown+0x94>
    e76a:	0022      	movs	r2, r4
    e76c:	2101      	movs	r1, #1
    e76e:	328c      	adds	r2, #140	; 0x8c
    e770:	7813      	ldrb	r3, [r2, #0]
    e772:	438b      	bics	r3, r1
    e774:	7013      	strb	r3, [r2, #0]
    e776:	0023      	movs	r3, r4
    e778:	33f4      	adds	r3, #244	; 0xf4
    e77a:	781b      	ldrb	r3, [r3, #0]
    e77c:	428b      	cmp	r3, r1
    e77e:	d108      	bne.n	e792 <LorawanProcessFcntDown+0x4a>
    e780:	0023      	movs	r3, r4
    e782:	220e      	movs	r2, #14
    e784:	337c      	adds	r3, #124	; 0x7c
    e786:	781b      	ldrb	r3, [r3, #0]
    e788:	4013      	ands	r3, r2
    e78a:	2b06      	cmp	r3, #6
    e78c:	d101      	bne.n	e792 <LorawanProcessFcntDown+0x4a>
    e78e:	4b44      	ldr	r3, [pc, #272]	; (e8a0 <LorawanProcessFcntDown+0x158>)
    e790:	4798      	blx	r3
    e792:	4944      	ldr	r1, [pc, #272]	; (e8a4 <LorawanProcessFcntDown+0x15c>)
    e794:	784a      	ldrb	r2, [r1, #1]
    e796:	780b      	ldrb	r3, [r1, #0]
    e798:	0212      	lsls	r2, r2, #8
    e79a:	431a      	orrs	r2, r3
    e79c:	788b      	ldrb	r3, [r1, #2]
    e79e:	041b      	lsls	r3, r3, #16
    e7a0:	431a      	orrs	r2, r3
    e7a2:	78cb      	ldrb	r3, [r1, #3]
    e7a4:	061b      	lsls	r3, r3, #24
    e7a6:	4313      	orrs	r3, r2
    e7a8:	d008      	beq.n	e7bc <LorawanProcessFcntDown+0x74>
    e7aa:	0022      	movs	r2, r4
    e7ac:	2120      	movs	r1, #32
    e7ae:	328c      	adds	r2, #140	; 0x8c
    e7b0:	7813      	ldrb	r3, [r2, #0]
    e7b2:	2017      	movs	r0, #23
    e7b4:	438b      	bics	r3, r1
    e7b6:	7013      	strb	r3, [r2, #0]
    e7b8:	4b3b      	ldr	r3, [pc, #236]	; (e8a8 <LorawanProcessFcntDown+0x160>)
    e7ba:	4798      	blx	r3
    e7bc:	2501      	movs	r5, #1
    e7be:	347c      	adds	r4, #124	; 0x7c
    e7c0:	7863      	ldrb	r3, [r4, #1]
    e7c2:	43ab      	bics	r3, r5
    e7c4:	7063      	strb	r3, [r4, #1]
    e7c6:	78a3      	ldrb	r3, [r4, #2]
    e7c8:	432b      	orrs	r3, r5
    e7ca:	70a3      	strb	r3, [r4, #2]
    e7cc:	4b37      	ldr	r3, [pc, #220]	; (e8ac <LorawanProcessFcntDown+0x164>)
    e7ce:	4798      	blx	r3
    e7d0:	210b      	movs	r1, #11
    e7d2:	0028      	movs	r0, r5
    e7d4:	4b36      	ldr	r3, [pc, #216]	; (e8b0 <LorawanProcessFcntDown+0x168>)
    e7d6:	4798      	blx	r3
    e7d8:	200d      	movs	r0, #13
    e7da:	e00d      	b.n	e7f8 <LorawanProcessFcntDown+0xb0>
    e7dc:	800b      	strh	r3, [r1, #0]
    e7de:	2388      	movs	r3, #136	; 0x88
    e7e0:	009b      	lsls	r3, r3, #2
    e7e2:	5ce2      	ldrb	r2, [r4, r3]
    e7e4:	2a00      	cmp	r2, #0
    e7e6:	d008      	beq.n	e7fa <LorawanProcessFcntDown+0xb2>
    e7e8:	2301      	movs	r3, #1
    e7ea:	4093      	lsls	r3, r2
    e7ec:	3408      	adds	r4, #8
    e7ee:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
    e7f0:	3b01      	subs	r3, #1
    e7f2:	421a      	tst	r2, r3
    e7f4:	d001      	beq.n	e7fa <LorawanProcessFcntDown+0xb2>
    e7f6:	2008      	movs	r0, #8
    e7f8:	bd70      	pop	{r4, r5, r6, pc}
    e7fa:	210a      	movs	r1, #10
    e7fc:	4b2c      	ldr	r3, [pc, #176]	; (e8b0 <LorawanProcessFcntDown+0x168>)
    e7fe:	2001      	movs	r0, #1
    e800:	4798      	blx	r3
    e802:	e7f8      	b.n	e7f6 <LorawanProcessFcntDown+0xae>
    e804:	482b      	ldr	r0, [pc, #172]	; (e8b4 <LorawanProcessFcntDown+0x16c>)
    e806:	1a9a      	subs	r2, r3, r2
    e808:	1812      	adds	r2, r2, r0
    e80a:	482b      	ldr	r0, [pc, #172]	; (e8b8 <LorawanProcessFcntDown+0x170>)
    e80c:	4282      	cmp	r2, r0
    e80e:	dc1f      	bgt.n	e850 <LorawanProcessFcntDown+0x108>
    e810:	0022      	movs	r2, r4
    e812:	800b      	strh	r3, [r1, #0]
    e814:	3286      	adds	r2, #134	; 0x86
    e816:	8813      	ldrh	r3, [r2, #0]
    e818:	3301      	adds	r3, #1
    e81a:	8013      	strh	r3, [r2, #0]
    e81c:	2388      	movs	r3, #136	; 0x88
    e81e:	009b      	lsls	r3, r3, #2
    e820:	5ce2      	ldrb	r2, [r4, r3]
    e822:	2a00      	cmp	r2, #0
    e824:	d007      	beq.n	e836 <LorawanProcessFcntDown+0xee>
    e826:	2301      	movs	r3, #1
    e828:	4093      	lsls	r3, r2
    e82a:	0022      	movs	r2, r4
    e82c:	3208      	adds	r2, #8
    e82e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
    e830:	3b01      	subs	r3, #1
    e832:	421a      	tst	r2, r3
    e834:	d103      	bne.n	e83e <LorawanProcessFcntDown+0xf6>
    e836:	210a      	movs	r1, #10
    e838:	2001      	movs	r0, #1
    e83a:	4b1d      	ldr	r3, [pc, #116]	; (e8b0 <LorawanProcessFcntDown+0x168>)
    e83c:	4798      	blx	r3
    e83e:	0023      	movs	r3, r4
    e840:	3308      	adds	r3, #8
    e842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    e844:	3301      	adds	r3, #1
    e846:	d1d6      	bne.n	e7f6 <LorawanProcessFcntDown+0xae>
    e848:	347c      	adds	r4, #124	; 0x7c
    e84a:	78a3      	ldrb	r3, [r4, #2]
    e84c:	2501      	movs	r5, #1
    e84e:	e7bb      	b.n	e7c8 <LorawanProcessFcntDown+0x80>
    e850:	0023      	movs	r3, r4
    e852:	33f4      	adds	r3, #244	; 0xf4
    e854:	781b      	ldrb	r3, [r3, #0]
    e856:	2b01      	cmp	r3, #1
    e858:	d108      	bne.n	e86c <LorawanProcessFcntDown+0x124>
    e85a:	0023      	movs	r3, r4
    e85c:	220e      	movs	r2, #14
    e85e:	337c      	adds	r3, #124	; 0x7c
    e860:	781b      	ldrb	r3, [r3, #0]
    e862:	4013      	ands	r3, r2
    e864:	2b06      	cmp	r3, #6
    e866:	d101      	bne.n	e86c <LorawanProcessFcntDown+0x124>
    e868:	4b0d      	ldr	r3, [pc, #52]	; (e8a0 <LorawanProcessFcntDown+0x158>)
    e86a:	4798      	blx	r3
    e86c:	490d      	ldr	r1, [pc, #52]	; (e8a4 <LorawanProcessFcntDown+0x15c>)
    e86e:	784a      	ldrb	r2, [r1, #1]
    e870:	780b      	ldrb	r3, [r1, #0]
    e872:	0212      	lsls	r2, r2, #8
    e874:	431a      	orrs	r2, r3
    e876:	788b      	ldrb	r3, [r1, #2]
    e878:	041b      	lsls	r3, r3, #16
    e87a:	431a      	orrs	r2, r3
    e87c:	78cb      	ldrb	r3, [r1, #3]
    e87e:	061b      	lsls	r3, r3, #24
    e880:	4313      	orrs	r3, r2
    e882:	d007      	beq.n	e894 <LorawanProcessFcntDown+0x14c>
    e884:	2220      	movs	r2, #32
    e886:	348c      	adds	r4, #140	; 0x8c
    e888:	7823      	ldrb	r3, [r4, #0]
    e88a:	2017      	movs	r0, #23
    e88c:	4393      	bics	r3, r2
    e88e:	7023      	strb	r3, [r4, #0]
    e890:	4b05      	ldr	r3, [pc, #20]	; (e8a8 <LorawanProcessFcntDown+0x160>)
    e892:	4798      	blx	r3
    e894:	4b05      	ldr	r3, [pc, #20]	; (e8ac <LorawanProcessFcntDown+0x164>)
    e896:	4798      	blx	r3
    e898:	200a      	movs	r0, #10
    e89a:	e7ad      	b.n	e7f8 <LorawanProcessFcntDown+0xb0>
    e89c:	200019fc 	.word	0x200019fc
    e8a0:	0000c1f1 	.word	0x0000c1f1
    e8a4:	20001d44 	.word	0x20001d44
    e8a8:	0000d2f5 	.word	0x0000d2f5
    e8ac:	0000e6c9 	.word	0x0000e6c9
    e8b0:	0000a0e1 	.word	0x0000a0e1
    e8b4:	0000ffff 	.word	0x0000ffff
    e8b8:	00003fff 	.word	0x00003fff

0000e8bc <UpdateCurrentDataRateAfterDataRangeChanges>:
    e8bc:	4b09      	ldr	r3, [pc, #36]	; (e8e4 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    e8be:	001a      	movs	r2, r3
    e8c0:	32eb      	adds	r2, #235	; 0xeb
    e8c2:	7811      	ldrb	r1, [r2, #0]
    e8c4:	001a      	movs	r2, r3
    e8c6:	32df      	adds	r2, #223	; 0xdf
    e8c8:	7810      	ldrb	r0, [r2, #0]
    e8ca:	4288      	cmp	r0, r1
    e8cc:	d900      	bls.n	e8d0 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    e8ce:	7011      	strb	r1, [r2, #0]
    e8d0:	001a      	movs	r2, r3
    e8d2:	33df      	adds	r3, #223	; 0xdf
    e8d4:	32ea      	adds	r2, #234	; 0xea
    e8d6:	7812      	ldrb	r2, [r2, #0]
    e8d8:	7819      	ldrb	r1, [r3, #0]
    e8da:	4291      	cmp	r1, r2
    e8dc:	d200      	bcs.n	e8e0 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    e8de:	701a      	strb	r2, [r3, #0]
    e8e0:	4770      	bx	lr
    e8e2:	46c0      	nop			; (mov r8, r8)
    e8e4:	200019fc 	.word	0x200019fc

0000e8e8 <ExecuteNewChannel>:
    e8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e8ea:	b08d      	sub	sp, #52	; 0x34
    e8ec:	7807      	ldrb	r7, [r0, #0]
    e8ee:	ab02      	add	r3, sp, #8
    e8f0:	0006      	movs	r6, r0
    e8f2:	71df      	strb	r7, [r3, #7]
    e8f4:	1c41      	adds	r1, r0, #1
    e8f6:	4b59      	ldr	r3, [pc, #356]	; (ea5c <ExecuteNewChannel+0x174>)
    e8f8:	2204      	movs	r2, #4
    e8fa:	a808      	add	r0, sp, #32
    e8fc:	4798      	blx	r3
    e8fe:	9b08      	ldr	r3, [sp, #32]
    e900:	4c57      	ldr	r4, [pc, #348]	; (ea60 <ExecuteNewChannel+0x178>)
    e902:	021d      	lsls	r5, r3, #8
    e904:	2364      	movs	r3, #100	; 0x64
    e906:	0a2d      	lsrs	r5, r5, #8
    e908:	435d      	muls	r5, r3
    e90a:	1d73      	adds	r3, r6, #5
    e90c:	9301      	str	r3, [sp, #4]
    e90e:	0023      	movs	r3, r4
    e910:	9508      	str	r5, [sp, #32]
    e912:	33f6      	adds	r3, #246	; 0xf6
    e914:	781b      	ldrb	r3, [r3, #0]
    e916:	3b02      	subs	r3, #2
    e918:	2b01      	cmp	r3, #1
    e91a:	d800      	bhi.n	e91e <ExecuteNewChannel+0x36>
    e91c:	e092      	b.n	ea44 <ExecuteNewChannel+0x15c>
    e91e:	7933      	ldrb	r3, [r6, #4]
    e920:	a904      	add	r1, sp, #16
    e922:	9300      	str	r3, [sp, #0]
    e924:	2300      	movs	r3, #0
    e926:	2015      	movs	r0, #21
    e928:	4e4e      	ldr	r6, [pc, #312]	; (ea64 <ExecuteNewChannel+0x17c>)
    e92a:	700f      	strb	r7, [r1, #0]
    e92c:	704b      	strb	r3, [r1, #1]
    e92e:	47b0      	blx	r6
    e930:	2808      	cmp	r0, #8
    e932:	d12b      	bne.n	e98c <ExecuteNewChannel+0xa4>
    e934:	466a      	mov	r2, sp
    e936:	ab02      	add	r3, sp, #8
    e938:	79db      	ldrb	r3, [r3, #7]
    e93a:	7812      	ldrb	r2, [r2, #0]
    e93c:	af06      	add	r7, sp, #24
    e93e:	a90a      	add	r1, sp, #40	; 0x28
    e940:	3806      	subs	r0, #6
    e942:	703b      	strb	r3, [r7, #0]
    e944:	707a      	strb	r2, [r7, #1]
    e946:	710b      	strb	r3, [r1, #4]
    e948:	950a      	str	r5, [sp, #40]	; 0x28
    e94a:	47b0      	blx	r6
    e94c:	2808      	cmp	r0, #8
    e94e:	d001      	beq.n	e954 <ExecuteNewChannel+0x6c>
    e950:	2d00      	cmp	r5, #0
    e952:	d10b      	bne.n	e96c <ExecuteNewChannel+0x84>
    e954:	0023      	movs	r3, r4
    e956:	33d8      	adds	r3, #216	; 0xd8
    e958:	781a      	ldrb	r2, [r3, #0]
    e95a:	2303      	movs	r3, #3
    e95c:	4353      	muls	r3, r2
    e95e:	2280      	movs	r2, #128	; 0x80
    e960:	18e3      	adds	r3, r4, r3
    e962:	3390      	adds	r3, #144	; 0x90
    e964:	7899      	ldrb	r1, [r3, #2]
    e966:	4252      	negs	r2, r2
    e968:	430a      	orrs	r2, r1
    e96a:	709a      	strb	r2, [r3, #2]
    e96c:	0039      	movs	r1, r7
    e96e:	2012      	movs	r0, #18
    e970:	47b0      	blx	r6
    e972:	2808      	cmp	r0, #8
    e974:	d10a      	bne.n	e98c <ExecuteNewChannel+0xa4>
    e976:	0023      	movs	r3, r4
    e978:	33d8      	adds	r3, #216	; 0xd8
    e97a:	781a      	ldrb	r2, [r3, #0]
    e97c:	2303      	movs	r3, #3
    e97e:	4353      	muls	r3, r2
    e980:	2240      	movs	r2, #64	; 0x40
    e982:	18e3      	adds	r3, r4, r3
    e984:	3390      	adds	r3, #144	; 0x90
    e986:	7899      	ldrb	r1, [r3, #2]
    e988:	430a      	orrs	r2, r1
    e98a:	709a      	strb	r2, [r3, #2]
    e98c:	0023      	movs	r3, r4
    e98e:	33d8      	adds	r3, #216	; 0xd8
    e990:	781a      	ldrb	r2, [r3, #0]
    e992:	2303      	movs	r3, #3
    e994:	4353      	muls	r3, r2
    e996:	18e3      	adds	r3, r4, r3
    e998:	3390      	adds	r3, #144	; 0x90
    e99a:	789b      	ldrb	r3, [r3, #2]
    e99c:	09da      	lsrs	r2, r3, #7
    e99e:	2a01      	cmp	r2, #1
    e9a0:	d150      	bne.n	ea44 <ExecuteNewChannel+0x15c>
    e9a2:	065b      	lsls	r3, r3, #25
    e9a4:	d54e      	bpl.n	ea44 <ExecuteNewChannel+0x15c>
    e9a6:	4e30      	ldr	r6, [pc, #192]	; (ea68 <ExecuteNewChannel+0x180>)
    e9a8:	2d00      	cmp	r5, #0
    e9aa:	d04e      	beq.n	ea4a <ExecuteNewChannel+0x162>
    e9ac:	a906      	add	r1, sp, #24
    e9ae:	2012      	movs	r0, #18
    e9b0:	47b0      	blx	r6
    e9b2:	ad07      	add	r5, sp, #28
    e9b4:	a90a      	add	r1, sp, #40	; 0x28
    e9b6:	2000      	movs	r0, #0
    e9b8:	47b0      	blx	r6
    e9ba:	002a      	movs	r2, r5
    e9bc:	2100      	movs	r1, #0
    e9be:	2014      	movs	r0, #20
    e9c0:	4f2a      	ldr	r7, [pc, #168]	; (ea6c <ExecuteNewChannel+0x184>)
    e9c2:	47b8      	blx	r7
    e9c4:	0023      	movs	r3, r4
    e9c6:	782a      	ldrb	r2, [r5, #0]
    e9c8:	33ea      	adds	r3, #234	; 0xea
    e9ca:	701a      	strb	r2, [r3, #0]
    e9cc:	0023      	movs	r3, r4
    e9ce:	786a      	ldrb	r2, [r5, #1]
    e9d0:	33eb      	adds	r3, #235	; 0xeb
    e9d2:	701a      	strb	r2, [r3, #0]
    e9d4:	34ff      	adds	r4, #255	; 0xff
    e9d6:	4b26      	ldr	r3, [pc, #152]	; (ea70 <ExecuteNewChannel+0x188>)
    e9d8:	4798      	blx	r3
    e9da:	7c63      	ldrb	r3, [r4, #17]
    e9dc:	079b      	lsls	r3, r3, #30
    e9de:	d50e      	bpl.n	e9fe <ExecuteNewChannel+0x116>
    e9e0:	2416      	movs	r4, #22
    e9e2:	ab02      	add	r3, sp, #8
    e9e4:	18e4      	adds	r4, r4, r3
    e9e6:	1dd9      	adds	r1, r3, #7
    e9e8:	0022      	movs	r2, r4
    e9ea:	201e      	movs	r0, #30
    e9ec:	47b8      	blx	r7
    e9ee:	ab02      	add	r3, sp, #8
    e9f0:	79db      	ldrb	r3, [r3, #7]
    e9f2:	a909      	add	r1, sp, #36	; 0x24
    e9f4:	708b      	strb	r3, [r1, #2]
    e9f6:	8823      	ldrh	r3, [r4, #0]
    e9f8:	201e      	movs	r0, #30
    e9fa:	800b      	strh	r3, [r1, #0]
    e9fc:	47b0      	blx	r6
    e9fe:	ab02      	add	r3, sp, #8
    ea00:	79db      	ldrb	r3, [r3, #7]
    ea02:	a905      	add	r1, sp, #20
    ea04:	700b      	strb	r3, [r1, #0]
    ea06:	2301      	movs	r3, #1
    ea08:	2016      	movs	r0, #22
    ea0a:	704b      	strb	r3, [r1, #1]
    ea0c:	4b16      	ldr	r3, [pc, #88]	; (ea68 <ExecuteNewChannel+0x180>)
    ea0e:	4798      	blx	r3
    ea10:	ad09      	add	r5, sp, #36	; 0x24
    ea12:	2100      	movs	r1, #0
    ea14:	002a      	movs	r2, r5
    ea16:	4b15      	ldr	r3, [pc, #84]	; (ea6c <ExecuteNewChannel+0x184>)
    ea18:	2014      	movs	r0, #20
    ea1a:	4798      	blx	r3
    ea1c:	4c10      	ldr	r4, [pc, #64]	; (ea60 <ExecuteNewChannel+0x178>)
    ea1e:	782a      	ldrb	r2, [r5, #0]
    ea20:	0023      	movs	r3, r4
    ea22:	33ea      	adds	r3, #234	; 0xea
    ea24:	701a      	strb	r2, [r3, #0]
    ea26:	0023      	movs	r3, r4
    ea28:	786a      	ldrb	r2, [r5, #1]
    ea2a:	33eb      	adds	r3, #235	; 0xeb
    ea2c:	701a      	strb	r2, [r3, #0]
    ea2e:	4b10      	ldr	r3, [pc, #64]	; (ea70 <ExecuteNewChannel+0x188>)
    ea30:	4798      	blx	r3
    ea32:	2304      	movs	r3, #4
    ea34:	347c      	adds	r4, #124	; 0x7c
    ea36:	7862      	ldrb	r2, [r4, #1]
    ea38:	210b      	movs	r1, #11
    ea3a:	4313      	orrs	r3, r2
    ea3c:	7063      	strb	r3, [r4, #1]
    ea3e:	2001      	movs	r0, #1
    ea40:	4b0c      	ldr	r3, [pc, #48]	; (ea74 <ExecuteNewChannel+0x18c>)
    ea42:	4798      	blx	r3
    ea44:	9801      	ldr	r0, [sp, #4]
    ea46:	b00d      	add	sp, #52	; 0x34
    ea48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ea4a:	ab02      	add	r3, sp, #8
    ea4c:	79db      	ldrb	r3, [r3, #7]
    ea4e:	a905      	add	r1, sp, #20
    ea50:	2016      	movs	r0, #22
    ea52:	700b      	strb	r3, [r1, #0]
    ea54:	704d      	strb	r5, [r1, #1]
    ea56:	47b0      	blx	r6
    ea58:	e7da      	b.n	ea10 <ExecuteNewChannel+0x128>
    ea5a:	46c0      	nop			; (mov r8, r8)
    ea5c:	00015bd5 	.word	0x00015bd5
    ea60:	200019fc 	.word	0x200019fc
    ea64:	00009ae5 	.word	0x00009ae5
    ea68:	00009bf1 	.word	0x00009bf1
    ea6c:	00009ac9 	.word	0x00009ac9
    ea70:	0000e8bd 	.word	0x0000e8bd
    ea74:	0000a0e1 	.word	0x0000a0e1

0000ea78 <MacExecuteCommands>:
    ea78:	2300      	movs	r3, #0
    ea7a:	b5f0      	push	{r4, r5, r6, r7, lr}
    ea7c:	0007      	movs	r7, r0
    ea7e:	2503      	movs	r5, #3
    ea80:	b087      	sub	sp, #28
    ea82:	9002      	str	r0, [sp, #8]
    ea84:	9103      	str	r1, [sp, #12]
    ea86:	9300      	str	r3, [sp, #0]
    ea88:	9a03      	ldr	r2, [sp, #12]
    ea8a:	9b02      	ldr	r3, [sp, #8]
    ea8c:	4694      	mov	ip, r2
    ea8e:	4463      	add	r3, ip
    ea90:	9301      	str	r3, [sp, #4]
    ea92:	4e65      	ldr	r6, [pc, #404]	; (ec28 <MacExecuteCommands+0x1b0>)
    ea94:	429f      	cmp	r7, r3
    ea96:	d35c      	bcc.n	eb52 <MacExecuteCommands+0xda>
    ea98:	4b64      	ldr	r3, [pc, #400]	; (ec2c <MacExecuteCommands+0x1b4>)
    ea9a:	5cf3      	ldrb	r3, [r6, r3]
    ea9c:	2b00      	cmp	r3, #0
    ea9e:	d000      	beq.n	eaa2 <MacExecuteCommands+0x2a>
    eaa0:	e07a      	b.n	eb98 <MacExecuteCommands+0x120>
    eaa2:	0038      	movs	r0, r7
    eaa4:	b007      	add	sp, #28
    eaa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eaa8:	0032      	movs	r2, r6
    eaaa:	7879      	ldrb	r1, [r7, #1]
    eaac:	32dd      	adds	r2, #221	; 0xdd
    eaae:	7011      	strb	r1, [r2, #0]
    eab0:	0032      	movs	r2, r6
    eab2:	78b9      	ldrb	r1, [r7, #2]
    eab4:	32de      	adds	r2, #222	; 0xde
    eab6:	1cfc      	adds	r4, r7, #3
    eab8:	7011      	strb	r1, [r2, #0]
    eaba:	22ff      	movs	r2, #255	; 0xff
    eabc:	436b      	muls	r3, r5
    eabe:	18f3      	adds	r3, r6, r3
    eac0:	3391      	adds	r3, #145	; 0x91
    eac2:	701a      	strb	r2, [r3, #0]
    eac4:	e003      	b.n	eace <MacExecuteCommands+0x56>
    eac6:	0020      	movs	r0, r4
    eac8:	4b59      	ldr	r3, [pc, #356]	; (ec30 <MacExecuteCommands+0x1b8>)
    eaca:	4798      	blx	r3
    eacc:	0004      	movs	r4, r0
    eace:	0032      	movs	r2, r6
    ead0:	0029      	movs	r1, r5
    ead2:	32d8      	adds	r2, #216	; 0xd8
    ead4:	7813      	ldrb	r3, [r2, #0]
    ead6:	4359      	muls	r1, r3
    ead8:	1876      	adds	r6, r6, r1
    eada:	3691      	adds	r6, #145	; 0x91
    eadc:	7831      	ldrb	r1, [r6, #0]
    eade:	29ff      	cmp	r1, #255	; 0xff
    eae0:	d003      	beq.n	eaea <MacExecuteCommands+0x72>
    eae2:	2b0f      	cmp	r3, #15
    eae4:	d801      	bhi.n	eaea <MacExecuteCommands+0x72>
    eae6:	3301      	adds	r3, #1
    eae8:	7013      	strb	r3, [r2, #0]
    eaea:	0027      	movs	r7, r4
    eaec:	e7cc      	b.n	ea88 <MacExecuteCommands+0x10>
    eaee:	0020      	movs	r0, r4
    eaf0:	4b50      	ldr	r3, [pc, #320]	; (ec34 <MacExecuteCommands+0x1bc>)
    eaf2:	e7ea      	b.n	eaca <MacExecuteCommands+0x52>
    eaf4:	0020      	movs	r0, r4
    eaf6:	4b50      	ldr	r3, [pc, #320]	; (ec38 <MacExecuteCommands+0x1c0>)
    eaf8:	e7e7      	b.n	eaca <MacExecuteCommands+0x52>
    eafa:	0020      	movs	r0, r4
    eafc:	4b4f      	ldr	r3, [pc, #316]	; (ec3c <MacExecuteCommands+0x1c4>)
    eafe:	e7e4      	b.n	eaca <MacExecuteCommands+0x52>
    eb00:	230f      	movs	r3, #15
    eb02:	7878      	ldrb	r0, [r7, #1]
    eb04:	1cbc      	adds	r4, r7, #2
    eb06:	4018      	ands	r0, r3
    eb08:	4b4d      	ldr	r3, [pc, #308]	; (ec40 <MacExecuteCommands+0x1c8>)
    eb0a:	4798      	blx	r3
    eb0c:	0032      	movs	r2, r6
    eb0e:	2380      	movs	r3, #128	; 0x80
    eb10:	327c      	adds	r2, #124	; 0x7c
    eb12:	7851      	ldrb	r1, [r2, #1]
    eb14:	425b      	negs	r3, r3
    eb16:	430b      	orrs	r3, r1
    eb18:	7053      	strb	r3, [r2, #1]
    eb1a:	210b      	movs	r1, #11
    eb1c:	4b49      	ldr	r3, [pc, #292]	; (ec44 <MacExecuteCommands+0x1cc>)
    eb1e:	2001      	movs	r0, #1
    eb20:	4798      	blx	r3
    eb22:	e7d4      	b.n	eace <MacExecuteCommands+0x56>
    eb24:	0020      	movs	r0, r4
    eb26:	4b48      	ldr	r3, [pc, #288]	; (ec48 <MacExecuteCommands+0x1d0>)
    eb28:	e7cf      	b.n	eaca <MacExecuteCommands+0x52>
    eb2a:	0020      	movs	r0, r4
    eb2c:	4b47      	ldr	r3, [pc, #284]	; (ec4c <MacExecuteCommands+0x1d4>)
    eb2e:	e7cc      	b.n	eaca <MacExecuteCommands+0x52>
    eb30:	0020      	movs	r0, r4
    eb32:	4b47      	ldr	r3, [pc, #284]	; (ec50 <MacExecuteCommands+0x1d8>)
    eb34:	4798      	blx	r3
    eb36:	0033      	movs	r3, r6
    eb38:	33d8      	adds	r3, #216	; 0xd8
    eb3a:	0004      	movs	r4, r0
    eb3c:	781b      	ldrb	r3, [r3, #0]
    eb3e:	e7bc      	b.n	eaba <MacExecuteCommands+0x42>
    eb40:	22ff      	movs	r2, #255	; 0xff
    eb42:	436b      	muls	r3, r5
    eb44:	18f3      	adds	r3, r6, r3
    eb46:	3391      	adds	r3, #145	; 0x91
    eb48:	701a      	strb	r2, [r3, #0]
    eb4a:	2301      	movs	r3, #1
    eb4c:	9c01      	ldr	r4, [sp, #4]
    eb4e:	9300      	str	r3, [sp, #0]
    eb50:	e7bd      	b.n	eace <MacExecuteCommands+0x56>
    eb52:	9b00      	ldr	r3, [sp, #0]
    eb54:	2b00      	cmp	r3, #0
    eb56:	d19f      	bne.n	ea98 <MacExecuteCommands+0x20>
    eb58:	0033      	movs	r3, r6
    eb5a:	002a      	movs	r2, r5
    eb5c:	33d8      	adds	r3, #216	; 0xd8
    eb5e:	781b      	ldrb	r3, [r3, #0]
    eb60:	2401      	movs	r4, #1
    eb62:	435a      	muls	r2, r3
    eb64:	18b2      	adds	r2, r6, r2
    eb66:	0010      	movs	r0, r2
    eb68:	3090      	adds	r0, #144	; 0x90
    eb6a:	7881      	ldrb	r1, [r0, #2]
    eb6c:	3291      	adds	r2, #145	; 0x91
    eb6e:	43a1      	bics	r1, r4
    eb70:	4021      	ands	r1, r4
    eb72:	7081      	strb	r1, [r0, #2]
    eb74:	78c1      	ldrb	r1, [r0, #3]
    eb76:	43a1      	bics	r1, r4
    eb78:	70c1      	strb	r1, [r0, #3]
    eb7a:	7839      	ldrb	r1, [r7, #0]
    eb7c:	193c      	adds	r4, r7, r4
    eb7e:	7011      	strb	r1, [r2, #0]
    eb80:	7838      	ldrb	r0, [r7, #0]
    eb82:	3802      	subs	r0, #2
    eb84:	280b      	cmp	r0, #11
    eb86:	d8db      	bhi.n	eb40 <MacExecuteCommands+0xc8>
    eb88:	f003 fc2e 	bl	123e8 <__gnu_thumb1_case_sqi>
    eb8c:	b4b19d8e 	.word	0xb4b19d8e
    eb90:	ccbab7a1 	.word	0xccbab7a1
    eb94:	d2dadacf 	.word	0xd2dadacf
    eb98:	4b2e      	ldr	r3, [pc, #184]	; (ec54 <MacExecuteCommands+0x1dc>)
    eb9a:	5cf3      	ldrb	r3, [r6, r3]
    eb9c:	43db      	mvns	r3, r3
    eb9e:	075b      	lsls	r3, r3, #29
    eba0:	d000      	beq.n	eba4 <MacExecuteCommands+0x12c>
    eba2:	e77e      	b.n	eaa2 <MacExecuteCommands+0x2a>
    eba4:	4b2c      	ldr	r3, [pc, #176]	; (ec58 <MacExecuteCommands+0x1e0>)
    eba6:	ad05      	add	r5, sp, #20
    eba8:	5cf4      	ldrb	r4, [r6, r3]
    ebaa:	2100      	movs	r1, #0
    ebac:	0724      	lsls	r4, r4, #28
    ebae:	0f24      	lsrs	r4, r4, #28
    ebb0:	b2e3      	uxtb	r3, r4
    ebb2:	9300      	str	r3, [sp, #0]
    ebb4:	4b29      	ldr	r3, [pc, #164]	; (ec5c <MacExecuteCommands+0x1e4>)
    ebb6:	002a      	movs	r2, r5
    ebb8:	5cf3      	ldrb	r3, [r6, r3]
    ebba:	2014      	movs	r0, #20
    ebbc:	9301      	str	r3, [sp, #4]
    ebbe:	2386      	movs	r3, #134	; 0x86
    ebc0:	009b      	lsls	r3, r3, #2
    ebc2:	5cf3      	ldrb	r3, [r6, r3]
    ebc4:	9302      	str	r3, [sp, #8]
    ebc6:	4b26      	ldr	r3, [pc, #152]	; (ec60 <MacExecuteCommands+0x1e8>)
    ebc8:	4798      	blx	r3
    ebca:	0033      	movs	r3, r6
    ebcc:	782a      	ldrb	r2, [r5, #0]
    ebce:	33ea      	adds	r3, #234	; 0xea
    ebd0:	701a      	strb	r2, [r3, #0]
    ebd2:	0033      	movs	r3, r6
    ebd4:	786a      	ldrb	r2, [r5, #1]
    ebd6:	33eb      	adds	r3, #235	; 0xeb
    ebd8:	701a      	strb	r2, [r3, #0]
    ebda:	4b22      	ldr	r3, [pc, #136]	; (ec64 <MacExecuteCommands+0x1ec>)
    ebdc:	4798      	blx	r3
    ebde:	9801      	ldr	r0, [sp, #4]
    ebe0:	4b21      	ldr	r3, [pc, #132]	; (ec68 <MacExecuteCommands+0x1f0>)
    ebe2:	4798      	blx	r3
    ebe4:	0032      	movs	r2, r6
    ebe6:	2308      	movs	r3, #8
    ebe8:	327c      	adds	r2, #124	; 0x7c
    ebea:	7851      	ldrb	r1, [r2, #1]
    ebec:	430b      	orrs	r3, r1
    ebee:	7053      	strb	r3, [r2, #1]
    ebf0:	9802      	ldr	r0, [sp, #8]
    ebf2:	4b1e      	ldr	r3, [pc, #120]	; (ec6c <MacExecuteCommands+0x1f4>)
    ebf4:	4798      	blx	r3
    ebf6:	0033      	movs	r3, r6
    ebf8:	b2e2      	uxtb	r2, r4
    ebfa:	33d9      	adds	r3, #217	; 0xd9
    ebfc:	2a00      	cmp	r2, #0
    ebfe:	d10e      	bne.n	ec1e <MacExecuteCommands+0x1a6>
    ec00:	701c      	strb	r4, [r3, #0]
    ec02:	2114      	movs	r1, #20
    ec04:	4c0f      	ldr	r4, [pc, #60]	; (ec44 <MacExecuteCommands+0x1cc>)
    ec06:	2000      	movs	r0, #0
    ec08:	47a0      	blx	r4
    ec0a:	2210      	movs	r2, #16
    ec0c:	4b06      	ldr	r3, [pc, #24]	; (ec28 <MacExecuteCommands+0x1b0>)
    ec0e:	2001      	movs	r0, #1
    ec10:	337c      	adds	r3, #124	; 0x7c
    ec12:	7859      	ldrb	r1, [r3, #1]
    ec14:	430a      	orrs	r2, r1
    ec16:	705a      	strb	r2, [r3, #1]
    ec18:	210b      	movs	r1, #11
    ec1a:	47a0      	blx	r4
    ec1c:	e741      	b.n	eaa2 <MacExecuteCommands+0x2a>
    ec1e:	9a00      	ldr	r2, [sp, #0]
    ec20:	3a01      	subs	r2, #1
    ec22:	701a      	strb	r2, [r3, #0]
    ec24:	e7ed      	b.n	ec02 <MacExecuteCommands+0x18a>
    ec26:	46c0      	nop			; (mov r8, r8)
    ec28:	200019fc 	.word	0x200019fc
    ec2c:	0000021a 	.word	0x0000021a
    ec30:	0000ca89 	.word	0x0000ca89
    ec34:	0000c94d 	.word	0x0000c94d
    ec38:	0000c851 	.word	0x0000c851
    ec3c:	0000e8e9 	.word	0x0000e8e9
    ec40:	0000bde5 	.word	0x0000bde5
    ec44:	0000a0e1 	.word	0x0000a0e1
    ec48:	0000ca39 	.word	0x0000ca39
    ec4c:	0000c985 	.word	0x0000c985
    ec50:	0000cba1 	.word	0x0000cba1
    ec54:	00000217 	.word	0x00000217
    ec58:	0000021d 	.word	0x0000021d
    ec5c:	00000219 	.word	0x00000219
    ec60:	00009ac9 	.word	0x00009ac9
    ec64:	0000e8bd 	.word	0x0000e8bd
    ec68:	0000c705 	.word	0x0000c705
    ec6c:	0000c699 	.word	0x0000c699

0000ec70 <LorawanSetDataRange>:
    ec70:	2201      	movs	r2, #1
    ec72:	b530      	push	{r4, r5, lr}
    ec74:	b085      	sub	sp, #20
    ec76:	ab01      	add	r3, sp, #4
    ec78:	ac02      	add	r4, sp, #8
    ec7a:	7018      	strb	r0, [r3, #0]
    ec7c:	7020      	strb	r0, [r4, #0]
    ec7e:	7061      	strb	r1, [r4, #1]
    ec80:	2015      	movs	r0, #21
    ec82:	0019      	movs	r1, r3
    ec84:	4d11      	ldr	r5, [pc, #68]	; (eccc <LorawanSetDataRange+0x5c>)
    ec86:	705a      	strb	r2, [r3, #1]
    ec88:	47a8      	blx	r5
    ec8a:	2808      	cmp	r0, #8
    ec8c:	d003      	beq.n	ec96 <LorawanSetDataRange+0x26>
    ec8e:	250a      	movs	r5, #10
    ec90:	0028      	movs	r0, r5
    ec92:	b005      	add	sp, #20
    ec94:	bd30      	pop	{r4, r5, pc}
    ec96:	0021      	movs	r1, r4
    ec98:	2012      	movs	r0, #18
    ec9a:	47a8      	blx	r5
    ec9c:	0005      	movs	r5, r0
    ec9e:	2808      	cmp	r0, #8
    eca0:	d1f5      	bne.n	ec8e <LorawanSetDataRange+0x1e>
    eca2:	0021      	movs	r1, r4
    eca4:	4b0a      	ldr	r3, [pc, #40]	; (ecd0 <LorawanSetDataRange+0x60>)
    eca6:	ac03      	add	r4, sp, #12
    eca8:	2012      	movs	r0, #18
    ecaa:	4798      	blx	r3
    ecac:	0022      	movs	r2, r4
    ecae:	2100      	movs	r1, #0
    ecb0:	4b08      	ldr	r3, [pc, #32]	; (ecd4 <LorawanSetDataRange+0x64>)
    ecb2:	2014      	movs	r0, #20
    ecb4:	4798      	blx	r3
    ecb6:	4b08      	ldr	r3, [pc, #32]	; (ecd8 <LorawanSetDataRange+0x68>)
    ecb8:	7821      	ldrb	r1, [r4, #0]
    ecba:	001a      	movs	r2, r3
    ecbc:	32ea      	adds	r2, #234	; 0xea
    ecbe:	7011      	strb	r1, [r2, #0]
    ecc0:	7862      	ldrb	r2, [r4, #1]
    ecc2:	33eb      	adds	r3, #235	; 0xeb
    ecc4:	701a      	strb	r2, [r3, #0]
    ecc6:	4b05      	ldr	r3, [pc, #20]	; (ecdc <LorawanSetDataRange+0x6c>)
    ecc8:	4798      	blx	r3
    ecca:	e7e1      	b.n	ec90 <LorawanSetDataRange+0x20>
    eccc:	00009ae5 	.word	0x00009ae5
    ecd0:	00009bf1 	.word	0x00009bf1
    ecd4:	00009ac9 	.word	0x00009ac9
    ecd8:	200019fc 	.word	0x200019fc
    ecdc:	0000e8bd 	.word	0x0000e8bd

0000ece0 <LorawanSetChannelIdStatus>:
    ece0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ece2:	466b      	mov	r3, sp
    ece4:	7018      	strb	r0, [r3, #0]
    ece6:	7059      	strb	r1, [r3, #1]
    ece8:	2016      	movs	r0, #22
    ecea:	4669      	mov	r1, sp
    ecec:	4b0c      	ldr	r3, [pc, #48]	; (ed20 <LorawanSetChannelIdStatus+0x40>)
    ecee:	4798      	blx	r3
    ecf0:	0004      	movs	r4, r0
    ecf2:	2808      	cmp	r0, #8
    ecf4:	d111      	bne.n	ed1a <LorawanSetChannelIdStatus+0x3a>
    ecf6:	ad01      	add	r5, sp, #4
    ecf8:	002a      	movs	r2, r5
    ecfa:	2100      	movs	r1, #0
    ecfc:	4b09      	ldr	r3, [pc, #36]	; (ed24 <LorawanSetChannelIdStatus+0x44>)
    ecfe:	2014      	movs	r0, #20
    ed00:	4798      	blx	r3
    ed02:	4b09      	ldr	r3, [pc, #36]	; (ed28 <LorawanSetChannelIdStatus+0x48>)
    ed04:	7829      	ldrb	r1, [r5, #0]
    ed06:	001a      	movs	r2, r3
    ed08:	32ea      	adds	r2, #234	; 0xea
    ed0a:	7011      	strb	r1, [r2, #0]
    ed0c:	786a      	ldrb	r2, [r5, #1]
    ed0e:	33eb      	adds	r3, #235	; 0xeb
    ed10:	701a      	strb	r2, [r3, #0]
    ed12:	4b06      	ldr	r3, [pc, #24]	; (ed2c <LorawanSetChannelIdStatus+0x4c>)
    ed14:	4798      	blx	r3
    ed16:	0020      	movs	r0, r4
    ed18:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ed1a:	240a      	movs	r4, #10
    ed1c:	e7fb      	b.n	ed16 <LorawanSetChannelIdStatus+0x36>
    ed1e:	46c0      	nop			; (mov r8, r8)
    ed20:	00009bf1 	.word	0x00009bf1
    ed24:	00009ac9 	.word	0x00009ac9
    ed28:	200019fc 	.word	0x200019fc
    ed2c:	0000e8bd 	.word	0x0000e8bd

0000ed30 <LORAWAN_RxDone>:
    ed30:	b5f0      	push	{r4, r5, r6, r7, lr}
    ed32:	4bc4      	ldr	r3, [pc, #784]	; (f044 <LORAWAN_RxDone+0x314>)
    ed34:	b093      	sub	sp, #76	; 0x4c
    ed36:	781b      	ldrb	r3, [r3, #0]
    ed38:	0007      	movs	r7, r0
    ed3a:	b25a      	sxtb	r2, r3
    ed3c:	9106      	str	r1, [sp, #24]
    ed3e:	4cc2      	ldr	r4, [pc, #776]	; (f048 <LORAWAN_RxDone+0x318>)
    ed40:	2a00      	cmp	r2, #0
    ed42:	da01      	bge.n	ed48 <LORAWAN_RxDone+0x18>
    ed44:	f000 fc82 	bl	f64c <LORAWAN_RxDone+0x91c>
    ed48:	7801      	ldrb	r1, [r0, #0]
    ed4a:	221f      	movs	r2, #31
    ed4c:	000e      	movs	r6, r1
    ed4e:	4396      	bics	r6, r2
    ed50:	2e20      	cmp	r6, #32
    ed52:	d000      	beq.n	ed56 <LORAWAN_RxDone+0x26>
    ed54:	e1ae      	b.n	f0b4 <LORAWAN_RxDone+0x384>
    ed56:	7822      	ldrb	r2, [r4, #0]
    ed58:	2a00      	cmp	r2, #0
    ed5a:	d001      	beq.n	ed60 <LORAWAN_RxDone+0x30>
    ed5c:	f000 fc62 	bl	f624 <LORAWAN_RxDone+0x8f4>
    ed60:	0022      	movs	r2, r4
    ed62:	328c      	adds	r2, #140	; 0x8c
    ed64:	7812      	ldrb	r2, [r2, #0]
    ed66:	0752      	lsls	r2, r2, #29
    ed68:	d401      	bmi.n	ed6e <LORAWAN_RxDone+0x3e>
    ed6a:	f000 fc5b 	bl	f624 <LORAWAN_RxDone+0x8f4>
    ed6e:	9b06      	ldr	r3, [sp, #24]
    ed70:	3b01      	subs	r3, #1
    ed72:	b2db      	uxtb	r3, r3
    ed74:	9307      	str	r3, [sp, #28]
    ed76:	4bb5      	ldr	r3, [pc, #724]	; (f04c <LORAWAN_RxDone+0x31c>)
    ed78:	469c      	mov	ip, r3
    ed7a:	9b07      	ldr	r3, [sp, #28]
    ed7c:	2b00      	cmp	r3, #0
    ed7e:	d12c      	bne.n	edda <LORAWAN_RxDone+0xaa>
    ed80:	9b06      	ldr	r3, [sp, #24]
    ed82:	4660      	mov	r0, ip
    ed84:	1f1d      	subs	r5, r3, #4
    ed86:	b2eb      	uxtb	r3, r5
    ed88:	9300      	str	r3, [sp, #0]
    ed8a:	4ab1      	ldr	r2, [pc, #708]	; (f050 <LORAWAN_RxDone+0x320>)
    ed8c:	003b      	movs	r3, r7
    ed8e:	9907      	ldr	r1, [sp, #28]
    ed90:	4eb0      	ldr	r6, [pc, #704]	; (f054 <LORAWAN_RxDone+0x324>)
    ed92:	47b0      	blx	r6
    ed94:	2204      	movs	r2, #4
    ed96:	49ae      	ldr	r1, [pc, #696]	; (f050 <LORAWAN_RxDone+0x320>)
    ed98:	4baf      	ldr	r3, [pc, #700]	; (f058 <LORAWAN_RxDone+0x328>)
    ed9a:	a810      	add	r0, sp, #64	; 0x40
    ed9c:	4798      	blx	r3
    ed9e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    eda0:	1979      	adds	r1, r7, r5
    eda2:	2204      	movs	r2, #4
    eda4:	4bac      	ldr	r3, [pc, #688]	; (f058 <LORAWAN_RxDone+0x328>)
    eda6:	a810      	add	r0, sp, #64	; 0x40
    eda8:	960d      	str	r6, [sp, #52]	; 0x34
    edaa:	4798      	blx	r3
    edac:	9a10      	ldr	r2, [sp, #64]	; 0x40
    edae:	4ba6      	ldr	r3, [pc, #664]	; (f048 <LORAWAN_RxDone+0x318>)
    edb0:	210e      	movs	r1, #14
    edb2:	42b2      	cmp	r2, r6
    edb4:	d029      	beq.n	ee0a <LORAWAN_RxDone+0xda>
    edb6:	001a      	movs	r2, r3
    edb8:	327c      	adds	r2, #124	; 0x7c
    edba:	7812      	ldrb	r2, [r2, #0]
    edbc:	400a      	ands	r2, r1
    edbe:	2a0a      	cmp	r2, #10
    edc0:	d005      	beq.n	edce <LORAWAN_RxDone+0x9e>
    edc2:	2a06      	cmp	r2, #6
    edc4:	d106      	bne.n	edd4 <LORAWAN_RxDone+0xa4>
    edc6:	33f0      	adds	r3, #240	; 0xf0
    edc8:	781b      	ldrb	r3, [r3, #0]
    edca:	2b00      	cmp	r3, #0
    edcc:	d002      	beq.n	edd4 <LORAWAN_RxDone+0xa4>
    edce:	2018      	movs	r0, #24
    edd0:	4ba2      	ldr	r3, [pc, #648]	; (f05c <LORAWAN_RxDone+0x32c>)
    edd2:	4798      	blx	r3
    edd4:	4ba2      	ldr	r3, [pc, #648]	; (f060 <LORAWAN_RxDone+0x330>)
    edd6:	4798      	blx	r3
    edd8:	e1d0      	b.n	f17c <LORAWAN_RxDone+0x44c>
    edda:	9b06      	ldr	r3, [sp, #24]
    eddc:	9a07      	ldr	r2, [sp, #28]
    edde:	2100      	movs	r1, #0
    ede0:	1a98      	subs	r0, r3, r2
    ede2:	1838      	adds	r0, r7, r0
    ede4:	4662      	mov	r2, ip
    ede6:	4b9f      	ldr	r3, [pc, #636]	; (f064 <LORAWAN_RxDone+0x334>)
    ede8:	4798      	blx	r3
    edea:	2800      	cmp	r0, #0
    edec:	d006      	beq.n	edfc <LORAWAN_RxDone+0xcc>
    edee:	4b9b      	ldr	r3, [pc, #620]	; (f05c <LORAWAN_RxDone+0x32c>)
    edf0:	4798      	blx	r3
    edf2:	4b9b      	ldr	r3, [pc, #620]	; (f060 <LORAWAN_RxDone+0x330>)
    edf4:	4798      	blx	r3
    edf6:	201f      	movs	r0, #31
    edf8:	b013      	add	sp, #76	; 0x4c
    edfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    edfc:	9b07      	ldr	r3, [sp, #28]
    edfe:	2b10      	cmp	r3, #16
    ee00:	d901      	bls.n	ee06 <LORAWAN_RxDone+0xd6>
    ee02:	3b10      	subs	r3, #16
    ee04:	e7b5      	b.n	ed72 <LORAWAN_RxDone+0x42>
    ee06:	9007      	str	r0, [sp, #28]
    ee08:	e7b5      	b.n	ed76 <LORAWAN_RxDone+0x46>
    ee0a:	001a      	movs	r2, r3
    ee0c:	327c      	adds	r2, #124	; 0x7c
    ee0e:	7812      	ldrb	r2, [r2, #0]
    ee10:	400a      	ands	r2, r1
    ee12:	2a06      	cmp	r2, #6
    ee14:	d103      	bne.n	ee1e <LORAWAN_RxDone+0xee>
    ee16:	33e3      	adds	r3, #227	; 0xe3
    ee18:	7818      	ldrb	r0, [r3, #0]
    ee1a:	4b93      	ldr	r3, [pc, #588]	; (f068 <LORAWAN_RxDone+0x338>)
    ee1c:	4798      	blx	r3
    ee1e:	7a3a      	ldrb	r2, [r7, #8]
    ee20:	79fb      	ldrb	r3, [r7, #7]
    ee22:	0212      	lsls	r2, r2, #8
    ee24:	431a      	orrs	r2, r3
    ee26:	7a7b      	ldrb	r3, [r7, #9]
    ee28:	2001      	movs	r0, #1
    ee2a:	041b      	lsls	r3, r3, #16
    ee2c:	431a      	orrs	r2, r3
    ee2e:	7abb      	ldrb	r3, [r7, #10]
    ee30:	061b      	lsls	r3, r3, #24
    ee32:	4313      	orrs	r3, r2
    ee34:	0a19      	lsrs	r1, r3, #8
    ee36:	7063      	strb	r3, [r4, #1]
    ee38:	70a1      	strb	r1, [r4, #2]
    ee3a:	0c19      	lsrs	r1, r3, #16
    ee3c:	0e1b      	lsrs	r3, r3, #24
    ee3e:	70e1      	strb	r1, [r4, #3]
    ee40:	7123      	strb	r3, [r4, #4]
    ee42:	240f      	movs	r4, #15
    ee44:	2103      	movs	r1, #3
    ee46:	4b89      	ldr	r3, [pc, #548]	; (f06c <LORAWAN_RxDone+0x33c>)
    ee48:	4798      	blx	r3
    ee4a:	7b38      	ldrb	r0, [r7, #12]
    ee4c:	4b88      	ldr	r3, [pc, #544]	; (f070 <LORAWAN_RxDone+0x340>)
    ee4e:	4020      	ands	r0, r4
    ee50:	4798      	blx	r3
    ee52:	7af8      	ldrb	r0, [r7, #11]
    ee54:	4b87      	ldr	r3, [pc, #540]	; (f074 <LORAWAN_RxDone+0x344>)
    ee56:	0641      	lsls	r1, r0, #25
    ee58:	0700      	lsls	r0, r0, #28
    ee5a:	0f49      	lsrs	r1, r1, #29
    ee5c:	0f00      	lsrs	r0, r0, #28
    ee5e:	4798      	blx	r3
    ee60:	4b85      	ldr	r3, [pc, #532]	; (f078 <LORAWAN_RxDone+0x348>)
    ee62:	2100      	movs	r1, #0
    ee64:	203c      	movs	r0, #60	; 0x3c
    ee66:	4798      	blx	r3
    ee68:	9b06      	ldr	r3, [sp, #24]
    ee6a:	2b21      	cmp	r3, #33	; 0x21
    ee6c:	d000      	beq.n	ee70 <LORAWAN_RxDone+0x140>
    ee6e:	e08c      	b.n	ef8a <LORAWAN_RxDone+0x25a>
    ee70:	251a      	movs	r5, #26
    ee72:	ab04      	add	r3, sp, #16
    ee74:	18ed      	adds	r5, r5, r3
    ee76:	002a      	movs	r2, r5
    ee78:	4b80      	ldr	r3, [pc, #512]	; (f07c <LORAWAN_RxDone+0x34c>)
    ee7a:	4981      	ldr	r1, [pc, #516]	; (f080 <LORAWAN_RxDone+0x350>)
    ee7c:	2007      	movs	r0, #7
    ee7e:	4798      	blx	r3
    ee80:	782b      	ldrb	r3, [r5, #0]
    ee82:	2bff      	cmp	r3, #255	; 0xff
    ee84:	d100      	bne.n	ee88 <LORAWAN_RxDone+0x158>
    ee86:	e080      	b.n	ef8a <LORAWAN_RxDone+0x25a>
    ee88:	2350      	movs	r3, #80	; 0x50
    ee8a:	43a3      	bics	r3, r4
    ee8c:	9308      	str	r3, [sp, #32]
    ee8e:	003b      	movs	r3, r7
    ee90:	330d      	adds	r3, #13
    ee92:	9306      	str	r3, [sp, #24]
    ee94:	2600      	movs	r6, #0
    ee96:	2203      	movs	r2, #3
    ee98:	9906      	ldr	r1, [sp, #24]
    ee9a:	4b6f      	ldr	r3, [pc, #444]	; (f058 <LORAWAN_RxDone+0x328>)
    ee9c:	a80e      	add	r0, sp, #56	; 0x38
    ee9e:	960e      	str	r6, [sp, #56]	; 0x38
    eea0:	4798      	blx	r3
    eea2:	2364      	movs	r3, #100	; 0x64
    eea4:	990e      	ldr	r1, [sp, #56]	; 0x38
    eea6:	aa04      	add	r2, sp, #16
    eea8:	4359      	muls	r1, r3
    eeaa:	3b4a      	subs	r3, #74	; 0x4a
    eeac:	189b      	adds	r3, r3, r2
    eeae:	7818      	ldrb	r0, [r3, #0]
    eeb0:	9b07      	ldr	r3, [sp, #28]
    eeb2:	910e      	str	r1, [sp, #56]	; 0x38
    eeb4:	1818      	adds	r0, r3, r0
    eeb6:	b2c0      	uxtb	r0, r0
    eeb8:	76d0      	strb	r0, [r2, #27]
    eeba:	42b1      	cmp	r1, r6
    eebc:	d100      	bne.n	eec0 <LORAWAN_RxDone+0x190>
    eebe:	e0a7      	b.n	f010 <LORAWAN_RxDone+0x2e0>
    eec0:	466b      	mov	r3, sp
    eec2:	2220      	movs	r2, #32
    eec4:	189b      	adds	r3, r3, r2
    eec6:	781b      	ldrb	r3, [r3, #0]
    eec8:	ad10      	add	r5, sp, #64	; 0x40
    eeca:	ac0b      	add	r4, sp, #44	; 0x2c
    eecc:	7128      	strb	r0, [r5, #4]
    eece:	9110      	str	r1, [sp, #64]	; 0x40
    eed0:	7020      	strb	r0, [r4, #0]
    eed2:	7063      	strb	r3, [r4, #1]
    eed4:	0029      	movs	r1, r5
    eed6:	2002      	movs	r0, #2
    eed8:	4b6a      	ldr	r3, [pc, #424]	; (f084 <LORAWAN_RxDone+0x354>)
    eeda:	4798      	blx	r3
    eedc:	2808      	cmp	r0, #8
    eede:	d140      	bne.n	ef62 <LORAWAN_RxDone+0x232>
    eee0:	0029      	movs	r1, r5
    eee2:	0030      	movs	r0, r6
    eee4:	4b64      	ldr	r3, [pc, #400]	; (f078 <LORAWAN_RxDone+0x348>)
    eee6:	4798      	blx	r3
    eee8:	ad0c      	add	r5, sp, #48	; 0x30
    eeea:	0021      	movs	r1, r4
    eeec:	4b62      	ldr	r3, [pc, #392]	; (f078 <LORAWAN_RxDone+0x348>)
    eeee:	2012      	movs	r0, #18
    eef0:	4798      	blx	r3
    eef2:	0031      	movs	r1, r6
    eef4:	002a      	movs	r2, r5
    eef6:	4e61      	ldr	r6, [pc, #388]	; (f07c <LORAWAN_RxDone+0x34c>)
    eef8:	2014      	movs	r0, #20
    eefa:	47b0      	blx	r6
    eefc:	4c52      	ldr	r4, [pc, #328]	; (f048 <LORAWAN_RxDone+0x318>)
    eefe:	782a      	ldrb	r2, [r5, #0]
    ef00:	0023      	movs	r3, r4
    ef02:	33ea      	adds	r3, #234	; 0xea
    ef04:	701a      	strb	r2, [r3, #0]
    ef06:	0023      	movs	r3, r4
    ef08:	786a      	ldrb	r2, [r5, #1]
    ef0a:	2522      	movs	r5, #34	; 0x22
    ef0c:	33eb      	adds	r3, #235	; 0xeb
    ef0e:	701a      	strb	r2, [r3, #0]
    ef10:	4b5d      	ldr	r3, [pc, #372]	; (f088 <LORAWAN_RxDone+0x358>)
    ef12:	4798      	blx	r3
    ef14:	ab04      	add	r3, sp, #16
    ef16:	18ed      	adds	r5, r5, r3
    ef18:	231b      	movs	r3, #27
    ef1a:	a904      	add	r1, sp, #16
    ef1c:	185b      	adds	r3, r3, r1
    ef1e:	0019      	movs	r1, r3
    ef20:	002a      	movs	r2, r5
    ef22:	201e      	movs	r0, #30
    ef24:	47b0      	blx	r6
    ef26:	0023      	movs	r3, r4
    ef28:	33ff      	adds	r3, #255	; 0xff
    ef2a:	7c5b      	ldrb	r3, [r3, #17]
    ef2c:	079b      	lsls	r3, r3, #30
    ef2e:	d508      	bpl.n	ef42 <LORAWAN_RxDone+0x212>
    ef30:	ab04      	add	r3, sp, #16
    ef32:	7edb      	ldrb	r3, [r3, #27]
    ef34:	a90f      	add	r1, sp, #60	; 0x3c
    ef36:	708b      	strb	r3, [r1, #2]
    ef38:	882b      	ldrh	r3, [r5, #0]
    ef3a:	201e      	movs	r0, #30
    ef3c:	800b      	strh	r3, [r1, #0]
    ef3e:	4b4e      	ldr	r3, [pc, #312]	; (f078 <LORAWAN_RxDone+0x348>)
    ef40:	4798      	blx	r3
    ef42:	231b      	movs	r3, #27
    ef44:	aa04      	add	r2, sp, #16
    ef46:	189b      	adds	r3, r3, r2
    ef48:	7818      	ldrb	r0, [r3, #0]
    ef4a:	2101      	movs	r1, #1
    ef4c:	4b4f      	ldr	r3, [pc, #316]	; (f08c <LORAWAN_RxDone+0x35c>)
    ef4e:	4798      	blx	r3
    ef50:	2204      	movs	r2, #4
    ef52:	347c      	adds	r4, #124	; 0x7c
    ef54:	7863      	ldrb	r3, [r4, #1]
    ef56:	210b      	movs	r1, #11
    ef58:	4313      	orrs	r3, r2
    ef5a:	7063      	strb	r3, [r4, #1]
    ef5c:	2001      	movs	r0, #1
    ef5e:	4b43      	ldr	r3, [pc, #268]	; (f06c <LORAWAN_RxDone+0x33c>)
    ef60:	4798      	blx	r3
    ef62:	9b07      	ldr	r3, [sp, #28]
    ef64:	3301      	adds	r3, #1
    ef66:	b2db      	uxtb	r3, r3
    ef68:	9307      	str	r3, [sp, #28]
    ef6a:	9b06      	ldr	r3, [sp, #24]
    ef6c:	3303      	adds	r3, #3
    ef6e:	9306      	str	r3, [sp, #24]
    ef70:	9b07      	ldr	r3, [sp, #28]
    ef72:	2b05      	cmp	r3, #5
    ef74:	d18e      	bne.n	ee94 <LORAWAN_RxDone+0x164>
    ef76:	2204      	movs	r2, #4
    ef78:	4b33      	ldr	r3, [pc, #204]	; (f048 <LORAWAN_RxDone+0x318>)
    ef7a:	2001      	movs	r0, #1
    ef7c:	337c      	adds	r3, #124	; 0x7c
    ef7e:	7859      	ldrb	r1, [r3, #1]
    ef80:	430a      	orrs	r2, r1
    ef82:	705a      	strb	r2, [r3, #1]
    ef84:	210b      	movs	r1, #11
    ef86:	4b39      	ldr	r3, [pc, #228]	; (f06c <LORAWAN_RxDone+0x33c>)
    ef88:	4798      	blx	r3
    ef8a:	4d41      	ldr	r5, [pc, #260]	; (f090 <LORAWAN_RxDone+0x360>)
    ef8c:	1c7e      	adds	r6, r7, #1
    ef8e:	3704      	adds	r7, #4
    ef90:	0028      	movs	r0, r5
    ef92:	003a      	movs	r2, r7
    ef94:	0031      	movs	r1, r6
    ef96:	4b3f      	ldr	r3, [pc, #252]	; (f094 <LORAWAN_RxDone+0x364>)
    ef98:	4798      	blx	r3
    ef9a:	2302      	movs	r3, #2
    ef9c:	4c2a      	ldr	r4, [pc, #168]	; (f048 <LORAWAN_RxDone+0x318>)
    ef9e:	0028      	movs	r0, r5
    efa0:	7563      	strb	r3, [r4, #21]
    efa2:	4a2a      	ldr	r2, [pc, #168]	; (f04c <LORAWAN_RxDone+0x31c>)
    efa4:	3b01      	subs	r3, #1
    efa6:	2100      	movs	r1, #0
    efa8:	4d3b      	ldr	r5, [pc, #236]	; (f098 <LORAWAN_RxDone+0x368>)
    efaa:	47a8      	blx	r5
    efac:	2800      	cmp	r0, #0
    efae:	d003      	beq.n	efb8 <LORAWAN_RxDone+0x288>
    efb0:	4b2a      	ldr	r3, [pc, #168]	; (f05c <LORAWAN_RxDone+0x32c>)
    efb2:	4798      	blx	r3
    efb4:	4b2a      	ldr	r3, [pc, #168]	; (f060 <LORAWAN_RxDone+0x330>)
    efb6:	4798      	blx	r3
    efb8:	2105      	movs	r1, #5
    efba:	4b2c      	ldr	r3, [pc, #176]	; (f06c <LORAWAN_RxDone+0x33c>)
    efbc:	2001      	movs	r0, #1
    efbe:	4798      	blx	r3
    efc0:	4d36      	ldr	r5, [pc, #216]	; (f09c <LORAWAN_RxDone+0x36c>)
    efc2:	003a      	movs	r2, r7
    efc4:	0028      	movs	r0, r5
    efc6:	0031      	movs	r1, r6
    efc8:	4b32      	ldr	r3, [pc, #200]	; (f094 <LORAWAN_RxDone+0x364>)
    efca:	4798      	blx	r3
    efcc:	2301      	movs	r3, #1
    efce:	0028      	movs	r0, r5
    efd0:	7163      	strb	r3, [r4, #5]
    efd2:	4a1e      	ldr	r2, [pc, #120]	; (f04c <LORAWAN_RxDone+0x31c>)
    efd4:	18db      	adds	r3, r3, r3
    efd6:	2100      	movs	r1, #0
    efd8:	4d2f      	ldr	r5, [pc, #188]	; (f098 <LORAWAN_RxDone+0x368>)
    efda:	47a8      	blx	r5
    efdc:	2800      	cmp	r0, #0
    efde:	d003      	beq.n	efe8 <LORAWAN_RxDone+0x2b8>
    efe0:	4b1e      	ldr	r3, [pc, #120]	; (f05c <LORAWAN_RxDone+0x32c>)
    efe2:	4798      	blx	r3
    efe4:	4b1e      	ldr	r3, [pc, #120]	; (f060 <LORAWAN_RxDone+0x330>)
    efe6:	4798      	blx	r3
    efe8:	4b20      	ldr	r3, [pc, #128]	; (f06c <LORAWAN_RxDone+0x33c>)
    efea:	2104      	movs	r1, #4
    efec:	2001      	movs	r0, #1
    efee:	4798      	blx	r3
    eff0:	4b2b      	ldr	r3, [pc, #172]	; (f0a0 <LORAWAN_RxDone+0x370>)
    eff2:	5ce3      	ldrb	r3, [r4, r3]
    eff4:	2b00      	cmp	r3, #0
    eff6:	d017      	beq.n	f028 <LORAWAN_RxDone+0x2f8>
    eff8:	492a      	ldr	r1, [pc, #168]	; (f0a4 <LORAWAN_RxDone+0x374>)
    effa:	2002      	movs	r0, #2
    effc:	4c2a      	ldr	r4, [pc, #168]	; (f0a8 <LORAWAN_RxDone+0x378>)
    effe:	47a0      	blx	r4
    f000:	2800      	cmp	r0, #0
    f002:	d008      	beq.n	f016 <LORAWAN_RxDone+0x2e6>
    f004:	4b15      	ldr	r3, [pc, #84]	; (f05c <LORAWAN_RxDone+0x32c>)
    f006:	4798      	blx	r3
    f008:	4b15      	ldr	r3, [pc, #84]	; (f060 <LORAWAN_RxDone+0x330>)
    f00a:	4798      	blx	r3
    f00c:	2023      	movs	r0, #35	; 0x23
    f00e:	e6f3      	b.n	edf8 <LORAWAN_RxDone+0xc8>
    f010:	4b1e      	ldr	r3, [pc, #120]	; (f08c <LORAWAN_RxDone+0x35c>)
    f012:	4798      	blx	r3
    f014:	e7a5      	b.n	ef62 <LORAWAN_RxDone+0x232>
    f016:	4925      	ldr	r1, [pc, #148]	; (f0ac <LORAWAN_RxDone+0x37c>)
    f018:	2001      	movs	r0, #1
    f01a:	47a0      	blx	r4
    f01c:	2800      	cmp	r0, #0
    f01e:	d1f1      	bne.n	f004 <LORAWAN_RxDone+0x2d4>
    f020:	4b23      	ldr	r3, [pc, #140]	; (f0b0 <LORAWAN_RxDone+0x380>)
    f022:	4798      	blx	r3
    f024:	2008      	movs	r0, #8
    f026:	e6e7      	b.n	edf8 <LORAWAN_RxDone+0xc8>
    f028:	0020      	movs	r0, r4
    f02a:	0021      	movs	r1, r4
    f02c:	2210      	movs	r2, #16
    f02e:	3115      	adds	r1, #21
    f030:	4d09      	ldr	r5, [pc, #36]	; (f058 <LORAWAN_RxDone+0x328>)
    f032:	3035      	adds	r0, #53	; 0x35
    f034:	47a8      	blx	r5
    f036:	0020      	movs	r0, r4
    f038:	1d61      	adds	r1, r4, #5
    f03a:	2210      	movs	r2, #16
    f03c:	3025      	adds	r0, #37	; 0x25
    f03e:	47a8      	blx	r5
    f040:	e7ee      	b.n	f020 <LORAWAN_RxDone+0x2f0>
    f042:	46c0      	nop			; (mov r8, r8)
    f044:	20001a78 	.word	0x20001a78
    f048:	200019fc 	.word	0x200019fc
    f04c:	20001a41 	.word	0x20001a41
    f050:	20000ff8 	.word	0x20000ff8
    f054:	00009ded 	.word	0x00009ded
    f058:	00015bd5 	.word	0x00015bd5
    f05c:	0000c7ed 	.word	0x0000c7ed
    f060:	0000e6c9 	.word	0x0000e6c9
    f064:	00009db5 	.word	0x00009db5
    f068:	0000b1cd 	.word	0x0000b1cd
    f06c:	0000a0e1 	.word	0x0000a0e1
    f070:	0000bde5 	.word	0x0000bde5
    f074:	0000c6b5 	.word	0x0000c6b5
    f078:	00009bf1 	.word	0x00009bf1
    f07c:	00009ac9 	.word	0x00009ac9
    f080:	20001adb 	.word	0x20001adb
    f084:	00009ae5 	.word	0x00009ae5
    f088:	0000e8bd 	.word	0x0000e8bd
    f08c:	0000ece1 	.word	0x0000ece1
    f090:	20001a11 	.word	0x20001a11
    f094:	0000c11d 	.word	0x0000c11d
    f098:	00009ddd 	.word	0x00009ddd
    f09c:	20001a01 	.word	0x20001a01
    f0a0:	00000221 	.word	0x00000221
    f0a4:	20001a21 	.word	0x20001a21
    f0a8:	00009de9 	.word	0x00009de9
    f0ac:	20001a31 	.word	0x20001a31
    f0b0:	0000c02d 	.word	0x0000c02d
    f0b4:	22bf      	movs	r2, #191	; 0xbf
    f0b6:	3e60      	subs	r6, #96	; 0x60
    f0b8:	4016      	ands	r6, r2
    f0ba:	d000      	beq.n	f0be <LORAWAN_RxDone+0x38e>
    f0bc:	e2b2      	b.n	f624 <LORAWAN_RxDone+0x8f4>
    f0be:	2501      	movs	r5, #1
    f0c0:	422b      	tst	r3, r5
    f0c2:	d100      	bne.n	f0c6 <LORAWAN_RxDone+0x396>
    f0c4:	e2ae      	b.n	f624 <LORAWAN_RxDone+0x8f4>
    f0c6:	7922      	ldrb	r2, [r4, #4]
    f0c8:	6823      	ldr	r3, [r4, #0]
    f0ca:	0612      	lsls	r2, r2, #24
    f0cc:	0a1b      	lsrs	r3, r3, #8
    f0ce:	431a      	orrs	r2, r3
    f0d0:	0023      	movs	r3, r4
    f0d2:	33d8      	adds	r3, #216	; 0xd8
    f0d4:	701e      	strb	r6, [r3, #0]
    f0d6:	9207      	str	r2, [sp, #28]
    f0d8:	7882      	ldrb	r2, [r0, #2]
    f0da:	7843      	ldrb	r3, [r0, #1]
    f0dc:	0212      	lsls	r2, r2, #8
    f0de:	431a      	orrs	r2, r3
    f0e0:	78c3      	ldrb	r3, [r0, #3]
    f0e2:	041b      	lsls	r3, r3, #16
    f0e4:	431a      	orrs	r2, r3
    f0e6:	7903      	ldrb	r3, [r0, #4]
    f0e8:	061b      	lsls	r3, r3, #24
    f0ea:	4313      	orrs	r3, r2
    f0ec:	9a07      	ldr	r2, [sp, #28]
    f0ee:	429a      	cmp	r2, r3
    f0f0:	d100      	bne.n	f0f4 <LORAWAN_RxDone+0x3c4>
    f0f2:	e2c8      	b.n	f686 <LORAWAN_RxDone+0x956>
    f0f4:	ab04      	add	r3, sp, #16
    f0f6:	3521      	adds	r5, #33	; 0x21
    f0f8:	18ed      	adds	r5, r5, r3
    f0fa:	7a02      	ldrb	r2, [r0, #8]
    f0fc:	0949      	lsrs	r1, r1, #5
    f0fe:	002b      	movs	r3, r5
    f100:	4ed7      	ldr	r6, [pc, #860]	; (f460 <LORAWAN_RxDone+0x730>)
    f102:	47b0      	blx	r6
    f104:	2808      	cmp	r0, #8
    f106:	d131      	bne.n	f16c <LORAWAN_RxDone+0x43c>
    f108:	233c      	movs	r3, #60	; 0x3c
    f10a:	7829      	ldrb	r1, [r5, #0]
    f10c:	434b      	muls	r3, r1
    f10e:	001d      	movs	r5, r3
    f110:	3529      	adds	r5, #41	; 0x29
    f112:	35ff      	adds	r5, #255	; 0xff
    f114:	192d      	adds	r5, r5, r4
    f116:	18e4      	adds	r4, r4, r3
    f118:	0023      	movs	r3, r4
    f11a:	33fc      	adds	r3, #252	; 0xfc
    f11c:	6a98      	ldr	r0, [r3, #40]	; 0x28
    f11e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    f120:	9308      	str	r3, [sp, #32]
    f122:	79fb      	ldrb	r3, [r7, #7]
    f124:	79ba      	ldrb	r2, [r7, #6]
    f126:	021b      	lsls	r3, r3, #8
    f128:	4313      	orrs	r3, r2
    f12a:	0022      	movs	r2, r4
    f12c:	3249      	adds	r2, #73	; 0x49
    f12e:	32ff      	adds	r2, #255	; 0xff
    f130:	8816      	ldrh	r6, [r2, #0]
    f132:	429e      	cmp	r6, r3
    f134:	d908      	bls.n	f148 <LORAWAN_RxDone+0x418>
    f136:	344b      	adds	r4, #75	; 0x4b
    f138:	34ff      	adds	r4, #255	; 0xff
    f13a:	8823      	ldrh	r3, [r4, #0]
    f13c:	3301      	adds	r3, #1
    f13e:	8023      	strh	r3, [r4, #0]
    f140:	79fb      	ldrb	r3, [r7, #7]
    f142:	79bc      	ldrb	r4, [r7, #6]
    f144:	021b      	lsls	r3, r3, #8
    f146:	4323      	orrs	r3, r4
    f148:	8013      	strh	r3, [r2, #0]
    f14a:	9b06      	ldr	r3, [sp, #24]
    f14c:	9000      	str	r0, [sp, #0]
    f14e:	1f1a      	subs	r2, r3, #4
    f150:	233c      	movs	r3, #60	; 0x3c
    f152:	434b      	muls	r3, r1
    f154:	49c3      	ldr	r1, [pc, #780]	; (f464 <LORAWAN_RxDone+0x734>)
    f156:	b2d2      	uxtb	r2, r2
    f158:	18c9      	adds	r1, r1, r3
    f15a:	31fc      	adds	r1, #252	; 0xfc
    f15c:	2349      	movs	r3, #73	; 0x49
    f15e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
    f160:	2001      	movs	r0, #1
    f162:	4cc1      	ldr	r4, [pc, #772]	; (f468 <LORAWAN_RxDone+0x738>)
    f164:	47a0      	blx	r4
    f166:	2301      	movs	r3, #1
    f168:	9307      	str	r3, [sp, #28]
    f16a:	e2a2      	b.n	f6b2 <LORAWAN_RxDone+0x982>
    f16c:	220e      	movs	r2, #14
    f16e:	4bbf      	ldr	r3, [pc, #764]	; (f46c <LORAWAN_RxDone+0x73c>)
    f170:	781b      	ldrb	r3, [r3, #0]
    f172:	4013      	ands	r3, r2
    f174:	2b0a      	cmp	r3, #10
    f176:	d008      	beq.n	f18a <LORAWAN_RxDone+0x45a>
    f178:	2b06      	cmp	r3, #6
    f17a:	d001      	beq.n	f180 <LORAWAN_RxDone+0x450>
    f17c:	200a      	movs	r0, #10
    f17e:	e63b      	b.n	edf8 <LORAWAN_RxDone+0xc8>
    f180:	0023      	movs	r3, r4
    f182:	33f0      	adds	r3, #240	; 0xf0
    f184:	781b      	ldrb	r3, [r3, #0]
    f186:	2b00      	cmp	r3, #0
    f188:	d0f8      	beq.n	f17c <LORAWAN_RxDone+0x44c>
    f18a:	2220      	movs	r2, #32
    f18c:	201e      	movs	r0, #30
    f18e:	348c      	adds	r4, #140	; 0x8c
    f190:	7823      	ldrb	r3, [r4, #0]
    f192:	4393      	bics	r3, r2
    f194:	7023      	strb	r3, [r4, #0]
    f196:	4bb6      	ldr	r3, [pc, #728]	; (f470 <LORAWAN_RxDone+0x740>)
    f198:	e61b      	b.n	edd2 <LORAWAN_RxDone+0xa2>
    f19a:	0022      	movs	r2, r4
    f19c:	2102      	movs	r1, #2
    f19e:	e2a2      	b.n	f6e6 <LORAWAN_RxDone+0x9b6>
    f1a0:	9b08      	ldr	r3, [sp, #32]
    f1a2:	3408      	adds	r4, #8
    f1a4:	67e3      	str	r3, [r4, #124]	; 0x7c
    f1a6:	e2e1      	b.n	f76c <LORAWAN_RxDone+0xa3c>
    f1a8:	9b07      	ldr	r3, [sp, #28]
    f1aa:	2b00      	cmp	r3, #0
    f1ac:	d00a      	beq.n	f1c4 <LORAWAN_RxDone+0x494>
    f1ae:	2322      	movs	r3, #34	; 0x22
    f1b0:	aa04      	add	r2, sp, #16
    f1b2:	189b      	adds	r3, r3, r2
    f1b4:	781b      	ldrb	r3, [r3, #0]
    f1b6:	003a      	movs	r2, r7
    f1b8:	9906      	ldr	r1, [sp, #24]
    f1ba:	0038      	movs	r0, r7
    f1bc:	4cad      	ldr	r4, [pc, #692]	; (f474 <LORAWAN_RxDone+0x744>)
    f1be:	47a0      	blx	r4
    f1c0:	2001      	movs	r0, #1
    f1c2:	e619      	b.n	edf8 <LORAWAN_RxDone+0xc8>
    f1c4:	4ca7      	ldr	r4, [pc, #668]	; (f464 <LORAWAN_RxDone+0x734>)
    f1c6:	466a      	mov	r2, sp
    f1c8:	0023      	movs	r3, r4
    f1ca:	7f12      	ldrb	r2, [r2, #28]
    f1cc:	33db      	adds	r3, #219	; 0xdb
    f1ce:	701a      	strb	r2, [r3, #0]
    f1d0:	797b      	ldrb	r3, [r7, #5]
    f1d2:	2b7f      	cmp	r3, #127	; 0x7f
    f1d4:	d909      	bls.n	f1ea <LORAWAN_RxDone+0x4ba>
    f1d6:	0022      	movs	r2, r4
    f1d8:	2320      	movs	r3, #32
    f1da:	327c      	adds	r2, #124	; 0x7c
    f1dc:	7811      	ldrb	r1, [r2, #0]
    f1de:	2001      	movs	r0, #1
    f1e0:	430b      	orrs	r3, r1
    f1e2:	7013      	strb	r3, [r2, #0]
    f1e4:	210b      	movs	r1, #11
    f1e6:	4ba4      	ldr	r3, [pc, #656]	; (f478 <LORAWAN_RxDone+0x748>)
    f1e8:	4798      	blx	r3
    f1ea:	797b      	ldrb	r3, [r7, #5]
    f1ec:	06db      	lsls	r3, r3, #27
    f1ee:	d505      	bpl.n	f1fc <LORAWAN_RxDone+0x4cc>
    f1f0:	0022      	movs	r2, r4
    f1f2:	2308      	movs	r3, #8
    f1f4:	328c      	adds	r2, #140	; 0x8c
    f1f6:	7811      	ldrb	r1, [r2, #0]
    f1f8:	430b      	orrs	r3, r1
    f1fa:	7013      	strb	r3, [r2, #0]
    f1fc:	797b      	ldrb	r3, [r7, #5]
    f1fe:	065b      	lsls	r3, r3, #25
    f200:	d505      	bpl.n	f20e <LORAWAN_RxDone+0x4de>
    f202:	0022      	movs	r2, r4
    f204:	2310      	movs	r3, #16
    f206:	328c      	adds	r2, #140	; 0x8c
    f208:	7811      	ldrb	r1, [r2, #0]
    f20a:	430b      	orrs	r3, r1
    f20c:	7013      	strb	r3, [r2, #0]
    f20e:	221f      	movs	r2, #31
    f210:	783b      	ldrb	r3, [r7, #0]
    f212:	4393      	bics	r3, r2
    f214:	2ba0      	cmp	r3, #160	; 0xa0
    f216:	d105      	bne.n	f224 <LORAWAN_RxDone+0x4f4>
    f218:	0022      	movs	r2, r4
    f21a:	328c      	adds	r2, #140	; 0x8c
    f21c:	7811      	ldrb	r1, [r2, #0]
    f21e:	3b9e      	subs	r3, #158	; 0x9e
    f220:	430b      	orrs	r3, r1
    f222:	7013      	strb	r3, [r2, #0]
    f224:	7979      	ldrb	r1, [r7, #5]
    f226:	070b      	lsls	r3, r1, #28
    f228:	d100      	bne.n	f22c <LORAWAN_RxDone+0x4fc>
    f22a:	e0da      	b.n	f3e2 <LORAWAN_RxDone+0x6b2>
    f22c:	0709      	lsls	r1, r1, #28
    f22e:	0f09      	lsrs	r1, r1, #28
    f230:	187b      	adds	r3, r7, r1
    f232:	7a1b      	ldrb	r3, [r3, #8]
    f234:	2b00      	cmp	r3, #0
    f236:	d100      	bne.n	f23a <LORAWAN_RxDone+0x50a>
    f238:	e0aa      	b.n	f390 <LORAWAN_RxDone+0x660>
    f23a:	0038      	movs	r0, r7
    f23c:	4b8f      	ldr	r3, [pc, #572]	; (f47c <LORAWAN_RxDone+0x74c>)
    f23e:	3008      	adds	r0, #8
    f240:	4798      	blx	r3
    f242:	2301      	movs	r3, #1
    f244:	0006      	movs	r6, r0
    f246:	9307      	str	r3, [sp, #28]
    f248:	7978      	ldrb	r0, [r7, #5]
    f24a:	9906      	ldr	r1, [sp, #24]
    f24c:	0702      	lsls	r2, r0, #28
    f24e:	0f12      	lsrs	r2, r2, #28
    f250:	0013      	movs	r3, r2
    f252:	330c      	adds	r3, #12
    f254:	4299      	cmp	r1, r3
    f256:	d100      	bne.n	f25a <LORAWAN_RxDone+0x52a>
    f258:	e0fa      	b.n	f450 <LORAWAN_RxDone+0x720>
    f25a:	7833      	ldrb	r3, [r6, #0]
    f25c:	1a89      	subs	r1, r1, r2
    f25e:	b2c9      	uxtb	r1, r1
    f260:	9308      	str	r3, [sp, #32]
    f262:	000b      	movs	r3, r1
    f264:	3219      	adds	r2, #25
    f266:	3b0c      	subs	r3, #12
    f268:	4694      	mov	ip, r2
    f26a:	9a08      	ldr	r2, [sp, #32]
    f26c:	b2db      	uxtb	r3, r3
    f26e:	9306      	str	r3, [sp, #24]
    f270:	1c75      	adds	r5, r6, #1
    f272:	4b7c      	ldr	r3, [pc, #496]	; (f464 <LORAWAN_RxDone+0x734>)
    f274:	2a00      	cmp	r2, #0
    f276:	d100      	bne.n	f27a <LORAWAN_RxDone+0x54a>
    f278:	e0b6      	b.n	f3e8 <LORAWAN_RxDone+0x6b8>
    f27a:	681a      	ldr	r2, [r3, #0]
    f27c:	0018      	movs	r0, r3
    f27e:	791b      	ldrb	r3, [r3, #4]
    f280:	0a14      	lsrs	r4, r2, #8
    f282:	061b      	lsls	r3, r3, #24
    f284:	4323      	orrs	r3, r4
    f286:	9304      	str	r3, [sp, #16]
    f288:	4b7d      	ldr	r3, [pc, #500]	; (f480 <LORAWAN_RxDone+0x750>)
    f28a:	2201      	movs	r2, #1
    f28c:	9303      	str	r3, [sp, #12]
    f28e:	4663      	mov	r3, ip
    f290:	9302      	str	r3, [sp, #8]
    f292:	4b7c      	ldr	r3, [pc, #496]	; (f484 <LORAWAN_RxDone+0x754>)
    f294:	3008      	adds	r0, #8
    f296:	390d      	subs	r1, #13
    f298:	9201      	str	r2, [sp, #4]
    f29a:	9300      	str	r3, [sp, #0]
    f29c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    f29e:	b2c9      	uxtb	r1, r1
    f2a0:	0028      	movs	r0, r5
    f2a2:	4c79      	ldr	r4, [pc, #484]	; (f488 <LORAWAN_RxDone+0x758>)
    f2a4:	47a0      	blx	r4
    f2a6:	2800      	cmp	r0, #0
    f2a8:	d004      	beq.n	f2b4 <LORAWAN_RxDone+0x584>
    f2aa:	4b78      	ldr	r3, [pc, #480]	; (f48c <LORAWAN_RxDone+0x75c>)
    f2ac:	4798      	blx	r3
    f2ae:	201f      	movs	r0, #31
    f2b0:	4b6f      	ldr	r3, [pc, #444]	; (f470 <LORAWAN_RxDone+0x740>)
    f2b2:	4798      	blx	r3
    f2b4:	4c6b      	ldr	r4, [pc, #428]	; (f464 <LORAWAN_RxDone+0x734>)
    f2b6:	2300      	movs	r3, #0
    f2b8:	0022      	movs	r2, r4
    f2ba:	32c2      	adds	r2, #194	; 0xc2
    f2bc:	8013      	strh	r3, [r2, #0]
    f2be:	0022      	movs	r2, r4
    f2c0:	32ed      	adds	r2, #237	; 0xed
    f2c2:	7013      	strb	r3, [r2, #0]
    f2c4:	0022      	movs	r2, r4
    f2c6:	2110      	movs	r1, #16
    f2c8:	328c      	adds	r2, #140	; 0x8c
    f2ca:	7813      	ldrb	r3, [r2, #0]
    f2cc:	438b      	bics	r3, r1
    f2ce:	7013      	strb	r3, [r2, #0]
    f2d0:	0023      	movs	r3, r4
    f2d2:	2201      	movs	r2, #1
    f2d4:	337c      	adds	r3, #124	; 0x7c
    f2d6:	7859      	ldrb	r1, [r3, #1]
    f2d8:	430a      	orrs	r2, r1
    f2da:	705a      	strb	r2, [r3, #1]
    f2dc:	220e      	movs	r2, #14
    f2de:	781b      	ldrb	r3, [r3, #0]
    f2e0:	4013      	ands	r3, r2
    f2e2:	2b06      	cmp	r3, #6
    f2e4:	d109      	bne.n	f2fa <LORAWAN_RxDone+0x5ca>
    f2e6:	0023      	movs	r3, r4
    f2e8:	33f4      	adds	r3, #244	; 0xf4
    f2ea:	781b      	ldrb	r3, [r3, #0]
    f2ec:	2b01      	cmp	r3, #1
    f2ee:	d104      	bne.n	f2fa <LORAWAN_RxDone+0x5ca>
    f2f0:	0023      	movs	r3, r4
    f2f2:	33e5      	adds	r3, #229	; 0xe5
    f2f4:	7818      	ldrb	r0, [r3, #0]
    f2f6:	4b66      	ldr	r3, [pc, #408]	; (f490 <LORAWAN_RxDone+0x760>)
    f2f8:	4798      	blx	r3
    f2fa:	0025      	movs	r5, r4
    f2fc:	2201      	movs	r2, #1
    f2fe:	358c      	adds	r5, #140	; 0x8c
    f300:	782b      	ldrb	r3, [r5, #0]
    f302:	4213      	tst	r3, r2
    f304:	d100      	bne.n	f308 <LORAWAN_RxDone+0x5d8>
    f306:	e10f      	b.n	f528 <LORAWAN_RxDone+0x7f8>
    f308:	797b      	ldrb	r3, [r7, #5]
    f30a:	321f      	adds	r2, #31
    f30c:	4213      	tst	r3, r2
    f30e:	d100      	bne.n	f312 <LORAWAN_RxDone+0x5e2>
    f310:	e0f0      	b.n	f4f4 <LORAWAN_RxDone+0x7c4>
    f312:	4b60      	ldr	r3, [pc, #384]	; (f494 <LORAWAN_RxDone+0x764>)
    f314:	4798      	blx	r3
    f316:	0023      	movs	r3, r4
    f318:	2101      	movs	r1, #1
    f31a:	337c      	adds	r3, #124	; 0x7c
    f31c:	785a      	ldrb	r2, [r3, #1]
    f31e:	438a      	bics	r2, r1
    f320:	705a      	strb	r2, [r3, #1]
    f322:	9a08      	ldr	r2, [sp, #32]
    f324:	2a00      	cmp	r2, #0
    f326:	d100      	bne.n	f32a <LORAWAN_RxDone+0x5fa>
    f328:	e0c4      	b.n	f4b4 <LORAWAN_RxDone+0x784>
    f32a:	9a06      	ldr	r2, [sp, #24]
    f32c:	0031      	movs	r1, r6
    f32e:	0038      	movs	r0, r7
    f330:	4b59      	ldr	r3, [pc, #356]	; (f498 <LORAWAN_RxDone+0x768>)
    f332:	4798      	blx	r3
    f334:	4b4d      	ldr	r3, [pc, #308]	; (f46c <LORAWAN_RxDone+0x73c>)
    f336:	4d4b      	ldr	r5, [pc, #300]	; (f464 <LORAWAN_RxDone+0x734>)
    f338:	781b      	ldrb	r3, [r3, #0]
    f33a:	06db      	lsls	r3, r3, #27
    f33c:	d400      	bmi.n	f340 <LORAWAN_RxDone+0x610>
    f33e:	e168      	b.n	f612 <LORAWAN_RxDone+0x8e2>
    f340:	2220      	movs	r2, #32
    f342:	4b56      	ldr	r3, [pc, #344]	; (f49c <LORAWAN_RxDone+0x76c>)
    f344:	781b      	ldrb	r3, [r3, #0]
    f346:	401a      	ands	r2, r3
    f348:	9206      	str	r2, [sp, #24]
    f34a:	d000      	beq.n	f34e <LORAWAN_RxDone+0x61e>
    f34c:	e161      	b.n	f612 <LORAWAN_RxDone+0x8e2>
    f34e:	320a      	adds	r2, #10
    f350:	4213      	tst	r3, r2
    f352:	d100      	bne.n	f356 <LORAWAN_RxDone+0x626>
    f354:	e15d      	b.n	f612 <LORAWAN_RxDone+0x8e2>
    f356:	002b      	movs	r3, r5
    f358:	33ec      	adds	r3, #236	; 0xec
    f35a:	781b      	ldrb	r3, [r3, #0]
    f35c:	a90f      	add	r1, sp, #60	; 0x3c
    f35e:	704b      	strb	r3, [r1, #1]
    f360:	002e      	movs	r6, r5
    f362:	2301      	movs	r3, #1
    f364:	36df      	adds	r6, #223	; 0xdf
    f366:	700b      	strb	r3, [r1, #0]
    f368:	7833      	ldrb	r3, [r6, #0]
    f36a:	aa0e      	add	r2, sp, #56	; 0x38
    f36c:	2030      	movs	r0, #48	; 0x30
    f36e:	4f4c      	ldr	r7, [pc, #304]	; (f4a0 <LORAWAN_RxDone+0x770>)
    f370:	708b      	strb	r3, [r1, #2]
    f372:	47b8      	blx	r7
    f374:	9007      	str	r0, [sp, #28]
    f376:	2808      	cmp	r0, #8
    f378:	d000      	beq.n	f37c <LORAWAN_RxDone+0x64c>
    f37a:	e103      	b.n	f584 <LORAWAN_RxDone+0x854>
    f37c:	4b49      	ldr	r3, [pc, #292]	; (f4a4 <LORAWAN_RxDone+0x774>)
    f37e:	9806      	ldr	r0, [sp, #24]
    f380:	4798      	blx	r3
    f382:	4b46      	ldr	r3, [pc, #280]	; (f49c <LORAWAN_RxDone+0x76c>)
    f384:	9a07      	ldr	r2, [sp, #28]
    f386:	781b      	ldrb	r3, [r3, #0]
    f388:	4393      	bics	r3, r2
    f38a:	4a44      	ldr	r2, [pc, #272]	; (f49c <LORAWAN_RxDone+0x76c>)
    f38c:	7013      	strb	r3, [r2, #0]
    f38e:	e717      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f390:	0023      	movs	r3, r4
    f392:	33f4      	adds	r3, #244	; 0xf4
    f394:	781b      	ldrb	r3, [r3, #0]
    f396:	2b01      	cmp	r3, #1
    f398:	d108      	bne.n	f3ac <LORAWAN_RxDone+0x67c>
    f39a:	0023      	movs	r3, r4
    f39c:	220e      	movs	r2, #14
    f39e:	337c      	adds	r3, #124	; 0x7c
    f3a0:	781b      	ldrb	r3, [r3, #0]
    f3a2:	4013      	ands	r3, r2
    f3a4:	2b06      	cmp	r3, #6
    f3a6:	d101      	bne.n	f3ac <LORAWAN_RxDone+0x67c>
    f3a8:	4b3f      	ldr	r3, [pc, #252]	; (f4a8 <LORAWAN_RxDone+0x778>)
    f3aa:	4798      	blx	r3
    f3ac:	493f      	ldr	r1, [pc, #252]	; (f4ac <LORAWAN_RxDone+0x77c>)
    f3ae:	784a      	ldrb	r2, [r1, #1]
    f3b0:	780b      	ldrb	r3, [r1, #0]
    f3b2:	0212      	lsls	r2, r2, #8
    f3b4:	431a      	orrs	r2, r3
    f3b6:	788b      	ldrb	r3, [r1, #2]
    f3b8:	041b      	lsls	r3, r3, #16
    f3ba:	431a      	orrs	r2, r3
    f3bc:	78cb      	ldrb	r3, [r1, #3]
    f3be:	061b      	lsls	r3, r3, #24
    f3c0:	4313      	orrs	r3, r2
    f3c2:	d008      	beq.n	f3d6 <LORAWAN_RxDone+0x6a6>
    f3c4:	0022      	movs	r2, r4
    f3c6:	2120      	movs	r1, #32
    f3c8:	328c      	adds	r2, #140	; 0x8c
    f3ca:	7813      	ldrb	r3, [r2, #0]
    f3cc:	201e      	movs	r0, #30
    f3ce:	438b      	bics	r3, r1
    f3d0:	7013      	strb	r3, [r2, #0]
    f3d2:	4b27      	ldr	r3, [pc, #156]	; (f470 <LORAWAN_RxDone+0x740>)
    f3d4:	4798      	blx	r3
    f3d6:	2300      	movs	r3, #0
    f3d8:	34d8      	adds	r4, #216	; 0xd8
    f3da:	7023      	strb	r3, [r4, #0]
    f3dc:	4b2b      	ldr	r3, [pc, #172]	; (f48c <LORAWAN_RxDone+0x75c>)
    f3de:	4798      	blx	r3
    f3e0:	e6ee      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f3e2:	003e      	movs	r6, r7
    f3e4:	3608      	adds	r6, #8
    f3e6:	e72f      	b.n	f248 <LORAWAN_RxDone+0x518>
    f3e8:	9a06      	ldr	r2, [sp, #24]
    f3ea:	2a00      	cmp	r2, #0
    f3ec:	d034      	beq.n	f458 <LORAWAN_RxDone+0x728>
    f3ee:	0702      	lsls	r2, r0, #28
    f3f0:	d128      	bne.n	f444 <LORAWAN_RxDone+0x714>
    f3f2:	390d      	subs	r1, #13
    f3f4:	681a      	ldr	r2, [r3, #0]
    f3f6:	b2cc      	uxtb	r4, r1
    f3f8:	0019      	movs	r1, r3
    f3fa:	791b      	ldrb	r3, [r3, #4]
    f3fc:	0a10      	lsrs	r0, r2, #8
    f3fe:	061b      	lsls	r3, r3, #24
    f400:	4303      	orrs	r3, r0
    f402:	9304      	str	r3, [sp, #16]
    f404:	4b1e      	ldr	r3, [pc, #120]	; (f480 <LORAWAN_RxDone+0x750>)
    f406:	3108      	adds	r1, #8
    f408:	9303      	str	r3, [sp, #12]
    f40a:	4663      	mov	r3, ip
    f40c:	9302      	str	r3, [sp, #8]
    f40e:	2302      	movs	r3, #2
    f410:	9301      	str	r3, [sp, #4]
    f412:	4b27      	ldr	r3, [pc, #156]	; (f4b0 <LORAWAN_RxDone+0x780>)
    f414:	2201      	movs	r2, #1
    f416:	9300      	str	r3, [sp, #0]
    f418:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    f41a:	0028      	movs	r0, r5
    f41c:	0021      	movs	r1, r4
    f41e:	4e1a      	ldr	r6, [pc, #104]	; (f488 <LORAWAN_RxDone+0x758>)
    f420:	47b0      	blx	r6
    f422:	2800      	cmp	r0, #0
    f424:	d004      	beq.n	f430 <LORAWAN_RxDone+0x700>
    f426:	4b19      	ldr	r3, [pc, #100]	; (f48c <LORAWAN_RxDone+0x75c>)
    f428:	4798      	blx	r3
    f42a:	201f      	movs	r0, #31
    f42c:	4b10      	ldr	r3, [pc, #64]	; (f470 <LORAWAN_RxDone+0x740>)
    f42e:	4798      	blx	r3
    f430:	4b12      	ldr	r3, [pc, #72]	; (f47c <LORAWAN_RxDone+0x74c>)
    f432:	0021      	movs	r1, r4
    f434:	0028      	movs	r0, r5
    f436:	4798      	blx	r3
    f438:	2300      	movs	r3, #0
    f43a:	9306      	str	r3, [sp, #24]
    f43c:	3301      	adds	r3, #1
    f43e:	9307      	str	r3, [sp, #28]
    f440:	2600      	movs	r6, #0
    f442:	e737      	b.n	f2b4 <LORAWAN_RxDone+0x584>
    f444:	001a      	movs	r2, r3
    f446:	32f4      	adds	r2, #244	; 0xf4
    f448:	7812      	ldrb	r2, [r2, #0]
    f44a:	2a01      	cmp	r2, #1
    f44c:	d1ae      	bne.n	f3ac <LORAWAN_RxDone+0x67c>
    f44e:	e7a5      	b.n	f39c <LORAWAN_RxDone+0x66c>
    f450:	2600      	movs	r6, #0
    f452:	9608      	str	r6, [sp, #32]
    f454:	9606      	str	r6, [sp, #24]
    f456:	e72d      	b.n	f2b4 <LORAWAN_RxDone+0x584>
    f458:	9b06      	ldr	r3, [sp, #24]
    f45a:	9308      	str	r3, [sp, #32]
    f45c:	001e      	movs	r6, r3
    f45e:	e729      	b.n	f2b4 <LORAWAN_RxDone+0x584>
    f460:	000102ad 	.word	0x000102ad
    f464:	200019fc 	.word	0x200019fc
    f468:	0000c159 	.word	0x0000c159
    f46c:	20001a78 	.word	0x20001a78
    f470:	0000d2f5 	.word	0x0000d2f5
    f474:	00010321 	.word	0x00010321
    f478:	0000a0e1 	.word	0x0000a0e1
    f47c:	0000ea79 	.word	0x0000ea79
    f480:	20001d4c 	.word	0x20001d4c
    f484:	20001a31 	.word	0x20001a31
    f488:	0000d235 	.word	0x0000d235
    f48c:	0000e6c9 	.word	0x0000e6c9
    f490:	0000b1cd 	.word	0x0000b1cd
    f494:	0000c799 	.word	0x0000c799
    f498:	0000d6e5 	.word	0x0000d6e5
    f49c:	20001a88 	.word	0x20001a88
    f4a0:	00009ac9 	.word	0x00009ac9
    f4a4:	0000c499 	.word	0x0000c499
    f4a8:	0000c1f1 	.word	0x0000c1f1
    f4ac:	20001d44 	.word	0x20001d44
    f4b0:	20001a21 	.word	0x20001a21
    f4b4:	2120      	movs	r1, #32
    f4b6:	782a      	ldrb	r2, [r5, #0]
    f4b8:	438a      	bics	r2, r1
    f4ba:	702a      	strb	r2, [r5, #0]
    f4bc:	0022      	movs	r2, r4
    f4be:	32f4      	adds	r2, #244	; 0xf4
    f4c0:	7812      	ldrb	r2, [r2, #0]
    f4c2:	2a01      	cmp	r2, #1
    f4c4:	d10e      	bne.n	f4e4 <LORAWAN_RxDone+0x7b4>
    f4c6:	781a      	ldrb	r2, [r3, #0]
    f4c8:	3912      	subs	r1, #18
    f4ca:	438a      	bics	r2, r1
    f4cc:	701a      	strb	r2, [r3, #0]
    f4ce:	2385      	movs	r3, #133	; 0x85
    f4d0:	4aa7      	ldr	r2, [pc, #668]	; (f770 <LORAWAN_RxDone+0xa40>)
    f4d2:	009b      	lsls	r3, r3, #2
    f4d4:	5cd3      	ldrb	r3, [r2, r3]
    f4d6:	2b00      	cmp	r3, #0
    f4d8:	d000      	beq.n	f4dc <LORAWAN_RxDone+0x7ac>
    f4da:	e72b      	b.n	f334 <LORAWAN_RxDone+0x604>
    f4dc:	2008      	movs	r0, #8
    f4de:	4ba5      	ldr	r3, [pc, #660]	; (f774 <LORAWAN_RxDone+0xa44>)
    f4e0:	4798      	blx	r3
    f4e2:	e727      	b.n	f334 <LORAWAN_RxDone+0x604>
    f4e4:	2a04      	cmp	r2, #4
    f4e6:	d1f2      	bne.n	f4ce <LORAWAN_RxDone+0x79e>
    f4e8:	0023      	movs	r3, r4
    f4ea:	33e8      	adds	r3, #232	; 0xe8
    f4ec:	7818      	ldrb	r0, [r3, #0]
    f4ee:	4ba2      	ldr	r3, [pc, #648]	; (f778 <LORAWAN_RxDone+0xa48>)
    f4f0:	4798      	blx	r3
    f4f2:	e7ec      	b.n	f4ce <LORAWAN_RxDone+0x79e>
    f4f4:	9b07      	ldr	r3, [sp, #28]
    f4f6:	2b00      	cmp	r3, #0
    f4f8:	d013      	beq.n	f522 <LORAWAN_RxDone+0x7f2>
    f4fa:	0023      	movs	r3, r4
    f4fc:	33f4      	adds	r3, #244	; 0xf4
    f4fe:	781e      	ldrb	r6, [r3, #0]
    f500:	2e01      	cmp	r6, #1
    f502:	d10e      	bne.n	f522 <LORAWAN_RxDone+0x7f2>
    f504:	4b9d      	ldr	r3, [pc, #628]	; (f77c <LORAWAN_RxDone+0xa4c>)
    f506:	4798      	blx	r3
    f508:	0022      	movs	r2, r4
    f50a:	327c      	adds	r2, #124	; 0x7c
    f50c:	7853      	ldrb	r3, [r2, #1]
    f50e:	43b3      	bics	r3, r6
    f510:	7053      	strb	r3, [r2, #1]
    f512:	2220      	movs	r2, #32
    f514:	782b      	ldrb	r3, [r5, #0]
    f516:	4393      	bics	r3, r2
    f518:	702b      	strb	r3, [r5, #0]
    f51a:	2385      	movs	r3, #133	; 0x85
    f51c:	009b      	lsls	r3, r3, #2
    f51e:	5ce3      	ldrb	r3, [r4, r3]
    f520:	e7d9      	b.n	f4d6 <LORAWAN_RxDone+0x7a6>
    f522:	4b97      	ldr	r3, [pc, #604]	; (f780 <LORAWAN_RxDone+0xa50>)
    f524:	4798      	blx	r3
    f526:	e705      	b.n	f334 <LORAWAN_RxDone+0x604>
    f528:	9a08      	ldr	r2, [sp, #32]
    f52a:	2a00      	cmp	r2, #0
    f52c:	d00b      	beq.n	f546 <LORAWAN_RxDone+0x816>
    f52e:	9a06      	ldr	r2, [sp, #24]
    f530:	0031      	movs	r1, r6
    f532:	0038      	movs	r0, r7
    f534:	4b93      	ldr	r3, [pc, #588]	; (f784 <LORAWAN_RxDone+0xa54>)
    f536:	4798      	blx	r3
    f538:	0022      	movs	r2, r4
    f53a:	2101      	movs	r1, #1
    f53c:	327c      	adds	r2, #124	; 0x7c
    f53e:	7853      	ldrb	r3, [r2, #1]
    f540:	438b      	bics	r3, r1
    f542:	7053      	strb	r3, [r2, #1]
    f544:	e6f6      	b.n	f334 <LORAWAN_RxDone+0x604>
    f546:	2220      	movs	r2, #32
    f548:	4393      	bics	r3, r2
    f54a:	702b      	strb	r3, [r5, #0]
    f54c:	0023      	movs	r3, r4
    f54e:	33f4      	adds	r3, #244	; 0xf4
    f550:	781b      	ldrb	r3, [r3, #0]
    f552:	2b01      	cmp	r3, #1
    f554:	d10e      	bne.n	f574 <LORAWAN_RxDone+0x844>
    f556:	0022      	movs	r2, r4
    f558:	210e      	movs	r1, #14
    f55a:	327c      	adds	r2, #124	; 0x7c
    f55c:	7813      	ldrb	r3, [r2, #0]
    f55e:	438b      	bics	r3, r1
    f560:	7013      	strb	r3, [r2, #0]
    f562:	2385      	movs	r3, #133	; 0x85
    f564:	009b      	lsls	r3, r3, #2
    f566:	5ce3      	ldrb	r3, [r4, r3]
    f568:	2b00      	cmp	r3, #0
    f56a:	d1e5      	bne.n	f538 <LORAWAN_RxDone+0x808>
    f56c:	2008      	movs	r0, #8
    f56e:	4b81      	ldr	r3, [pc, #516]	; (f774 <LORAWAN_RxDone+0xa44>)
    f570:	4798      	blx	r3
    f572:	e7e1      	b.n	f538 <LORAWAN_RxDone+0x808>
    f574:	2b04      	cmp	r3, #4
    f576:	d1f4      	bne.n	f562 <LORAWAN_RxDone+0x832>
    f578:	0023      	movs	r3, r4
    f57a:	33e8      	adds	r3, #232	; 0xe8
    f57c:	7818      	ldrb	r0, [r3, #0]
    f57e:	4b7e      	ldr	r3, [pc, #504]	; (f778 <LORAWAN_RxDone+0xa48>)
    f580:	4798      	blx	r3
    f582:	e7ee      	b.n	f562 <LORAWAN_RxDone+0x832>
    f584:	35ff      	adds	r5, #255	; 0xff
    f586:	7c6b      	ldrb	r3, [r5, #17]
    f588:	079a      	lsls	r2, r3, #30
    f58a:	d520      	bpl.n	f5ce <LORAWAN_RxDone+0x89e>
    f58c:	aa10      	add	r2, sp, #64	; 0x40
    f58e:	0031      	movs	r1, r6
    f590:	2026      	movs	r0, #38	; 0x26
    f592:	47b8      	blx	r7
    f594:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f596:	1c5a      	adds	r2, r3, #1
    f598:	d001      	beq.n	f59e <LORAWAN_RxDone+0x86e>
    f59a:	3314      	adds	r3, #20
    f59c:	9310      	str	r3, [sp, #64]	; 0x40
    f59e:	0021      	movs	r1, r4
    f5a0:	220e      	movs	r2, #14
    f5a2:	317c      	adds	r1, #124	; 0x7c
    f5a4:	780b      	ldrb	r3, [r1, #0]
    f5a6:	4393      	bics	r3, r2
    f5a8:	001a      	movs	r2, r3
    f5aa:	230c      	movs	r3, #12
    f5ac:	4313      	orrs	r3, r2
    f5ae:	700b      	strb	r3, [r1, #0]
    f5b0:	4b75      	ldr	r3, [pc, #468]	; (f788 <LORAWAN_RxDone+0xa58>)
    f5b2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f5b4:	5ce3      	ldrb	r3, [r4, r3]
    f5b6:	21fa      	movs	r1, #250	; 0xfa
    f5b8:	1ad3      	subs	r3, r2, r3
    f5ba:	2200      	movs	r2, #0
    f5bc:	0089      	lsls	r1, r1, #2
    f5be:	4359      	muls	r1, r3
    f5c0:	34e6      	adds	r4, #230	; 0xe6
    f5c2:	4b72      	ldr	r3, [pc, #456]	; (f78c <LORAWAN_RxDone+0xa5c>)
    f5c4:	7820      	ldrb	r0, [r4, #0]
    f5c6:	9200      	str	r2, [sp, #0]
    f5c8:	4c71      	ldr	r4, [pc, #452]	; (f790 <LORAWAN_RxDone+0xa60>)
    f5ca:	47a0      	blx	r4
    f5cc:	e5f8      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f5ce:	075b      	lsls	r3, r3, #29
    f5d0:	d400      	bmi.n	f5d4 <LORAWAN_RxDone+0x8a4>
    f5d2:	e5f5      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f5d4:	aa10      	add	r2, sp, #64	; 0x40
    f5d6:	0031      	movs	r1, r6
    f5d8:	2033      	movs	r0, #51	; 0x33
    f5da:	47b8      	blx	r7
    f5dc:	220e      	movs	r2, #14
    f5de:	4b6d      	ldr	r3, [pc, #436]	; (f794 <LORAWAN_RxDone+0xa64>)
    f5e0:	781b      	ldrb	r3, [r3, #0]
    f5e2:	4393      	bics	r3, r2
    f5e4:	001a      	movs	r2, r3
    f5e6:	230c      	movs	r3, #12
    f5e8:	4313      	orrs	r3, r2
    f5ea:	4a6a      	ldr	r2, [pc, #424]	; (f794 <LORAWAN_RxDone+0xa64>)
    f5ec:	7013      	strb	r3, [r2, #0]
    f5ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f5f0:	1c5a      	adds	r2, r3, #1
    f5f2:	d001      	beq.n	f5f8 <LORAWAN_RxDone+0x8c8>
    f5f4:	3301      	adds	r3, #1
    f5f6:	9310      	str	r3, [sp, #64]	; 0x40
    f5f8:	4b63      	ldr	r3, [pc, #396]	; (f788 <LORAWAN_RxDone+0xa58>)
    f5fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f5fc:	5ce3      	ldrb	r3, [r4, r3]
    f5fe:	21fa      	movs	r1, #250	; 0xfa
    f600:	1ad3      	subs	r3, r2, r3
    f602:	2200      	movs	r2, #0
    f604:	0089      	lsls	r1, r1, #2
    f606:	34e9      	adds	r4, #233	; 0xe9
    f608:	4359      	muls	r1, r3
    f60a:	7820      	ldrb	r0, [r4, #0]
    f60c:	4b62      	ldr	r3, [pc, #392]	; (f798 <LORAWAN_RxDone+0xa68>)
    f60e:	9200      	str	r2, [sp, #0]
    f610:	e7da      	b.n	f5c8 <LORAWAN_RxDone+0x898>
    f612:	35f4      	adds	r5, #244	; 0xf4
    f614:	782b      	ldrb	r3, [r5, #0]
    f616:	2b04      	cmp	r3, #4
    f618:	d000      	beq.n	f61c <LORAWAN_RxDone+0x8ec>
    f61a:	e5d1      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f61c:	0038      	movs	r0, r7
    f61e:	4b5f      	ldr	r3, [pc, #380]	; (f79c <LORAWAN_RxDone+0xa6c>)
    f620:	4798      	blx	r3
    f622:	e5cd      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f624:	220e      	movs	r2, #14
    f626:	4013      	ands	r3, r2
    f628:	2b0a      	cmp	r3, #10
    f62a:	d008      	beq.n	f63e <LORAWAN_RxDone+0x90e>
    f62c:	2b06      	cmp	r3, #6
    f62e:	d000      	beq.n	f632 <LORAWAN_RxDone+0x902>
    f630:	e5a4      	b.n	f17c <LORAWAN_RxDone+0x44c>
    f632:	0023      	movs	r3, r4
    f634:	33f0      	adds	r3, #240	; 0xf0
    f636:	781b      	ldrb	r3, [r3, #0]
    f638:	2b00      	cmp	r3, #0
    f63a:	d100      	bne.n	f63e <LORAWAN_RxDone+0x90e>
    f63c:	e59e      	b.n	f17c <LORAWAN_RxDone+0x44c>
    f63e:	2220      	movs	r2, #32
    f640:	348c      	adds	r4, #140	; 0x8c
    f642:	7823      	ldrb	r3, [r4, #0]
    f644:	2019      	movs	r0, #25
    f646:	4393      	bics	r3, r2
    f648:	7023      	strb	r3, [r4, #0]
    f64a:	e5a4      	b.n	f196 <LORAWAN_RxDone+0x466>
    f64c:	4954      	ldr	r1, [pc, #336]	; (f7a0 <LORAWAN_RxDone+0xa70>)
    f64e:	784a      	ldrb	r2, [r1, #1]
    f650:	780b      	ldrb	r3, [r1, #0]
    f652:	0212      	lsls	r2, r2, #8
    f654:	431a      	orrs	r2, r3
    f656:	788b      	ldrb	r3, [r1, #2]
    f658:	041b      	lsls	r3, r3, #16
    f65a:	431a      	orrs	r2, r3
    f65c:	78cb      	ldrb	r3, [r1, #3]
    f65e:	061b      	lsls	r3, r3, #24
    f660:	4313      	orrs	r3, r2
    f662:	d100      	bne.n	f666 <LORAWAN_RxDone+0x936>
    f664:	e5ac      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f666:	4b4f      	ldr	r3, [pc, #316]	; (f7a4 <LORAWAN_RxDone+0xa74>)
    f668:	4c4f      	ldr	r4, [pc, #316]	; (f7a8 <LORAWAN_RxDone+0xa78>)
    f66a:	781b      	ldrb	r3, [r3, #0]
    f66c:	2b10      	cmp	r3, #16
    f66e:	d105      	bne.n	f67c <LORAWAN_RxDone+0x94c>
    f670:	0001      	movs	r1, r0
    f672:	2000      	movs	r0, #0
    f674:	9a06      	ldr	r2, [sp, #24]
    f676:	3b0c      	subs	r3, #12
    f678:	47a0      	blx	r4
    f67a:	e5a1      	b.n	f1c0 <LORAWAN_RxDone+0x490>
    f67c:	2300      	movs	r3, #0
    f67e:	0001      	movs	r1, r0
    f680:	9a06      	ldr	r2, [sp, #24]
    f682:	0018      	movs	r0, r3
    f684:	e7f8      	b.n	f678 <LORAWAN_RxDone+0x948>
    f686:	3408      	adds	r4, #8
    f688:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    f68a:	0031      	movs	r1, r6
    f68c:	9308      	str	r3, [sp, #32]
    f68e:	4b47      	ldr	r3, [pc, #284]	; (f7ac <LORAWAN_RxDone+0xa7c>)
    f690:	4798      	blx	r3
    f692:	2808      	cmp	r0, #8
    f694:	d001      	beq.n	f69a <LORAWAN_RxDone+0x96a>
    f696:	f7ff fbaf 	bl	edf8 <LORAWAN_RxDone+0xc8>
    f69a:	9b06      	ldr	r3, [sp, #24]
    f69c:	0028      	movs	r0, r5
    f69e:	1f1a      	subs	r2, r3, #4
    f6a0:	9b07      	ldr	r3, [sp, #28]
    f6a2:	b2d2      	uxtb	r2, r2
    f6a4:	9300      	str	r3, [sp, #0]
    f6a6:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
    f6a8:	2349      	movs	r3, #73	; 0x49
    f6aa:	4c41      	ldr	r4, [pc, #260]	; (f7b0 <LORAWAN_RxDone+0xa80>)
    f6ac:	47a0      	blx	r4
    f6ae:	4d41      	ldr	r5, [pc, #260]	; (f7b4 <LORAWAN_RxDone+0xa84>)
    f6b0:	9607      	str	r6, [sp, #28]
    f6b2:	4e41      	ldr	r6, [pc, #260]	; (f7b8 <LORAWAN_RxDone+0xa88>)
    f6b4:	4c41      	ldr	r4, [pc, #260]	; (f7bc <LORAWAN_RxDone+0xa8c>)
    f6b6:	2210      	movs	r2, #16
    f6b8:	0021      	movs	r1, r4
    f6ba:	4b41      	ldr	r3, [pc, #260]	; (f7c0 <LORAWAN_RxDone+0xa90>)
    f6bc:	0030      	movs	r0, r6
    f6be:	4798      	blx	r3
    f6c0:	9b06      	ldr	r3, [sp, #24]
    f6c2:	0039      	movs	r1, r7
    f6c4:	3b04      	subs	r3, #4
    f6c6:	001a      	movs	r2, r3
    f6c8:	9309      	str	r3, [sp, #36]	; 0x24
    f6ca:	483e      	ldr	r0, [pc, #248]	; (f7c4 <LORAWAN_RxDone+0xa94>)
    f6cc:	4b3c      	ldr	r3, [pc, #240]	; (f7c0 <LORAWAN_RxDone+0xa90>)
    f6ce:	4798      	blx	r3
    f6d0:	9b06      	ldr	r3, [sp, #24]
    f6d2:	9a07      	ldr	r2, [sp, #28]
    f6d4:	330c      	adds	r3, #12
    f6d6:	b29b      	uxth	r3, r3
    f6d8:	9300      	str	r3, [sp, #0]
    f6da:	0033      	movs	r3, r6
    f6dc:	2a00      	cmp	r2, #0
    f6de:	d100      	bne.n	f6e2 <LORAWAN_RxDone+0x9b2>
    f6e0:	e55b      	b.n	f19a <LORAWAN_RxDone+0x46a>
    f6e2:	0022      	movs	r2, r4
    f6e4:	2104      	movs	r1, #4
    f6e6:	4c38      	ldr	r4, [pc, #224]	; (f7c8 <LORAWAN_RxDone+0xa98>)
    f6e8:	0028      	movs	r0, r5
    f6ea:	47a0      	blx	r4
    f6ec:	2204      	movs	r2, #4
    f6ee:	4933      	ldr	r1, [pc, #204]	; (f7bc <LORAWAN_RxDone+0xa8c>)
    f6f0:	4c33      	ldr	r4, [pc, #204]	; (f7c0 <LORAWAN_RxDone+0xa90>)
    f6f2:	a80d      	add	r0, sp, #52	; 0x34
    f6f4:	47a0      	blx	r4
    f6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f6f8:	2204      	movs	r2, #4
    f6fa:	18f9      	adds	r1, r7, r3
    f6fc:	a810      	add	r0, sp, #64	; 0x40
    f6fe:	47a0      	blx	r4
    f700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    f702:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f704:	4293      	cmp	r3, r2
    f706:	d100      	bne.n	f70a <LORAWAN_RxDone+0x9da>
    f708:	e54e      	b.n	f1a8 <LORAWAN_RxDone+0x478>
    f70a:	4c19      	ldr	r4, [pc, #100]	; (f770 <LORAWAN_RxDone+0xa40>)
    f70c:	0023      	movs	r3, r4
    f70e:	33f4      	adds	r3, #244	; 0xf4
    f710:	781b      	ldrb	r3, [r3, #0]
    f712:	2b01      	cmp	r3, #1
    f714:	d108      	bne.n	f728 <LORAWAN_RxDone+0x9f8>
    f716:	0023      	movs	r3, r4
    f718:	220e      	movs	r2, #14
    f71a:	337c      	adds	r3, #124	; 0x7c
    f71c:	781b      	ldrb	r3, [r3, #0]
    f71e:	4013      	ands	r3, r2
    f720:	2b06      	cmp	r3, #6
    f722:	d101      	bne.n	f728 <LORAWAN_RxDone+0x9f8>
    f724:	4b29      	ldr	r3, [pc, #164]	; (f7cc <LORAWAN_RxDone+0xa9c>)
    f726:	4798      	blx	r3
    f728:	491d      	ldr	r1, [pc, #116]	; (f7a0 <LORAWAN_RxDone+0xa70>)
    f72a:	784a      	ldrb	r2, [r1, #1]
    f72c:	780b      	ldrb	r3, [r1, #0]
    f72e:	0212      	lsls	r2, r2, #8
    f730:	431a      	orrs	r2, r3
    f732:	788b      	ldrb	r3, [r1, #2]
    f734:	041b      	lsls	r3, r3, #16
    f736:	431a      	orrs	r2, r3
    f738:	78cb      	ldrb	r3, [r1, #3]
    f73a:	061b      	lsls	r3, r3, #24
    f73c:	4313      	orrs	r3, r2
    f73e:	d101      	bne.n	f744 <LORAWAN_RxDone+0xa14>
    f740:	f7ff fb48 	bl	edd4 <LORAWAN_RxDone+0xa4>
    f744:	0022      	movs	r2, r4
    f746:	2120      	movs	r1, #32
    f748:	328c      	adds	r2, #140	; 0x8c
    f74a:	7813      	ldrb	r3, [r2, #0]
    f74c:	438b      	bics	r3, r1
    f74e:	7013      	strb	r3, [r2, #0]
    f750:	9b07      	ldr	r3, [sp, #28]
    f752:	2b00      	cmp	r3, #0
    f754:	d100      	bne.n	f758 <LORAWAN_RxDone+0xa28>
    f756:	e523      	b.n	f1a0 <LORAWAN_RxDone+0x470>
    f758:	2322      	movs	r3, #34	; 0x22
    f75a:	aa04      	add	r2, sp, #16
    f75c:	189b      	adds	r3, r3, r2
    f75e:	781a      	ldrb	r2, [r3, #0]
    f760:	233c      	movs	r3, #60	; 0x3c
    f762:	4353      	muls	r3, r2
    f764:	18e4      	adds	r4, r4, r3
    f766:	9b08      	ldr	r3, [sp, #32]
    f768:	34fc      	adds	r4, #252	; 0xfc
    f76a:	64e3      	str	r3, [r4, #76]	; 0x4c
    f76c:	2018      	movs	r0, #24
    f76e:	e512      	b.n	f196 <LORAWAN_RxDone+0x466>
    f770:	200019fc 	.word	0x200019fc
    f774:	0000d2f5 	.word	0x0000d2f5
    f778:	0000b1cd 	.word	0x0000b1cd
    f77c:	0000c799 	.word	0x0000c799
    f780:	0000c721 	.word	0x0000c721
    f784:	0000d6e5 	.word	0x0000d6e5
    f788:	0000021f 	.word	0x0000021f
    f78c:	0000c591 	.word	0x0000c591
    f790:	0000aeb5 	.word	0x0000aeb5
    f794:	20001a78 	.word	0x20001a78
    f798:	0000cff5 	.word	0x0000cff5
    f79c:	00010091 	.word	0x00010091
    f7a0:	20001d44 	.word	0x20001d44
    f7a4:	20001c30 	.word	0x20001c30
    f7a8:	0000d699 	.word	0x0000d699
    f7ac:	0000e749 	.word	0x0000e749
    f7b0:	0000c159 	.word	0x0000c159
    f7b4:	20001a21 	.word	0x20001a21
    f7b8:	20001d4c 	.word	0x20001d4c
    f7bc:	20000ff8 	.word	0x20000ff8
    f7c0:	00015bd5 	.word	0x00015bd5
    f7c4:	20001d5c 	.word	0x20001d5c
    f7c8:	00009ded 	.word	0x00009ded
    f7cc:	0000c1f1 	.word	0x0000c1f1

0000f7d0 <LorawanSetEdClass>:
    f7d0:	2385      	movs	r3, #133	; 0x85
    f7d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f7d4:	4d19      	ldr	r5, [pc, #100]	; (f83c <LorawanSetEdClass+0x6c>)
    f7d6:	009b      	lsls	r3, r3, #2
    f7d8:	5ceb      	ldrb	r3, [r5, r3]
    f7da:	0004      	movs	r4, r0
    f7dc:	2011      	movs	r0, #17
    f7de:	2b00      	cmp	r3, #0
    f7e0:	d013      	beq.n	f80a <LorawanSetEdClass+0x3a>
    f7e2:	002b      	movs	r3, r5
    f7e4:	33f5      	adds	r3, #245	; 0xf5
    f7e6:	781b      	ldrb	r3, [r3, #0]
    f7e8:	3807      	subs	r0, #7
    f7ea:	4223      	tst	r3, r4
    f7ec:	d00d      	beq.n	f80a <LorawanSetEdClass+0x3a>
    f7ee:	002b      	movs	r3, r5
    f7f0:	33f4      	adds	r3, #244	; 0xf4
    f7f2:	7819      	ldrb	r1, [r3, #0]
    f7f4:	428c      	cmp	r4, r1
    f7f6:	d007      	beq.n	f808 <LorawanSetEdClass+0x38>
    f7f8:	2901      	cmp	r1, #1
    f7fa:	d107      	bne.n	f80c <LorawanSetEdClass+0x3c>
    f7fc:	2c04      	cmp	r4, #4
    f7fe:	d104      	bne.n	f80a <LorawanSetEdClass+0x3a>
    f800:	701c      	strb	r4, [r3, #0]
    f802:	2000      	movs	r0, #0
    f804:	4b0e      	ldr	r3, [pc, #56]	; (f840 <LorawanSetEdClass+0x70>)
    f806:	4798      	blx	r3
    f808:	2008      	movs	r0, #8
    f80a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    f80c:	2904      	cmp	r1, #4
    f80e:	d1fc      	bne.n	f80a <LorawanSetEdClass+0x3a>
    f810:	2c01      	cmp	r4, #1
    f812:	d1fa      	bne.n	f80a <LorawanSetEdClass+0x3a>
    f814:	701c      	strb	r4, [r3, #0]
    f816:	0021      	movs	r1, r4
    f818:	4b09      	ldr	r3, [pc, #36]	; (f840 <LorawanSetEdClass+0x70>)
    f81a:	2000      	movs	r0, #0
    f81c:	4798      	blx	r3
    f81e:	002a      	movs	r2, r5
    f820:	210e      	movs	r1, #14
    f822:	327c      	adds	r2, #124	; 0x7c
    f824:	7813      	ldrb	r3, [r2, #0]
    f826:	a801      	add	r0, sp, #4
    f828:	438b      	bics	r3, r1
    f82a:	7013      	strb	r3, [r2, #0]
    f82c:	35ff      	adds	r5, #255	; 0xff
    f82e:	4b05      	ldr	r3, [pc, #20]	; (f844 <LorawanSetEdClass+0x74>)
    f830:	7004      	strb	r4, [r0, #0]
    f832:	4798      	blx	r3
    f834:	7f68      	ldrb	r0, [r5, #29]
    f836:	4b04      	ldr	r3, [pc, #16]	; (f848 <LorawanSetEdClass+0x78>)
    f838:	4798      	blx	r3
    f83a:	e7e5      	b.n	f808 <LorawanSetEdClass+0x38>
    f83c:	200019fc 	.word	0x200019fc
    f840:	0000a0e1 	.word	0x0000a0e1
    f844:	00011c51 	.word	0x00011c51
    f848:	0000b1cd 	.word	0x0000b1cd

0000f84c <LORAWAN_SetAttr>:
    f84c:	2385      	movs	r3, #133	; 0x85
    f84e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f850:	4cbd      	ldr	r4, [pc, #756]	; (fb48 <LORAWAN_SetAttr+0x2fc>)
    f852:	009b      	lsls	r3, r3, #2
    f854:	5ce3      	ldrb	r3, [r4, r3]
    f856:	000d      	movs	r5, r1
    f858:	2611      	movs	r6, #17
    f85a:	2b00      	cmp	r3, #0
    f85c:	d100      	bne.n	f860 <LORAWAN_SetAttr+0x14>
    f85e:	e118      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f860:	283f      	cmp	r0, #63	; 0x3f
    f862:	d871      	bhi.n	f948 <LORAWAN_SetAttr+0xfc>
    f864:	f002 fdd4 	bl	12410 <__gnu_thumb1_case_uhi>
    f868:	008c0040 	.word	0x008c0040
    f86c:	00f500ab 	.word	0x00f500ab
    f870:	00df00be 	.word	0x00df00be
    f874:	012d0117 	.word	0x012d0117
    f878:	015f014d 	.word	0x015f014d
    f87c:	017c0165 	.word	0x017c0165
    f880:	019f0186 	.word	0x019f0186
    f884:	01a901a4 	.word	0x01a901a4
    f888:	01b301ae 	.word	0x01b301ae
    f88c:	01bd01b8 	.word	0x01bd01b8
    f890:	01e401c2 	.word	0x01e401c2
    f894:	01c601c9 	.word	0x01c601c9
    f898:	01e901ed 	.word	0x01e901ed
    f89c:	01db01df 	.word	0x01db01df
    f8a0:	007001d5 	.word	0x007001d5
    f8a4:	01970070 	.word	0x01970070
    f8a8:	00700070 	.word	0x00700070
    f8ac:	00700070 	.word	0x00700070
    f8b0:	00700070 	.word	0x00700070
    f8b4:	005f01f1 	.word	0x005f01f1
    f8b8:	020201f4 	.word	0x020201f4
    f8bc:	01f901fe 	.word	0x01f901fe
    f8c0:	02060070 	.word	0x02060070
    f8c4:	020e020a 	.word	0x020e020a
    f8c8:	02160212 	.word	0x02160212
    f8cc:	023a021a 	.word	0x023a021a
    f8d0:	00700070 	.word	0x00700070
    f8d4:	00700070 	.word	0x00700070
    f8d8:	00700070 	.word	0x00700070
    f8dc:	00700070 	.word	0x00700070
    f8e0:	02510070 	.word	0x02510070
    f8e4:	025f025b 	.word	0x025f025b
    f8e8:	260a      	movs	r6, #10
    f8ea:	2900      	cmp	r1, #0
    f8ec:	d100      	bne.n	f8f0 <LORAWAN_SetAttr+0xa4>
    f8ee:	e0d0      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f8f0:	0020      	movs	r0, r4
    f8f2:	2208      	movs	r2, #8
    f8f4:	4b95      	ldr	r3, [pc, #596]	; (fb4c <LORAWAN_SetAttr+0x300>)
    f8f6:	305d      	adds	r0, #93	; 0x5d
    f8f8:	4798      	blx	r3
    f8fa:	2108      	movs	r1, #8
    f8fc:	4e94      	ldr	r6, [pc, #592]	; (fb50 <LORAWAN_SetAttr+0x304>)
    f8fe:	2001      	movs	r0, #1
    f900:	47b0      	blx	r6
    f902:	0022      	movs	r2, r4
    f904:	2501      	movs	r5, #1
    f906:	32d6      	adds	r2, #214	; 0xd6
    f908:	7813      	ldrb	r3, [r2, #0]
    f90a:	2109      	movs	r1, #9
    f90c:	432b      	orrs	r3, r5
    f90e:	347c      	adds	r4, #124	; 0x7c
    f910:	0028      	movs	r0, r5
    f912:	7013      	strb	r3, [r2, #0]
    f914:	47b0      	blx	r6
    f916:	7823      	ldrb	r3, [r4, #0]
    f918:	210b      	movs	r1, #11
    f91a:	43ab      	bics	r3, r5
    f91c:	0028      	movs	r0, r5
    f91e:	7023      	strb	r3, [r4, #0]
    f920:	47b0      	blx	r6
    f922:	2608      	movs	r6, #8
    f924:	e0b5      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f926:	0023      	movs	r3, r4
    f928:	33ff      	adds	r3, #255	; 0xff
    f92a:	7c5b      	ldrb	r3, [r3, #17]
    f92c:	260a      	movs	r6, #10
    f92e:	075b      	lsls	r3, r3, #29
    f930:	d400      	bmi.n	f934 <LORAWAN_SetAttr+0xe8>
    f932:	e0ae      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f934:	79ca      	ldrb	r2, [r1, #7]
    f936:	4b87      	ldr	r3, [pc, #540]	; (fb54 <LORAWAN_SetAttr+0x308>)
    f938:	2a00      	cmp	r2, #0
    f93a:	d10e      	bne.n	f95a <LORAWAN_SetAttr+0x10e>
    f93c:	4669      	mov	r1, sp
    f93e:	201d      	movs	r0, #29
    f940:	714a      	strb	r2, [r1, #5]
    f942:	4798      	blx	r3
    f944:	2800      	cmp	r0, #0
    f946:	d001      	beq.n	f94c <LORAWAN_SetAttr+0x100>
    f948:	260a      	movs	r6, #10
    f94a:	e0a2      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f94c:	2109      	movs	r1, #9
    f94e:	34fe      	adds	r4, #254	; 0xfe
    f950:	82e0      	strh	r0, [r4, #22]
    f952:	82a0      	strh	r0, [r4, #20]
    f954:	4b7e      	ldr	r3, [pc, #504]	; (fb50 <LORAWAN_SetAttr+0x304>)
    f956:	4798      	blx	r3
    f958:	e7e3      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    f95a:	2002      	movs	r0, #2
    f95c:	5e2a      	ldrsh	r2, [r5, r0]
    f95e:	88ae      	ldrh	r6, [r5, #4]
    f960:	79a8      	ldrb	r0, [r5, #6]
    f962:	466d      	mov	r5, sp
    f964:	806a      	strh	r2, [r5, #2]
    f966:	2201      	movs	r2, #1
    f968:	8809      	ldrh	r1, [r1, #0]
    f96a:	7128      	strb	r0, [r5, #4]
    f96c:	8029      	strh	r1, [r5, #0]
    f96e:	201d      	movs	r0, #29
    f970:	4669      	mov	r1, sp
    f972:	716a      	strb	r2, [r5, #5]
    f974:	4798      	blx	r3
    f976:	2800      	cmp	r0, #0
    f978:	d1e6      	bne.n	f948 <LORAWAN_SetAttr+0xfc>
    f97a:	34fe      	adds	r4, #254	; 0xfe
    f97c:	82e6      	strh	r6, [r4, #22]
    f97e:	e7d0      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    f980:	260a      	movs	r6, #10
    f982:	2900      	cmp	r1, #0
    f984:	d100      	bne.n	f988 <LORAWAN_SetAttr+0x13c>
    f986:	e084      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f988:	0020      	movs	r0, r4
    f98a:	2208      	movs	r2, #8
    f98c:	4b6f      	ldr	r3, [pc, #444]	; (fb4c <LORAWAN_SetAttr+0x300>)
    f98e:	3055      	adds	r0, #85	; 0x55
    f990:	4798      	blx	r3
    f992:	2107      	movs	r1, #7
    f994:	4d6e      	ldr	r5, [pc, #440]	; (fb50 <LORAWAN_SetAttr+0x304>)
    f996:	2001      	movs	r0, #1
    f998:	47a8      	blx	r5
    f99a:	0022      	movs	r2, r4
    f99c:	2302      	movs	r3, #2
    f99e:	32d6      	adds	r2, #214	; 0xd6
    f9a0:	7811      	ldrb	r1, [r2, #0]
    f9a2:	2001      	movs	r0, #1
    f9a4:	430b      	orrs	r3, r1
    f9a6:	2109      	movs	r1, #9
    f9a8:	7013      	strb	r3, [r2, #0]
    f9aa:	47a8      	blx	r5
    f9ac:	2001      	movs	r0, #1
    f9ae:	347c      	adds	r4, #124	; 0x7c
    f9b0:	7823      	ldrb	r3, [r4, #0]
    f9b2:	210b      	movs	r1, #11
    f9b4:	4383      	bics	r3, r0
    f9b6:	7023      	strb	r3, [r4, #0]
    f9b8:	47a8      	blx	r5
    f9ba:	3e02      	subs	r6, #2
    f9bc:	e069      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    f9be:	680b      	ldr	r3, [r1, #0]
    f9c0:	2001      	movs	r0, #1
    f9c2:	0a19      	lsrs	r1, r3, #8
    f9c4:	70a1      	strb	r1, [r4, #2]
    f9c6:	0c19      	lsrs	r1, r3, #16
    f9c8:	7063      	strb	r3, [r4, #1]
    f9ca:	70e1      	strb	r1, [r4, #3]
    f9cc:	0e1b      	lsrs	r3, r3, #24
    f9ce:	2103      	movs	r1, #3
    f9d0:	4d5f      	ldr	r5, [pc, #380]	; (fb50 <LORAWAN_SetAttr+0x304>)
    f9d2:	7123      	strb	r3, [r4, #4]
    f9d4:	47a8      	blx	r5
    f9d6:	0022      	movs	r2, r4
    f9d8:	2304      	movs	r3, #4
    f9da:	32d6      	adds	r2, #214	; 0xd6
    f9dc:	7811      	ldrb	r1, [r2, #0]
    f9de:	430b      	orrs	r3, r1
    f9e0:	7013      	strb	r3, [r2, #0]
    f9e2:	e015      	b.n	fa10 <LORAWAN_SetAttr+0x1c4>
    f9e4:	260a      	movs	r6, #10
    f9e6:	2900      	cmp	r1, #0
    f9e8:	d053      	beq.n	fa92 <LORAWAN_SetAttr+0x246>
    f9ea:	3606      	adds	r6, #6
    f9ec:	0032      	movs	r2, r6
    f9ee:	4f57      	ldr	r7, [pc, #348]	; (fb4c <LORAWAN_SetAttr+0x300>)
    f9f0:	1d60      	adds	r0, r4, #5
    f9f2:	47b8      	blx	r7
    f9f4:	0020      	movs	r0, r4
    f9f6:	0032      	movs	r2, r6
    f9f8:	0029      	movs	r1, r5
    f9fa:	3025      	adds	r0, #37	; 0x25
    f9fc:	47b8      	blx	r7
    f9fe:	2104      	movs	r1, #4
    fa00:	2001      	movs	r0, #1
    fa02:	4d53      	ldr	r5, [pc, #332]	; (fb50 <LORAWAN_SetAttr+0x304>)
    fa04:	47a8      	blx	r5
    fa06:	0023      	movs	r3, r4
    fa08:	33d6      	adds	r3, #214	; 0xd6
    fa0a:	781a      	ldrb	r2, [r3, #0]
    fa0c:	4316      	orrs	r6, r2
    fa0e:	701e      	strb	r6, [r3, #0]
    fa10:	2109      	movs	r1, #9
    fa12:	2001      	movs	r0, #1
    fa14:	47a8      	blx	r5
    fa16:	2001      	movs	r0, #1
    fa18:	210b      	movs	r1, #11
    fa1a:	347c      	adds	r4, #124	; 0x7c
    fa1c:	7823      	ldrb	r3, [r4, #0]
    fa1e:	4383      	bics	r3, r0
    fa20:	7023      	strb	r3, [r4, #0]
    fa22:	47a8      	blx	r5
    fa24:	e77d      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fa26:	260a      	movs	r6, #10
    fa28:	2900      	cmp	r1, #0
    fa2a:	d032      	beq.n	fa92 <LORAWAN_SetAttr+0x246>
    fa2c:	0020      	movs	r0, r4
    fa2e:	2210      	movs	r2, #16
    fa30:	4e46      	ldr	r6, [pc, #280]	; (fb4c <LORAWAN_SetAttr+0x300>)
    fa32:	3015      	adds	r0, #21
    fa34:	47b0      	blx	r6
    fa36:	0020      	movs	r0, r4
    fa38:	2210      	movs	r2, #16
    fa3a:	0029      	movs	r1, r5
    fa3c:	3035      	adds	r0, #53	; 0x35
    fa3e:	47b0      	blx	r6
    fa40:	2105      	movs	r1, #5
    fa42:	2001      	movs	r0, #1
    fa44:	4d42      	ldr	r5, [pc, #264]	; (fb50 <LORAWAN_SetAttr+0x304>)
    fa46:	47a8      	blx	r5
    fa48:	0022      	movs	r2, r4
    fa4a:	32d6      	adds	r2, #214	; 0xd6
    fa4c:	7811      	ldrb	r1, [r2, #0]
    fa4e:	2320      	movs	r3, #32
    fa50:	e7c5      	b.n	f9de <LORAWAN_SetAttr+0x192>
    fa52:	260a      	movs	r6, #10
    fa54:	2900      	cmp	r1, #0
    fa56:	d01c      	beq.n	fa92 <LORAWAN_SetAttr+0x246>
    fa58:	4b3f      	ldr	r3, [pc, #252]	; (fb58 <LORAWAN_SetAttr+0x30c>)
    fa5a:	3e02      	subs	r6, #2
    fa5c:	5ce3      	ldrb	r3, [r4, r3]
    fa5e:	2b00      	cmp	r3, #0
    fa60:	d117      	bne.n	fa92 <LORAWAN_SetAttr+0x246>
    fa62:	0020      	movs	r0, r4
    fa64:	2210      	movs	r2, #16
    fa66:	4b39      	ldr	r3, [pc, #228]	; (fb4c <LORAWAN_SetAttr+0x300>)
    fa68:	3045      	adds	r0, #69	; 0x45
    fa6a:	4798      	blx	r3
    fa6c:	2106      	movs	r1, #6
    fa6e:	4d38      	ldr	r5, [pc, #224]	; (fb50 <LORAWAN_SetAttr+0x304>)
    fa70:	2001      	movs	r0, #1
    fa72:	47a8      	blx	r5
    fa74:	0022      	movs	r2, r4
    fa76:	32d6      	adds	r2, #214	; 0xd6
    fa78:	7813      	ldrb	r3, [r2, #0]
    fa7a:	2109      	movs	r1, #9
    fa7c:	4333      	orrs	r3, r6
    fa7e:	2001      	movs	r0, #1
    fa80:	7013      	strb	r3, [r2, #0]
    fa82:	47a8      	blx	r5
    fa84:	2001      	movs	r0, #1
    fa86:	347c      	adds	r4, #124	; 0x7c
    fa88:	7823      	ldrb	r3, [r4, #0]
    fa8a:	210b      	movs	r1, #11
    fa8c:	4383      	bics	r3, r0
    fa8e:	7023      	strb	r3, [r4, #0]
    fa90:	47a8      	blx	r5
    fa92:	0030      	movs	r0, r6
    fa94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    fa96:	780b      	ldrb	r3, [r1, #0]
    fa98:	2001      	movs	r0, #1
    fa9a:	0021      	movs	r1, r4
    fa9c:	2520      	movs	r5, #32
    fa9e:	317c      	adds	r1, #124	; 0x7c
    faa0:	4003      	ands	r3, r0
    faa2:	015a      	lsls	r2, r3, #5
    faa4:	780b      	ldrb	r3, [r1, #0]
    faa6:	43ab      	bics	r3, r5
    faa8:	4313      	orrs	r3, r2
    faaa:	700b      	strb	r3, [r1, #0]
    faac:	0023      	movs	r3, r4
    faae:	2200      	movs	r2, #0
    fab0:	33c2      	adds	r3, #194	; 0xc2
    fab2:	348c      	adds	r4, #140	; 0x8c
    fab4:	801a      	strh	r2, [r3, #0]
    fab6:	7823      	ldrb	r3, [r4, #0]
    fab8:	3210      	adds	r2, #16
    faba:	4393      	bics	r3, r2
    fabc:	7023      	strb	r3, [r4, #0]
    fabe:	210b      	movs	r1, #11
    fac0:	e748      	b.n	f954 <LORAWAN_SetAttr+0x108>
    fac2:	466a      	mov	r2, sp
    fac4:	780b      	ldrb	r3, [r1, #0]
    fac6:	7013      	strb	r3, [r2, #0]
    fac8:	0022      	movs	r2, r4
    faca:	32ea      	adds	r2, #234	; 0xea
    facc:	7812      	ldrb	r2, [r2, #0]
    face:	429a      	cmp	r2, r3
    fad0:	d900      	bls.n	fad4 <LORAWAN_SetAttr+0x288>
    fad2:	e739      	b.n	f948 <LORAWAN_SetAttr+0xfc>
    fad4:	0022      	movs	r2, r4
    fad6:	32eb      	adds	r2, #235	; 0xeb
    fad8:	7812      	ldrb	r2, [r2, #0]
    fada:	429a      	cmp	r2, r3
    fadc:	d200      	bcs.n	fae0 <LORAWAN_SetAttr+0x294>
    fade:	e733      	b.n	f948 <LORAWAN_SetAttr+0xfc>
    fae0:	4669      	mov	r1, sp
    fae2:	2010      	movs	r0, #16
    fae4:	4b1d      	ldr	r3, [pc, #116]	; (fb5c <LORAWAN_SetAttr+0x310>)
    fae6:	4798      	blx	r3
    fae8:	0006      	movs	r6, r0
    faea:	2808      	cmp	r0, #8
    faec:	d000      	beq.n	faf0 <LORAWAN_SetAttr+0x2a4>
    faee:	e72b      	b.n	f948 <LORAWAN_SetAttr+0xfc>
    faf0:	466b      	mov	r3, sp
    faf2:	210c      	movs	r1, #12
    faf4:	2001      	movs	r0, #1
    faf6:	781b      	ldrb	r3, [r3, #0]
    faf8:	34df      	adds	r4, #223	; 0xdf
    fafa:	7023      	strb	r3, [r4, #0]
    fafc:	4b14      	ldr	r3, [pc, #80]	; (fb50 <LORAWAN_SetAttr+0x304>)
    fafe:	4798      	blx	r3
    fb00:	e7c7      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fb02:	466a      	mov	r2, sp
    fb04:	780b      	ldrb	r3, [r1, #0]
    fb06:	201d      	movs	r0, #29
    fb08:	7013      	strb	r3, [r2, #0]
    fb0a:	4669      	mov	r1, sp
    fb0c:	4b13      	ldr	r3, [pc, #76]	; (fb5c <LORAWAN_SetAttr+0x310>)
    fb0e:	4798      	blx	r3
    fb10:	0006      	movs	r6, r0
    fb12:	2808      	cmp	r0, #8
    fb14:	d000      	beq.n	fb18 <LORAWAN_SetAttr+0x2cc>
    fb16:	e717      	b.n	f948 <LORAWAN_SetAttr+0xfc>
    fb18:	466b      	mov	r3, sp
    fb1a:	781b      	ldrb	r3, [r3, #0]
    fb1c:	34e1      	adds	r4, #225	; 0xe1
    fb1e:	7023      	strb	r3, [r4, #0]
    fb20:	210a      	movs	r1, #10
    fb22:	2000      	movs	r0, #0
    fb24:	e7ea      	b.n	fafc <LORAWAN_SetAttr+0x2b0>
    fb26:	780b      	ldrb	r3, [r1, #0]
    fb28:	2103      	movs	r1, #3
    fb2a:	34f7      	adds	r4, #247	; 0xf7
    fb2c:	7023      	strb	r3, [r4, #0]
    fb2e:	2000      	movs	r0, #0
    fb30:	e710      	b.n	f954 <LORAWAN_SetAttr+0x108>
    fb32:	680b      	ldr	r3, [r1, #0]
    fb34:	260a      	movs	r6, #10
    fb36:	1c5a      	adds	r2, r3, #1
    fb38:	d0ab      	beq.n	fa92 <LORAWAN_SetAttr+0x246>
    fb3a:	2116      	movs	r1, #22
    fb3c:	2000      	movs	r0, #0
    fb3e:	3404      	adds	r4, #4
    fb40:	67e3      	str	r3, [r4, #124]	; 0x7c
    fb42:	4b03      	ldr	r3, [pc, #12]	; (fb50 <LORAWAN_SetAttr+0x304>)
    fb44:	4798      	blx	r3
    fb46:	e738      	b.n	f9ba <LORAWAN_SetAttr+0x16e>
    fb48:	200019fc 	.word	0x200019fc
    fb4c:	00015bd5 	.word	0x00015bd5
    fb50:	0000a0e1 	.word	0x0000a0e1
    fb54:	00010a4d 	.word	0x00010a4d
    fb58:	00000221 	.word	0x00000221
    fb5c:	00009ae5 	.word	0x00009ae5
    fb60:	680b      	ldr	r3, [r1, #0]
    fb62:	260a      	movs	r6, #10
    fb64:	1c5a      	adds	r2, r3, #1
    fb66:	d100      	bne.n	fb6a <LORAWAN_SetAttr+0x31e>
    fb68:	e793      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fb6a:	0031      	movs	r1, r6
    fb6c:	3408      	adds	r4, #8
    fb6e:	67e3      	str	r3, [r4, #124]	; 0x7c
    fb70:	2001      	movs	r0, #1
    fb72:	e7e6      	b.n	fb42 <LORAWAN_SetAttr+0x2f6>
    fb74:	0026      	movs	r6, r4
    fb76:	880b      	ldrh	r3, [r1, #0]
    fb78:	36c8      	adds	r6, #200	; 0xc8
    fb7a:	210c      	movs	r1, #12
    fb7c:	2000      	movs	r0, #0
    fb7e:	4d6b      	ldr	r5, [pc, #428]	; (fd2c <LORAWAN_SetAttr+0x4e0>)
    fb80:	8033      	strh	r3, [r6, #0]
    fb82:	47a8      	blx	r5
    fb84:	22fa      	movs	r2, #250	; 0xfa
    fb86:	8833      	ldrh	r3, [r6, #0]
    fb88:	0092      	lsls	r2, r2, #2
    fb8a:	189b      	adds	r3, r3, r2
    fb8c:	34ca      	adds	r4, #202	; 0xca
    fb8e:	8023      	strh	r3, [r4, #0]
    fb90:	210d      	movs	r1, #13
    fb92:	2000      	movs	r0, #0
    fb94:	e745      	b.n	fa22 <LORAWAN_SetAttr+0x1d6>
    fb96:	780b      	ldrb	r3, [r1, #0]
    fb98:	260a      	movs	r6, #10
    fb9a:	2b0f      	cmp	r3, #15
    fb9c:	d900      	bls.n	fba0 <LORAWAN_SetAttr+0x354>
    fb9e:	e778      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fba0:	3490      	adds	r4, #144	; 0x90
    fba2:	7023      	strb	r3, [r4, #0]
    fba4:	e709      	b.n	f9ba <LORAWAN_SetAttr+0x16e>
    fba6:	880b      	ldrh	r3, [r1, #0]
    fba8:	34cc      	adds	r4, #204	; 0xcc
    fbaa:	8023      	strh	r3, [r4, #0]
    fbac:	210e      	movs	r1, #14
    fbae:	e7be      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbb0:	880b      	ldrh	r3, [r1, #0]
    fbb2:	34ce      	adds	r4, #206	; 0xce
    fbb4:	8023      	strh	r3, [r4, #0]
    fbb6:	210f      	movs	r1, #15
    fbb8:	e7b9      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbba:	880b      	ldrh	r3, [r1, #0]
    fbbc:	34d0      	adds	r4, #208	; 0xd0
    fbbe:	8023      	strh	r3, [r4, #0]
    fbc0:	2110      	movs	r1, #16
    fbc2:	e7b4      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbc4:	780b      	ldrb	r3, [r1, #0]
    fbc6:	34d4      	adds	r4, #212	; 0xd4
    fbc8:	7023      	strb	r3, [r4, #0]
    fbca:	2112      	movs	r1, #18
    fbcc:	e7af      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbce:	780b      	ldrb	r3, [r1, #0]
    fbd0:	34d5      	adds	r4, #213	; 0xd5
    fbd2:	7023      	strb	r3, [r4, #0]
    fbd4:	2113      	movs	r1, #19
    fbd6:	e7aa      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbd8:	880b      	ldrh	r3, [r1, #0]
    fbda:	34d2      	adds	r4, #210	; 0xd2
    fbdc:	8023      	strh	r3, [r4, #0]
    fbde:	2111      	movs	r1, #17
    fbe0:	e7a5      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbe2:	780b      	ldrb	r3, [r1, #0]
    fbe4:	34da      	adds	r4, #218	; 0xda
    fbe6:	7023      	strb	r3, [r4, #0]
    fbe8:	2115      	movs	r1, #21
    fbea:	e7a0      	b.n	fb2e <LORAWAN_SetAttr+0x2e2>
    fbec:	780b      	ldrb	r3, [r1, #0]
    fbee:	34d9      	adds	r4, #217	; 0xd9
    fbf0:	7023      	strb	r3, [r4, #0]
    fbf2:	e696      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fbf4:	780b      	ldrb	r3, [r1, #0]
    fbf6:	34e0      	adds	r4, #224	; 0xe0
    fbf8:	e7fa      	b.n	fbf0 <LORAWAN_SetAttr+0x3a4>
    fbfa:	2001      	movs	r0, #1
    fbfc:	780b      	ldrb	r3, [r1, #0]
    fbfe:	2110      	movs	r1, #16
    fc00:	347c      	adds	r4, #124	; 0x7c
    fc02:	4003      	ands	r3, r0
    fc04:	011a      	lsls	r2, r3, #4
    fc06:	7823      	ldrb	r3, [r4, #0]
    fc08:	438b      	bics	r3, r1
    fc0a:	4313      	orrs	r3, r2
    fc0c:	7023      	strb	r3, [r4, #0]
    fc0e:	3905      	subs	r1, #5
    fc10:	e6a0      	b.n	f954 <LORAWAN_SetAttr+0x108>
    fc12:	7909      	ldrb	r1, [r1, #4]
    fc14:	7828      	ldrb	r0, [r5, #0]
    fc16:	4b46      	ldr	r3, [pc, #280]	; (fd30 <LORAWAN_SetAttr+0x4e4>)
    fc18:	4798      	blx	r3
    fc1a:	0006      	movs	r6, r0
    fc1c:	e739      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fc1e:	7909      	ldrb	r1, [r1, #4]
    fc20:	7828      	ldrb	r0, [r5, #0]
    fc22:	4b44      	ldr	r3, [pc, #272]	; (fd34 <LORAWAN_SetAttr+0x4e8>)
    fc24:	e7f8      	b.n	fc18 <LORAWAN_SetAttr+0x3cc>
    fc26:	7808      	ldrb	r0, [r1, #0]
    fc28:	4b43      	ldr	r3, [pc, #268]	; (fd38 <LORAWAN_SetAttr+0x4ec>)
    fc2a:	6849      	ldr	r1, [r1, #4]
    fc2c:	4798      	blx	r3
    fc2e:	e7f4      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fc30:	7909      	ldrb	r1, [r1, #4]
    fc32:	6828      	ldr	r0, [r5, #0]
    fc34:	4b41      	ldr	r3, [pc, #260]	; (fd3c <LORAWAN_SetAttr+0x4f0>)
    fc36:	4798      	blx	r3
    fc38:	e7ef      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fc3a:	7808      	ldrb	r0, [r1, #0]
    fc3c:	4b40      	ldr	r3, [pc, #256]	; (fd40 <LORAWAN_SetAttr+0x4f4>)
    fc3e:	4798      	blx	r3
    fc40:	e7eb      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fc42:	8808      	ldrh	r0, [r1, #0]
    fc44:	4b3f      	ldr	r3, [pc, #252]	; (fd44 <LORAWAN_SetAttr+0x4f8>)
    fc46:	4798      	blx	r3
    fc48:	e66b      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fc4a:	4b3f      	ldr	r3, [pc, #252]	; (fd48 <LORAWAN_SetAttr+0x4fc>)
    fc4c:	6019      	str	r1, [r3, #0]
    fc4e:	e67b      	b.n	f948 <LORAWAN_SetAttr+0xfc>
    fc50:	7809      	ldrb	r1, [r1, #0]
    fc52:	7868      	ldrb	r0, [r5, #1]
    fc54:	4b3d      	ldr	r3, [pc, #244]	; (fd4c <LORAWAN_SetAttr+0x500>)
    fc56:	4798      	blx	r3
    fc58:	e7df      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fc5a:	7809      	ldrb	r1, [r1, #0]
    fc5c:	4b3c      	ldr	r3, [pc, #240]	; (fd50 <LORAWAN_SetAttr+0x504>)
    fc5e:	1c68      	adds	r0, r5, #1
    fc60:	4798      	blx	r3
    fc62:	e7da      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fc64:	7809      	ldrb	r1, [r1, #0]
    fc66:	1c68      	adds	r0, r5, #1
    fc68:	4b3a      	ldr	r3, [pc, #232]	; (fd54 <LORAWAN_SetAttr+0x508>)
    fc6a:	e7f9      	b.n	fc60 <LORAWAN_SetAttr+0x414>
    fc6c:	7809      	ldrb	r1, [r1, #0]
    fc6e:	6868      	ldr	r0, [r5, #4]
    fc70:	4b39      	ldr	r3, [pc, #228]	; (fd58 <LORAWAN_SetAttr+0x50c>)
    fc72:	e7f5      	b.n	fc60 <LORAWAN_SetAttr+0x414>
    fc74:	7809      	ldrb	r1, [r1, #0]
    fc76:	6868      	ldr	r0, [r5, #4]
    fc78:	4b38      	ldr	r3, [pc, #224]	; (fd5c <LORAWAN_SetAttr+0x510>)
    fc7a:	e7f1      	b.n	fc60 <LORAWAN_SetAttr+0x414>
    fc7c:	7809      	ldrb	r1, [r1, #0]
    fc7e:	6868      	ldr	r0, [r5, #4]
    fc80:	4b37      	ldr	r3, [pc, #220]	; (fd60 <LORAWAN_SetAttr+0x514>)
    fc82:	e7ed      	b.n	fc60 <LORAWAN_SetAttr+0x414>
    fc84:	7809      	ldrb	r1, [r1, #0]
    fc86:	6868      	ldr	r0, [r5, #4]
    fc88:	4b36      	ldr	r3, [pc, #216]	; (fd64 <LORAWAN_SetAttr+0x518>)
    fc8a:	e7e9      	b.n	fc60 <LORAWAN_SetAttr+0x414>
    fc8c:	7809      	ldrb	r1, [r1, #0]
    fc8e:	7868      	ldrb	r0, [r5, #1]
    fc90:	4b35      	ldr	r3, [pc, #212]	; (fd68 <LORAWAN_SetAttr+0x51c>)
    fc92:	e7e0      	b.n	fc56 <LORAWAN_SetAttr+0x40a>
    fc94:	7809      	ldrb	r1, [r1, #0]
    fc96:	7868      	ldrb	r0, [r5, #1]
    fc98:	4b34      	ldr	r3, [pc, #208]	; (fd6c <LORAWAN_SetAttr+0x520>)
    fc9a:	e7dc      	b.n	fc56 <LORAWAN_SetAttr+0x40a>
    fc9c:	2300      	movs	r3, #0
    fc9e:	466a      	mov	r2, sp
    fca0:	7809      	ldrb	r1, [r1, #0]
    fca2:	7013      	strb	r3, [r2, #0]
    fca4:	4299      	cmp	r1, r3
    fca6:	d014      	beq.n	fcd2 <LORAWAN_SetAttr+0x486>
    fca8:	0022      	movs	r2, r4
    fcaa:	2102      	movs	r1, #2
    fcac:	32ff      	adds	r2, #255	; 0xff
    fcae:	7c53      	ldrb	r3, [r2, #17]
    fcb0:	420b      	tst	r3, r1
    fcb2:	d001      	beq.n	fcb8 <LORAWAN_SetAttr+0x46c>
    fcb4:	438b      	bics	r3, r1
    fcb6:	7453      	strb	r3, [r2, #17]
    fcb8:	2220      	movs	r2, #32
    fcba:	34ff      	adds	r4, #255	; 0xff
    fcbc:	7c63      	ldrb	r3, [r4, #17]
    fcbe:	4213      	tst	r3, r2
    fcc0:	d100      	bne.n	fcc4 <LORAWAN_SetAttr+0x478>
    fcc2:	e62e      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fcc4:	4393      	bics	r3, r2
    fcc6:	7463      	strb	r3, [r4, #17]
    fcc8:	4669      	mov	r1, sp
    fcca:	4b29      	ldr	r3, [pc, #164]	; (fd70 <LORAWAN_SetAttr+0x524>)
    fccc:	2039      	movs	r0, #57	; 0x39
    fcce:	4798      	blx	r3
    fcd0:	e627      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fcd2:	4a28      	ldr	r2, [pc, #160]	; (fd74 <LORAWAN_SetAttr+0x528>)
    fcd4:	4b28      	ldr	r3, [pc, #160]	; (fd78 <LORAWAN_SetAttr+0x52c>)
    fcd6:	200e      	movs	r0, #14
    fcd8:	4798      	blx	r3
    fcda:	e622      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fcdc:	466b      	mov	r3, sp
    fcde:	780a      	ldrb	r2, [r1, #0]
    fce0:	34ff      	adds	r4, #255	; 0xff
    fce2:	701a      	strb	r2, [r3, #0]
    fce4:	2320      	movs	r3, #32
    fce6:	2a00      	cmp	r2, #0
    fce8:	d007      	beq.n	fcfa <LORAWAN_SetAttr+0x4ae>
    fcea:	7c62      	ldrb	r2, [r4, #17]
    fcec:	4313      	orrs	r3, r2
    fcee:	7463      	strb	r3, [r4, #17]
    fcf0:	4669      	mov	r1, sp
    fcf2:	4b1f      	ldr	r3, [pc, #124]	; (fd70 <LORAWAN_SetAttr+0x524>)
    fcf4:	2039      	movs	r0, #57	; 0x39
    fcf6:	4798      	blx	r3
    fcf8:	e78f      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fcfa:	7c62      	ldrb	r2, [r4, #17]
    fcfc:	260a      	movs	r6, #10
    fcfe:	421a      	tst	r2, r3
    fd00:	d100      	bne.n	fd04 <LORAWAN_SetAttr+0x4b8>
    fd02:	e6c6      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fd04:	439a      	bics	r2, r3
    fd06:	7462      	strb	r2, [r4, #17]
    fd08:	e7f2      	b.n	fcf0 <LORAWAN_SetAttr+0x4a4>
    fd0a:	780b      	ldrb	r3, [r1, #0]
    fd0c:	260a      	movs	r6, #10
    fd0e:	2b08      	cmp	r3, #8
    fd10:	d900      	bls.n	fd14 <LORAWAN_SetAttr+0x4c8>
    fd12:	e6be      	b.n	fa92 <LORAWAN_SetAttr+0x246>
    fd14:	2288      	movs	r2, #136	; 0x88
    fd16:	0092      	lsls	r2, r2, #2
    fd18:	54a3      	strb	r3, [r4, r2]
    fd1a:	210d      	movs	r1, #13
    fd1c:	e728      	b.n	fb70 <LORAWAN_SetAttr+0x324>
    fd1e:	780a      	ldrb	r2, [r1, #0]
    fd20:	4b16      	ldr	r3, [pc, #88]	; (fd7c <LORAWAN_SetAttr+0x530>)
    fd22:	54e2      	strb	r2, [r4, r3]
    fd24:	e5fd      	b.n	f922 <LORAWAN_SetAttr+0xd6>
    fd26:	4b16      	ldr	r3, [pc, #88]	; (fd80 <LORAWAN_SetAttr+0x534>)
    fd28:	4798      	blx	r3
    fd2a:	e776      	b.n	fc1a <LORAWAN_SetAttr+0x3ce>
    fd2c:	0000a0e1 	.word	0x0000a0e1
    fd30:	0000ece1 	.word	0x0000ece1
    fd34:	0000ec71 	.word	0x0000ec71
    fd38:	0000d7d1 	.word	0x0000d7d1
    fd3c:	0000d795 	.word	0x0000d795
    fd40:	0000f7d1 	.word	0x0000f7d1
    fd44:	0000c5d5 	.word	0x0000c5d5
    fd48:	20001d40 	.word	0x20001d40
    fd4c:	00010235 	.word	0x00010235
    fd50:	0001048d 	.word	0x0001048d
    fd54:	000104d9 	.word	0x000104d9
    fd58:	00010445 	.word	0x00010445
    fd5c:	00010525 	.word	0x00010525
    fd60:	00010545 	.word	0x00010545
    fd64:	00010561 	.word	0x00010561
    fd68:	00010595 	.word	0x00010595
    fd6c:	000105cd 	.word	0x000105cd
    fd70:	00009bf1 	.word	0x00009bf1
    fd74:	20001b0c 	.word	0x20001b0c
    fd78:	00009ac9 	.word	0x00009ac9
    fd7c:	00000221 	.word	0x00000221
    fd80:	0000c671 	.word	0x0000c671

0000fd84 <LORAWAN_Reset>:
    fd84:	b5f0      	push	{r4, r5, r6, r7, lr}
    fd86:	b087      	sub	sp, #28
    fd88:	ab02      	add	r3, sp, #8
    fd8a:	1ddd      	adds	r5, r3, #7
    fd8c:	23ff      	movs	r3, #255	; 0xff
    fd8e:	4c83      	ldr	r4, [pc, #524]	; (ff9c <LORAWAN_Reset+0x218>)
    fd90:	702b      	strb	r3, [r5, #0]
    fd92:	0023      	movs	r3, r4
    fd94:	9001      	str	r0, [sp, #4]
    fd96:	33ef      	adds	r3, #239	; 0xef
    fd98:	781b      	ldrb	r3, [r3, #0]
    fd9a:	2b00      	cmp	r3, #0
    fd9c:	d001      	beq.n	fda2 <LORAWAN_Reset+0x1e>
    fd9e:	4b80      	ldr	r3, [pc, #512]	; (ffa0 <LORAWAN_Reset+0x21c>)
    fda0:	4798      	blx	r3
    fda2:	002a      	movs	r2, r5
    fda4:	4b7f      	ldr	r3, [pc, #508]	; (ffa4 <LORAWAN_Reset+0x220>)
    fda6:	2100      	movs	r1, #0
    fda8:	2023      	movs	r0, #35	; 0x23
    fdaa:	4798      	blx	r3
    fdac:	782b      	ldrb	r3, [r5, #0]
    fdae:	9a01      	ldr	r2, [sp, #4]
    fdb0:	4293      	cmp	r3, r2
    fdb2:	d001      	beq.n	fdb8 <LORAWAN_Reset+0x34>
    fdb4:	4b7c      	ldr	r3, [pc, #496]	; (ffa8 <LORAWAN_Reset+0x224>)
    fdb6:	4798      	blx	r3
    fdb8:	238c      	movs	r3, #140	; 0x8c
    fdba:	0021      	movs	r1, r4
    fdbc:	4a7b      	ldr	r2, [pc, #492]	; (ffac <LORAWAN_Reset+0x228>)
    fdbe:	009b      	lsls	r3, r3, #2
    fdc0:	50e2      	str	r2, [r4, r3]
    fdc2:	3bfd      	subs	r3, #253	; 0xfd
    fdc4:	31f7      	adds	r1, #247	; 0xf7
    fdc6:	3bff      	subs	r3, #255	; 0xff
    fdc8:	700b      	strb	r3, [r1, #0]
    fdca:	2000      	movs	r0, #0
    fdcc:	4b78      	ldr	r3, [pc, #480]	; (ffb0 <LORAWAN_Reset+0x22c>)
    fdce:	4798      	blx	r3
    fdd0:	0023      	movs	r3, r4
    fdd2:	2201      	movs	r2, #1
    fdd4:	33f4      	adds	r3, #244	; 0xf4
    fdd6:	701a      	strb	r2, [r3, #0]
    fdd8:	0023      	movs	r3, r4
    fdda:	2205      	movs	r2, #5
    fddc:	33f5      	adds	r3, #245	; 0xf5
    fdde:	701a      	strb	r2, [r3, #0]
    fde0:	0023      	movs	r3, r4
    fde2:	32fa      	adds	r2, #250	; 0xfa
    fde4:	33dd      	adds	r3, #221	; 0xdd
    fde6:	701a      	strb	r2, [r3, #0]
    fde8:	0023      	movs	r3, r4
    fdea:	2500      	movs	r5, #0
    fdec:	33de      	adds	r3, #222	; 0xde
    fdee:	701d      	strb	r5, [r3, #0]
    fdf0:	0023      	movs	r3, r4
    fdf2:	33c6      	adds	r3, #198	; 0xc6
    fdf4:	801d      	strh	r5, [r3, #0]
    fdf6:	0023      	movs	r3, r4
    fdf8:	3308      	adds	r3, #8
    fdfa:	67dd      	str	r5, [r3, #124]	; 0x7c
    fdfc:	1d23      	adds	r3, r4, #4
    fdfe:	67dd      	str	r5, [r3, #124]	; 0x7c
    fe00:	0023      	movs	r3, r4
    fe02:	33c4      	adds	r3, #196	; 0xc4
    fe04:	801d      	strh	r5, [r3, #0]
    fe06:	0023      	movs	r3, r4
    fe08:	3390      	adds	r3, #144	; 0x90
    fe0a:	701d      	strb	r5, [r3, #0]
    fe0c:	0023      	movs	r3, r4
    fe0e:	33c2      	adds	r3, #194	; 0xc2
    fe10:	801d      	strh	r5, [r3, #0]
    fe12:	0023      	movs	r3, r4
    fe14:	33ed      	adds	r3, #237	; 0xed
    fe16:	701d      	strb	r5, [r3, #0]
    fe18:	0023      	movs	r3, r4
    fe1a:	33ee      	adds	r3, #238	; 0xee
    fe1c:	701d      	strb	r5, [r3, #0]
    fe1e:	0023      	movs	r3, r4
    fe20:	3af9      	subs	r2, #249	; 0xf9
    fe22:	33f8      	adds	r3, #248	; 0xf8
    fe24:	601a      	str	r2, [r3, #0]
    fe26:	0023      	movs	r3, r4
    fe28:	33fc      	adds	r3, #252	; 0xfc
    fe2a:	601d      	str	r5, [r3, #0]
    fe2c:	0023      	movs	r3, r4
    fe2e:	33fe      	adds	r3, #254	; 0xfe
    fe30:	829d      	strh	r5, [r3, #20]
    fe32:	82dd      	strh	r5, [r3, #22]
    fe34:	320a      	adds	r2, #10
    fe36:	0029      	movs	r1, r5
    fe38:	4b5e      	ldr	r3, [pc, #376]	; (ffb4 <LORAWAN_Reset+0x230>)
    fe3a:	485f      	ldr	r0, [pc, #380]	; (ffb8 <LORAWAN_Reset+0x234>)
    fe3c:	4798      	blx	r3
    fe3e:	2385      	movs	r3, #133	; 0x85
    fe40:	2201      	movs	r2, #1
    fe42:	2607      	movs	r6, #7
    fe44:	009b      	lsls	r3, r3, #2
    fe46:	54e2      	strb	r2, [r4, r3]
    fe48:	0029      	movs	r1, r5
    fe4a:	0032      	movs	r2, r6
    fe4c:	4b59      	ldr	r3, [pc, #356]	; (ffb4 <LORAWAN_Reset+0x230>)
    fe4e:	485b      	ldr	r0, [pc, #364]	; (ffbc <LORAWAN_Reset+0x238>)
    fe50:	4798      	blx	r3
    fe52:	2388      	movs	r3, #136	; 0x88
    fe54:	2201      	movs	r2, #1
    fe56:	009b      	lsls	r3, r3, #2
    fe58:	54e2      	strb	r2, [r4, r3]
    fe5a:	0023      	movs	r3, r4
    fe5c:	338c      	adds	r3, #140	; 0x8c
    fe5e:	801d      	strh	r5, [r3, #0]
    fe60:	0023      	movs	r3, r4
    fe62:	33da      	adds	r3, #218	; 0xda
    fe64:	701e      	strb	r6, [r3, #0]
    fe66:	0023      	movs	r3, r4
    fe68:	33d9      	adds	r3, #217	; 0xd9
    fe6a:	701d      	strb	r5, [r3, #0]
    fe6c:	0023      	movs	r3, r4
    fe6e:	33dc      	adds	r3, #220	; 0xdc
    fe70:	701d      	strb	r5, [r3, #0]
    fe72:	0023      	movs	r3, r4
    fe74:	33db      	adds	r3, #219	; 0xdb
    fe76:	701d      	strb	r5, [r3, #0]
    fe78:	9801      	ldr	r0, [sp, #4]
    fe7a:	4b51      	ldr	r3, [pc, #324]	; (ffc0 <LORAWAN_Reset+0x23c>)
    fe7c:	67e5      	str	r5, [r4, #124]	; 0x7c
    fe7e:	4798      	blx	r3
    fe80:	0007      	movs	r7, r0
    fe82:	2808      	cmp	r0, #8
    fe84:	d000      	beq.n	fe88 <LORAWAN_Reset+0x104>
    fe86:	e086      	b.n	ff96 <LORAWAN_Reset+0x212>
    fe88:	4e4e      	ldr	r6, [pc, #312]	; (ffc4 <LORAWAN_Reset+0x240>)
    fe8a:	4a4f      	ldr	r2, [pc, #316]	; (ffc8 <LORAWAN_Reset+0x244>)
    fe8c:	0029      	movs	r1, r5
    fe8e:	47b0      	blx	r6
    fe90:	4a4e      	ldr	r2, [pc, #312]	; (ffcc <LORAWAN_Reset+0x248>)
    fe92:	0029      	movs	r1, r5
    fe94:	200e      	movs	r0, #14
    fe96:	47b0      	blx	r6
    fe98:	0023      	movs	r3, r4
    fe9a:	4a4d      	ldr	r2, [pc, #308]	; (ffd0 <LORAWAN_Reset+0x24c>)
    fe9c:	33e0      	adds	r3, #224	; 0xe0
    fe9e:	0029      	movs	r1, r5
    fea0:	2006      	movs	r0, #6
    fea2:	701d      	strb	r5, [r3, #0]
    fea4:	47b0      	blx	r6
    fea6:	4b4b      	ldr	r3, [pc, #300]	; (ffd4 <LORAWAN_Reset+0x250>)
    fea8:	4798      	blx	r3
    feaa:	466a      	mov	r2, sp
    feac:	0023      	movs	r3, r4
    feae:	7912      	ldrb	r2, [r2, #4]
    feb0:	33f6      	adds	r3, #246	; 0xf6
    feb2:	701a      	strb	r2, [r3, #0]
    feb4:	0029      	movs	r1, r5
    feb6:	4b48      	ldr	r3, [pc, #288]	; (ffd8 <LORAWAN_Reset+0x254>)
    feb8:	0028      	movs	r0, r5
    feba:	4798      	blx	r3
    febc:	2210      	movs	r2, #16
    febe:	34ff      	adds	r4, #255	; 0xff
    fec0:	7c63      	ldrb	r3, [r4, #17]
    fec2:	4213      	tst	r3, r2
    fec4:	d006      	beq.n	fed4 <LORAWAN_Reset+0x150>
    fec6:	ab02      	add	r3, sp, #8
    fec8:	1d99      	adds	r1, r3, #6
    feca:	2301      	movs	r3, #1
    fecc:	0038      	movs	r0, r7
    fece:	700b      	strb	r3, [r1, #0]
    fed0:	4b37      	ldr	r3, [pc, #220]	; (ffb0 <LORAWAN_Reset+0x22c>)
    fed2:	4798      	blx	r3
    fed4:	4b41      	ldr	r3, [pc, #260]	; (ffdc <LORAWAN_Reset+0x258>)
    fed6:	4942      	ldr	r1, [pc, #264]	; (ffe0 <LORAWAN_Reset+0x25c>)
    fed8:	201e      	movs	r0, #30
    feda:	4798      	blx	r3
    fedc:	4c2f      	ldr	r4, [pc, #188]	; (ff9c <LORAWAN_Reset+0x218>)
    fede:	0023      	movs	r3, r4
    fee0:	33ff      	adds	r3, #255	; 0xff
    fee2:	7c5b      	ldrb	r3, [r3, #17]
    fee4:	075b      	lsls	r3, r3, #29
    fee6:	d507      	bpl.n	fef8 <LORAWAN_Reset+0x174>
    fee8:	2100      	movs	r1, #0
    feea:	aa04      	add	r2, sp, #16
    feec:	2032      	movs	r0, #50	; 0x32
    feee:	47b0      	blx	r6
    fef0:	a904      	add	r1, sp, #16
    fef2:	2027      	movs	r0, #39	; 0x27
    fef4:	4b3b      	ldr	r3, [pc, #236]	; (ffe4 <LORAWAN_Reset+0x260>)
    fef6:	4798      	blx	r3
    fef8:	4a3b      	ldr	r2, [pc, #236]	; (ffe8 <LORAWAN_Reset+0x264>)
    fefa:	2100      	movs	r1, #0
    fefc:	2009      	movs	r0, #9
    fefe:	47b0      	blx	r6
    ff00:	4a3a      	ldr	r2, [pc, #232]	; (ffec <LORAWAN_Reset+0x268>)
    ff02:	2100      	movs	r1, #0
    ff04:	200a      	movs	r0, #10
    ff06:	47b0      	blx	r6
    ff08:	4a39      	ldr	r2, [pc, #228]	; (fff0 <LORAWAN_Reset+0x26c>)
    ff0a:	2100      	movs	r1, #0
    ff0c:	2036      	movs	r0, #54	; 0x36
    ff0e:	47b0      	blx	r6
    ff10:	ad04      	add	r5, sp, #16
    ff12:	4a38      	ldr	r2, [pc, #224]	; (fff4 <LORAWAN_Reset+0x270>)
    ff14:	2100      	movs	r1, #0
    ff16:	2037      	movs	r0, #55	; 0x37
    ff18:	47b0      	blx	r6
    ff1a:	002a      	movs	r2, r5
    ff1c:	2100      	movs	r1, #0
    ff1e:	2014      	movs	r0, #20
    ff20:	47b0      	blx	r6
    ff22:	0023      	movs	r3, r4
    ff24:	782a      	ldrb	r2, [r5, #0]
    ff26:	33ea      	adds	r3, #234	; 0xea
    ff28:	701a      	strb	r2, [r3, #0]
    ff2a:	0023      	movs	r3, r4
    ff2c:	786a      	ldrb	r2, [r5, #1]
    ff2e:	33eb      	adds	r3, #235	; 0xeb
    ff30:	701a      	strb	r2, [r3, #0]
    ff32:	0023      	movs	r3, r4
    ff34:	2500      	movs	r5, #0
    ff36:	33d6      	adds	r3, #214	; 0xd6
    ff38:	801d      	strh	r5, [r3, #0]
    ff3a:	2265      	movs	r2, #101	; 0x65
    ff3c:	0029      	movs	r1, r5
    ff3e:	0020      	movs	r0, r4
    ff40:	4b1c      	ldr	r3, [pc, #112]	; (ffb4 <LORAWAN_Reset+0x230>)
    ff42:	4798      	blx	r3
    ff44:	0023      	movs	r3, r4
    ff46:	22fa      	movs	r2, #250	; 0xfa
    ff48:	33c8      	adds	r3, #200	; 0xc8
    ff4a:	0092      	lsls	r2, r2, #2
    ff4c:	801a      	strh	r2, [r3, #0]
    ff4e:	0022      	movs	r2, r4
    ff50:	23fa      	movs	r3, #250	; 0xfa
    ff52:	32ca      	adds	r2, #202	; 0xca
    ff54:	00db      	lsls	r3, r3, #3
    ff56:	8013      	strh	r3, [r2, #0]
    ff58:	0022      	movs	r2, r4
    ff5a:	4927      	ldr	r1, [pc, #156]	; (fff8 <LORAWAN_Reset+0x274>)
    ff5c:	32cc      	adds	r2, #204	; 0xcc
    ff5e:	8011      	strh	r1, [r2, #0]
    ff60:	0022      	movs	r2, r4
    ff62:	4926      	ldr	r1, [pc, #152]	; (fffc <LORAWAN_Reset+0x278>)
    ff64:	32ce      	adds	r2, #206	; 0xce
    ff66:	8011      	strh	r1, [r2, #0]
    ff68:	0022      	movs	r2, r4
    ff6a:	32d2      	adds	r2, #210	; 0xd2
    ff6c:	8013      	strh	r3, [r2, #0]
    ff6e:	0023      	movs	r3, r4
    ff70:	2220      	movs	r2, #32
    ff72:	33d5      	adds	r3, #213	; 0xd5
    ff74:	701a      	strb	r2, [r3, #0]
    ff76:	0023      	movs	r3, r4
    ff78:	1892      	adds	r2, r2, r2
    ff7a:	33d4      	adds	r3, #212	; 0xd4
    ff7c:	701a      	strb	r2, [r3, #0]
    ff7e:	2380      	movs	r3, #128	; 0x80
    ff80:	34d0      	adds	r4, #208	; 0xd0
    ff82:	01db      	lsls	r3, r3, #7
    ff84:	8023      	strh	r3, [r4, #0]
    ff86:	0028      	movs	r0, r5
    ff88:	4b1d      	ldr	r3, [pc, #116]	; (10000 <LORAWAN_Reset+0x27c>)
    ff8a:	4798      	blx	r3
    ff8c:	4b1d      	ldr	r3, [pc, #116]	; (10004 <LORAWAN_Reset+0x280>)
    ff8e:	4798      	blx	r3
    ff90:	0038      	movs	r0, r7
    ff92:	b007      	add	sp, #28
    ff94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ff96:	270a      	movs	r7, #10
    ff98:	e7fa      	b.n	ff90 <LORAWAN_Reset+0x20c>
    ff9a:	46c0      	nop			; (mov r8, r8)
    ff9c:	200019fc 	.word	0x200019fc
    ffa0:	0000bd5d 	.word	0x0000bd5d
    ffa4:	0000d809 	.word	0x0000d809
    ffa8:	00009d45 	.word	0x00009d45
    ffac:	01050000 	.word	0x01050000
    ffb0:	00010a4d 	.word	0x00010a4d
    ffb4:	00015cf9 	.word	0x00015cf9
    ffb8:	20001afc 	.word	0x20001afc
    ffbc:	20001c13 	.word	0x20001c13
    ffc0:	00009c65 	.word	0x00009c65
    ffc4:	00009ac9 	.word	0x00009ac9
    ffc8:	20001a65 	.word	0x20001a65
    ffcc:	20001b0c 	.word	0x20001b0c
    ffd0:	20001ae8 	.word	0x20001ae8
    ffd4:	00010c49 	.word	0x00010c49
    ffd8:	0000a0e1 	.word	0x0000a0e1
    ffdc:	0001095d 	.word	0x0001095d
    ffe0:	20001c1b 	.word	0x20001c1b
    ffe4:	0000f84d 	.word	0x0000f84d
    ffe8:	20001a6a 	.word	0x20001a6a
    ffec:	20001a66 	.word	0x20001a66
    fff0:	20001add 	.word	0x20001add
    fff4:	20001adb 	.word	0x20001adb
    fff8:	00001388 	.word	0x00001388
    fffc:	00001770 	.word	0x00001770
   10000:	0000c5d5 	.word	0x0000c5d5
   10004:	000101e1 	.word	0x000101e1

00010008 <LORAWAN_ReadyToSleep>:
   10008:	4b08      	ldr	r3, [pc, #32]	; (1002c <LORAWAN_ReadyToSleep+0x24>)
   1000a:	001a      	movs	r2, r3
   1000c:	32f4      	adds	r2, #244	; 0xf4
   1000e:	7812      	ldrb	r2, [r2, #0]
   10010:	2a01      	cmp	r2, #1
   10012:	d002      	beq.n	1001a <LORAWAN_ReadyToSleep+0x12>
   10014:	2000      	movs	r0, #0
   10016:	2a04      	cmp	r2, #4
   10018:	d106      	bne.n	10028 <LORAWAN_ReadyToSleep+0x20>
   1001a:	337c      	adds	r3, #124	; 0x7c
   1001c:	7818      	ldrb	r0, [r3, #0]
   1001e:	230e      	movs	r3, #14
   10020:	4018      	ands	r0, r3
   10022:	4243      	negs	r3, r0
   10024:	4158      	adcs	r0, r3
   10026:	b2c0      	uxtb	r0, r0
   10028:	4770      	bx	lr
   1002a:	46c0      	nop			; (mov r8, r8)
   1002c:	200019fc 	.word	0x200019fc

00010030 <LorawanClasscUlAckTimerCallback>:
   10030:	2102      	movs	r1, #2
   10032:	4b03      	ldr	r3, [pc, #12]	; (10040 <LorawanClasscUlAckTimerCallback+0x10>)
   10034:	338c      	adds	r3, #140	; 0x8c
   10036:	781a      	ldrb	r2, [r3, #0]
   10038:	438a      	bics	r2, r1
   1003a:	701a      	strb	r2, [r3, #0]
   1003c:	4770      	bx	lr
   1003e:	46c0      	nop			; (mov r8, r8)
   10040:	200019fc 	.word	0x200019fc

00010044 <LorawanClasscValidateSend>:
   10044:	2385      	movs	r3, #133	; 0x85
   10046:	b510      	push	{r4, lr}
   10048:	4c0a      	ldr	r4, [pc, #40]	; (10074 <LorawanClasscValidateSend+0x30>)
   1004a:	009b      	lsls	r3, r3, #2
   1004c:	5ce3      	ldrb	r3, [r4, r3]
   1004e:	2b00      	cmp	r3, #0
   10050:	d008      	beq.n	10064 <LorawanClasscValidateSend+0x20>
   10052:	220e      	movs	r2, #14
   10054:	347c      	adds	r4, #124	; 0x7c
   10056:	7823      	ldrb	r3, [r4, #0]
   10058:	2008      	movs	r0, #8
   1005a:	4013      	ands	r3, r2
   1005c:	2b02      	cmp	r3, #2
   1005e:	d100      	bne.n	10062 <LorawanClasscValidateSend+0x1e>
   10060:	2011      	movs	r0, #17
   10062:	bd10      	pop	{r4, pc}
   10064:	0023      	movs	r3, r4
   10066:	33ff      	adds	r3, #255	; 0xff
   10068:	7f58      	ldrb	r0, [r3, #29]
   1006a:	4b03      	ldr	r3, [pc, #12]	; (10078 <LorawanClasscValidateSend+0x34>)
   1006c:	4798      	blx	r3
   1006e:	2800      	cmp	r0, #0
   10070:	d1ef      	bne.n	10052 <LorawanClasscValidateSend+0xe>
   10072:	e7f5      	b.n	10060 <LorawanClasscValidateSend+0x1c>
   10074:	200019fc 	.word	0x200019fc
   10078:	0000b04d 	.word	0x0000b04d

0001007c <LorawanClasscReceiveWindow1Callback>:
   1007c:	2301      	movs	r3, #1
   1007e:	b507      	push	{r0, r1, r2, lr}
   10080:	a801      	add	r0, sp, #4
   10082:	7003      	strb	r3, [r0, #0]
   10084:	4b01      	ldr	r3, [pc, #4]	; (1008c <LorawanClasscReceiveWindow1Callback+0x10>)
   10086:	4798      	blx	r3
   10088:	bd07      	pop	{r0, r1, r2, pc}
   1008a:	46c0      	nop			; (mov r8, r8)
   1008c:	00011c51 	.word	0x00011c51

00010090 <LorawanClasscRxDone>:
   10090:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10092:	221f      	movs	r2, #31
   10094:	7803      	ldrb	r3, [r0, #0]
   10096:	4c13      	ldr	r4, [pc, #76]	; (100e4 <LorawanClasscRxDone+0x54>)
   10098:	4393      	bics	r3, r2
   1009a:	2ba0      	cmp	r3, #160	; 0xa0
   1009c:	d10c      	bne.n	100b8 <LorawanClasscRxDone+0x28>
   1009e:	0025      	movs	r5, r4
   100a0:	35ff      	adds	r5, #255	; 0xff
   100a2:	7f68      	ldrb	r0, [r5, #29]
   100a4:	4b10      	ldr	r3, [pc, #64]	; (100e8 <LorawanClasscRxDone+0x58>)
   100a6:	4798      	blx	r3
   100a8:	1e02      	subs	r2, r0, #0
   100aa:	d014      	beq.n	100d6 <LorawanClasscRxDone+0x46>
   100ac:	0022      	movs	r2, r4
   100ae:	2102      	movs	r1, #2
   100b0:	328c      	adds	r2, #140	; 0x8c
   100b2:	7813      	ldrb	r3, [r2, #0]
   100b4:	438b      	bics	r3, r1
   100b6:	7013      	strb	r3, [r2, #0]
   100b8:	347c      	adds	r4, #124	; 0x7c
   100ba:	7823      	ldrb	r3, [r4, #0]
   100bc:	220e      	movs	r2, #14
   100be:	0019      	movs	r1, r3
   100c0:	4011      	ands	r1, r2
   100c2:	2906      	cmp	r1, #6
   100c4:	d103      	bne.n	100ce <LorawanClasscRxDone+0x3e>
   100c6:	4393      	bics	r3, r2
   100c8:	3a04      	subs	r2, #4
   100ca:	4313      	orrs	r3, r2
   100cc:	7023      	strb	r3, [r4, #0]
   100ce:	2000      	movs	r0, #0
   100d0:	4b06      	ldr	r3, [pc, #24]	; (100ec <LorawanClasscRxDone+0x5c>)
   100d2:	4798      	blx	r3
   100d4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   100d6:	7f68      	ldrb	r0, [r5, #29]
   100d8:	4b05      	ldr	r3, [pc, #20]	; (100f0 <LorawanClasscRxDone+0x60>)
   100da:	9200      	str	r2, [sp, #0]
   100dc:	4905      	ldr	r1, [pc, #20]	; (100f4 <LorawanClasscRxDone+0x64>)
   100de:	4d06      	ldr	r5, [pc, #24]	; (100f8 <LorawanClasscRxDone+0x68>)
   100e0:	47a8      	blx	r5
   100e2:	e7e9      	b.n	100b8 <LorawanClasscRxDone+0x28>
   100e4:	200019fc 	.word	0x200019fc
   100e8:	0000b04d 	.word	0x0000b04d
   100ec:	0000e5a5 	.word	0x0000e5a5
   100f0:	00010031 	.word	0x00010031
   100f4:	001e8480 	.word	0x001e8480
   100f8:	0000aeb5 	.word	0x0000aeb5

000100fc <LorawanClasscTxDone>:
   100fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
   100fe:	4c1a      	ldr	r4, [pc, #104]	; (10168 <LorawanClasscTxDone+0x6c>)
   10100:	0023      	movs	r3, r4
   10102:	33ca      	adds	r3, #202	; 0xca
   10104:	881d      	ldrh	r5, [r3, #0]
   10106:	0023      	movs	r3, r4
   10108:	338c      	adds	r3, #140	; 0x8c
   1010a:	781b      	ldrb	r3, [r3, #0]
   1010c:	07db      	lsls	r3, r3, #31
   1010e:	d524      	bpl.n	1015a <LorawanClasscTxDone+0x5e>
   10110:	0023      	movs	r3, r4
   10112:	0022      	movs	r2, r4
   10114:	33da      	adds	r3, #218	; 0xda
   10116:	781b      	ldrb	r3, [r3, #0]
   10118:	32dc      	adds	r2, #220	; 0xdc
   1011a:	3301      	adds	r3, #1
   1011c:	7812      	ldrb	r2, [r2, #0]
   1011e:	4293      	cmp	r3, r2
   10120:	db06      	blt.n	10130 <LorawanClasscTxDone+0x34>
   10122:	4b12      	ldr	r3, [pc, #72]	; (1016c <LorawanClasscTxDone+0x70>)
   10124:	5ce3      	ldrb	r3, [r4, r3]
   10126:	2b00      	cmp	r3, #0
   10128:	d002      	beq.n	10130 <LorawanClasscTxDone+0x34>
   1012a:	23fa      	movs	r3, #250	; 0xfa
   1012c:	00db      	lsls	r3, r3, #3
   1012e:	18ed      	adds	r5, r5, r3
   10130:	0023      	movs	r3, r4
   10132:	33ff      	adds	r3, #255	; 0xff
   10134:	1945      	adds	r5, r0, r5
   10136:	7f58      	ldrb	r0, [r3, #29]
   10138:	4b0d      	ldr	r3, [pc, #52]	; (10170 <LorawanClasscTxDone+0x74>)
   1013a:	4798      	blx	r3
   1013c:	34e8      	adds	r4, #232	; 0xe8
   1013e:	21fa      	movs	r1, #250	; 0xfa
   10140:	7820      	ldrb	r0, [r4, #0]
   10142:	2400      	movs	r4, #0
   10144:	0089      	lsls	r1, r1, #2
   10146:	4369      	muls	r1, r5
   10148:	0022      	movs	r2, r4
   1014a:	4d0a      	ldr	r5, [pc, #40]	; (10174 <LorawanClasscTxDone+0x78>)
   1014c:	9400      	str	r4, [sp, #0]
   1014e:	4b0a      	ldr	r3, [pc, #40]	; (10178 <LorawanClasscTxDone+0x7c>)
   10150:	47a8      	blx	r5
   10152:	0020      	movs	r0, r4
   10154:	4b09      	ldr	r3, [pc, #36]	; (1017c <LorawanClasscTxDone+0x80>)
   10156:	4798      	blx	r3
   10158:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   1015a:	0023      	movs	r3, r4
   1015c:	0022      	movs	r2, r4
   1015e:	33d9      	adds	r3, #217	; 0xd9
   10160:	781b      	ldrb	r3, [r3, #0]
   10162:	32db      	adds	r2, #219	; 0xdb
   10164:	3301      	adds	r3, #1
   10166:	e7d9      	b.n	1011c <LorawanClasscTxDone+0x20>
   10168:	200019fc 	.word	0x200019fc
   1016c:	0000021e 	.word	0x0000021e
   10170:	0000b1cd 	.word	0x0000b1cd
   10174:	0000aeb5 	.word	0x0000aeb5
   10178:	0000e46d 	.word	0x0000e46d
   1017c:	0000e5a5 	.word	0x0000e5a5

00010180 <LorawanClasscRxTimeout>:
   10180:	b510      	push	{r4, lr}
   10182:	4b08      	ldr	r3, [pc, #32]	; (101a4 <LorawanClasscRxTimeout+0x24>)
   10184:	210e      	movs	r1, #14
   10186:	337c      	adds	r3, #124	; 0x7c
   10188:	781a      	ldrb	r2, [r3, #0]
   1018a:	0010      	movs	r0, r2
   1018c:	4008      	ands	r0, r1
   1018e:	2806      	cmp	r0, #6
   10190:	d106      	bne.n	101a0 <LorawanClasscRxTimeout+0x20>
   10192:	438a      	bics	r2, r1
   10194:	3904      	subs	r1, #4
   10196:	430a      	orrs	r2, r1
   10198:	701a      	strb	r2, [r3, #0]
   1019a:	2000      	movs	r0, #0
   1019c:	4b02      	ldr	r3, [pc, #8]	; (101a8 <LorawanClasscRxTimeout+0x28>)
   1019e:	4798      	blx	r3
   101a0:	bd10      	pop	{r4, pc}
   101a2:	46c0      	nop			; (mov r8, r8)
   101a4:	200019fc 	.word	0x200019fc
   101a8:	0000e5a5 	.word	0x0000e5a5

000101ac <LorawanClasscNotifyAppOnReceive>:
   101ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   101ae:	001f      	movs	r7, r3
   101b0:	4b08      	ldr	r3, [pc, #32]	; (101d4 <LorawanClasscNotifyAppOnReceive+0x28>)
   101b2:	0004      	movs	r4, r0
   101b4:	33ff      	adds	r3, #255	; 0xff
   101b6:	7f58      	ldrb	r0, [r3, #29]
   101b8:	4b07      	ldr	r3, [pc, #28]	; (101d8 <LorawanClasscNotifyAppOnReceive+0x2c>)
   101ba:	000d      	movs	r5, r1
   101bc:	0016      	movs	r6, r2
   101be:	4798      	blx	r3
   101c0:	2800      	cmp	r0, #0
   101c2:	d105      	bne.n	101d0 <LorawanClasscNotifyAppOnReceive+0x24>
   101c4:	0020      	movs	r0, r4
   101c6:	003b      	movs	r3, r7
   101c8:	0032      	movs	r2, r6
   101ca:	0029      	movs	r1, r5
   101cc:	4c03      	ldr	r4, [pc, #12]	; (101dc <LorawanClasscNotifyAppOnReceive+0x30>)
   101ce:	47a0      	blx	r4
   101d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   101d2:	46c0      	nop			; (mov r8, r8)
   101d4:	200019fc 	.word	0x200019fc
   101d8:	0000b04d 	.word	0x0000b04d
   101dc:	0000d699 	.word	0x0000d699

000101e0 <LorawanMcastInit>:
   101e0:	2290      	movs	r2, #144	; 0x90
   101e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   101e4:	2500      	movs	r5, #0
   101e6:	4b0f      	ldr	r3, [pc, #60]	; (10224 <LorawanMcastInit+0x44>)
   101e8:	0052      	lsls	r2, r2, #1
   101ea:	549d      	strb	r5, [r3, r2]
   101ec:	2222      	movs	r2, #34	; 0x22
   101ee:	2701      	movs	r7, #1
   101f0:	32ff      	adds	r2, #255	; 0xff
   101f2:	4c0d      	ldr	r4, [pc, #52]	; (10228 <LorawanMcastInit+0x48>)
   101f4:	549d      	strb	r5, [r3, r2]
   101f6:	427f      	negs	r7, r7
   101f8:	0023      	movs	r3, r4
   101fa:	3b14      	subs	r3, #20
   101fc:	601f      	str	r7, [r3, #0]
   101fe:	2210      	movs	r2, #16
   10200:	2100      	movs	r1, #0
   10202:	0020      	movs	r0, r4
   10204:	4e09      	ldr	r6, [pc, #36]	; (1022c <LorawanMcastInit+0x4c>)
   10206:	47b0      	blx	r6
   10208:	0020      	movs	r0, r4
   1020a:	2210      	movs	r2, #16
   1020c:	3810      	subs	r0, #16
   1020e:	2100      	movs	r1, #0
   10210:	47b0      	blx	r6
   10212:	4b07      	ldr	r3, [pc, #28]	; (10230 <LorawanMcastInit+0x50>)
   10214:	6165      	str	r5, [r4, #20]
   10216:	61a5      	str	r5, [r4, #24]
   10218:	6125      	str	r5, [r4, #16]
   1021a:	343c      	adds	r4, #60	; 0x3c
   1021c:	429c      	cmp	r4, r3
   1021e:	d1eb      	bne.n	101f8 <LorawanMcastInit+0x18>
   10220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10222:	46c0      	nop			; (mov r8, r8)
   10224:	200019fc 	.word	0x200019fc
   10228:	20001b34 	.word	0x20001b34
   1022c:	00015cf9 	.word	0x00015cf9
   10230:	20001c24 	.word	0x20001c24

00010234 <LorawanMcastEnable>:
   10234:	0002      	movs	r2, r0
   10236:	b510      	push	{r4, lr}
   10238:	200a      	movs	r0, #10
   1023a:	2903      	cmp	r1, #3
   1023c:	d822      	bhi.n	10284 <LorawanMcastEnable+0x50>
   1023e:	4b1a      	ldr	r3, [pc, #104]	; (102a8 <LorawanMcastEnable+0x74>)
   10240:	2a00      	cmp	r2, #0
   10242:	d020      	beq.n	10286 <LorawanMcastEnable+0x52>
   10244:	223c      	movs	r2, #60	; 0x3c
   10246:	434a      	muls	r2, r1
   10248:	189a      	adds	r2, r3, r2
   1024a:	3251      	adds	r2, #81	; 0x51
   1024c:	32ff      	adds	r2, #255	; 0xff
   1024e:	7912      	ldrb	r2, [r2, #4]
   10250:	0754      	lsls	r4, r2, #29
   10252:	d512      	bpl.n	1027a <LorawanMcastEnable+0x46>
   10254:	0794      	lsls	r4, r2, #30
   10256:	d510      	bpl.n	1027a <LorawanMcastEnable+0x46>
   10258:	07d2      	lsls	r2, r2, #31
   1025a:	0fd2      	lsrs	r2, r2, #31
   1025c:	2a01      	cmp	r2, #1
   1025e:	d10c      	bne.n	1027a <LorawanMcastEnable+0x46>
   10260:	001c      	movs	r4, r3
   10262:	34f4      	adds	r4, #244	; 0xf4
   10264:	7824      	ldrb	r4, [r4, #0]
   10266:	0764      	lsls	r4, r4, #29
   10268:	d007      	beq.n	1027a <LorawanMcastEnable+0x46>
   1026a:	2022      	movs	r0, #34	; 0x22
   1026c:	408a      	lsls	r2, r1
   1026e:	30ff      	adds	r0, #255	; 0xff
   10270:	5c19      	ldrb	r1, [r3, r0]
   10272:	430a      	orrs	r2, r1
   10274:	541a      	strb	r2, [r3, r0]
   10276:	381a      	subs	r0, #26
   10278:	38ff      	subs	r0, #255	; 0xff
   1027a:	2190      	movs	r1, #144	; 0x90
   1027c:	0049      	lsls	r1, r1, #1
   1027e:	5c5a      	ldrb	r2, [r3, r1]
   10280:	3201      	adds	r2, #1
   10282:	545a      	strb	r2, [r3, r1]
   10284:	bd10      	pop	{r4, pc}
   10286:	2201      	movs	r2, #1
   10288:	408a      	lsls	r2, r1
   1028a:	2022      	movs	r0, #34	; 0x22
   1028c:	0011      	movs	r1, r2
   1028e:	30ff      	adds	r0, #255	; 0xff
   10290:	5c1a      	ldrb	r2, [r3, r0]
   10292:	438a      	bics	r2, r1
   10294:	2190      	movs	r1, #144	; 0x90
   10296:	541a      	strb	r2, [r3, r0]
   10298:	0049      	lsls	r1, r1, #1
   1029a:	5c5a      	ldrb	r2, [r3, r1]
   1029c:	381a      	subs	r0, #26
   1029e:	3a01      	subs	r2, #1
   102a0:	545a      	strb	r2, [r3, r1]
   102a2:	38ff      	subs	r0, #255	; 0xff
   102a4:	e7ee      	b.n	10284 <LorawanMcastEnable+0x50>
   102a6:	46c0      	nop			; (mov r8, r8)
   102a8:	200019fc 	.word	0x200019fc

000102ac <LorawanMcastValidateHdr>:
   102ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   102ae:	469c      	mov	ip, r3
   102b0:	2400      	movs	r4, #0
   102b2:	230a      	movs	r3, #10
   102b4:	4f18      	ldr	r7, [pc, #96]	; (10318 <LorawanMcastValidateHdr+0x6c>)
   102b6:	b2e5      	uxtb	r5, r4
   102b8:	9501      	str	r5, [sp, #4]
   102ba:	2522      	movs	r5, #34	; 0x22
   102bc:	35ff      	adds	r5, #255	; 0xff
   102be:	5d7d      	ldrb	r5, [r7, r5]
   102c0:	2601      	movs	r6, #1
   102c2:	4125      	asrs	r5, r4
   102c4:	4235      	tst	r5, r6
   102c6:	d022      	beq.n	1030e <LorawanMcastValidateHdr+0x62>
   102c8:	7886      	ldrb	r6, [r0, #2]
   102ca:	7845      	ldrb	r5, [r0, #1]
   102cc:	0236      	lsls	r6, r6, #8
   102ce:	432e      	orrs	r6, r5
   102d0:	78c5      	ldrb	r5, [r0, #3]
   102d2:	042d      	lsls	r5, r5, #16
   102d4:	432e      	orrs	r6, r5
   102d6:	7905      	ldrb	r5, [r0, #4]
   102d8:	062d      	lsls	r5, r5, #24
   102da:	4335      	orrs	r5, r6
   102dc:	263c      	movs	r6, #60	; 0x3c
   102de:	4366      	muls	r6, r4
   102e0:	3625      	adds	r6, #37	; 0x25
   102e2:	36ff      	adds	r6, #255	; 0xff
   102e4:	59be      	ldr	r6, [r7, r6]
   102e6:	42b5      	cmp	r5, r6
   102e8:	d111      	bne.n	1030e <LorawanMcastValidateHdr+0x62>
   102ea:	4d0c      	ldr	r5, [pc, #48]	; (1031c <LorawanMcastValidateHdr+0x70>)
   102ec:	782e      	ldrb	r6, [r5, #0]
   102ee:	2506      	movs	r5, #6
   102f0:	422e      	tst	r6, r5
   102f2:	d00c      	beq.n	1030e <LorawanMcastValidateHdr+0x62>
   102f4:	2a00      	cmp	r2, #0
   102f6:	d00a      	beq.n	1030e <LorawanMcastValidateHdr+0x62>
   102f8:	7946      	ldrb	r6, [r0, #5]
   102fa:	3569      	adds	r5, #105	; 0x69
   102fc:	422e      	tst	r6, r5
   102fe:	d106      	bne.n	1030e <LorawanMcastValidateHdr+0x62>
   10300:	2903      	cmp	r1, #3
   10302:	d104      	bne.n	1030e <LorawanMcastValidateHdr+0x62>
   10304:	466d      	mov	r5, sp
   10306:	4663      	mov	r3, ip
   10308:	792d      	ldrb	r5, [r5, #4]
   1030a:	701d      	strb	r5, [r3, #0]
   1030c:	2308      	movs	r3, #8
   1030e:	3401      	adds	r4, #1
   10310:	2c04      	cmp	r4, #4
   10312:	d1d0      	bne.n	102b6 <LorawanMcastValidateHdr+0xa>
   10314:	0018      	movs	r0, r3
   10316:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10318:	200019fc 	.word	0x200019fc
   1031c:	20001af0 	.word	0x20001af0

00010320 <LorawanMcastProcessPkt>:
   10320:	b5f0      	push	{r4, r5, r6, r7, lr}
   10322:	0015      	movs	r5, r2
   10324:	223c      	movs	r2, #60	; 0x3c
   10326:	435a      	muls	r2, r3
   10328:	b089      	sub	sp, #36	; 0x24
   1032a:	9107      	str	r1, [sp, #28]
   1032c:	493d      	ldr	r1, [pc, #244]	; (10424 <LorawanMcastProcessPkt+0x104>)
   1032e:	9006      	str	r0, [sp, #24]
   10330:	1889      	adds	r1, r1, r2
   10332:	31fc      	adds	r1, #252	; 0xfc
   10334:	6d0c      	ldr	r4, [r1, #80]	; 0x50
   10336:	6d48      	ldr	r0, [r1, #84]	; 0x54
   10338:	6cca      	ldr	r2, [r1, #76]	; 0x4c
   1033a:	4284      	cmp	r4, r0
   1033c:	d21f      	bcs.n	1037e <LorawanMcastProcessPkt+0x5e>
   1033e:	2100      	movs	r1, #0
   10340:	4294      	cmp	r4, r2
   10342:	d802      	bhi.n	1034a <LorawanMcastProcessPkt+0x2a>
   10344:	4282      	cmp	r2, r0
   10346:	4192      	sbcs	r2, r2
   10348:	4251      	negs	r1, r2
   1034a:	270a      	movs	r7, #10
   1034c:	2900      	cmp	r1, #0
   1034e:	d118      	bne.n	10382 <LorawanMcastProcessPkt+0x62>
   10350:	4a34      	ldr	r2, [pc, #208]	; (10424 <LorawanMcastProcessPkt+0x104>)
   10352:	200e      	movs	r0, #14
   10354:	0011      	movs	r1, r2
   10356:	317c      	adds	r1, #124	; 0x7c
   10358:	780b      	ldrb	r3, [r1, #0]
   1035a:	001c      	movs	r4, r3
   1035c:	4004      	ands	r4, r0
   1035e:	2c06      	cmp	r4, #6
   10360:	d107      	bne.n	10372 <LorawanMcastProcessPkt+0x52>
   10362:	32f4      	adds	r2, #244	; 0xf4
   10364:	7812      	ldrb	r2, [r2, #0]
   10366:	2a04      	cmp	r2, #4
   10368:	d103      	bne.n	10372 <LorawanMcastProcessPkt+0x52>
   1036a:	4383      	bics	r3, r0
   1036c:	3206      	adds	r2, #6
   1036e:	4313      	orrs	r3, r2
   10370:	700b      	strb	r3, [r1, #0]
   10372:	2000      	movs	r0, #0
   10374:	4b2c      	ldr	r3, [pc, #176]	; (10428 <LorawanMcastProcessPkt+0x108>)
   10376:	4798      	blx	r3
   10378:	0038      	movs	r0, r7
   1037a:	b009      	add	sp, #36	; 0x24
   1037c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1037e:	4294      	cmp	r4, r2
   10380:	d8e0      	bhi.n	10344 <LorawanMcastProcessPkt+0x24>
   10382:	243c      	movs	r4, #60	; 0x3c
   10384:	435c      	muls	r4, r3
   10386:	4e27      	ldr	r6, [pc, #156]	; (10424 <LorawanMcastProcessPkt+0x104>)
   10388:	79ea      	ldrb	r2, [r5, #7]
   1038a:	1937      	adds	r7, r6, r4
   1038c:	003b      	movs	r3, r7
   1038e:	79a9      	ldrb	r1, [r5, #6]
   10390:	0212      	lsls	r2, r2, #8
   10392:	3349      	adds	r3, #73	; 0x49
   10394:	430a      	orrs	r2, r1
   10396:	33ff      	adds	r3, #255	; 0xff
   10398:	801a      	strh	r2, [r3, #0]
   1039a:	2105      	movs	r1, #5
   1039c:	4b23      	ldr	r3, [pc, #140]	; (1042c <LorawanMcastProcessPkt+0x10c>)
   1039e:	37fc      	adds	r7, #252	; 0xfc
   103a0:	2000      	movs	r0, #0
   103a2:	4798      	blx	r3
   103a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
   103a6:	3439      	adds	r4, #57	; 0x39
   103a8:	9304      	str	r3, [sp, #16]
   103aa:	4b21      	ldr	r3, [pc, #132]	; (10430 <LorawanMcastProcessPkt+0x110>)
   103ac:	9907      	ldr	r1, [sp, #28]
   103ae:	9303      	str	r3, [sp, #12]
   103b0:	2319      	movs	r3, #25
   103b2:	34ff      	adds	r4, #255	; 0xff
   103b4:	9302      	str	r3, [sp, #8]
   103b6:	19a4      	adds	r4, r4, r6
   103b8:	3b16      	subs	r3, #22
   103ba:	9806      	ldr	r0, [sp, #24]
   103bc:	9400      	str	r4, [sp, #0]
   103be:	390d      	subs	r1, #13
   103c0:	9301      	str	r3, [sp, #4]
   103c2:	b2c9      	uxtb	r1, r1
   103c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   103c6:	2201      	movs	r2, #1
   103c8:	3009      	adds	r0, #9
   103ca:	4c1a      	ldr	r4, [pc, #104]	; (10434 <LorawanMcastProcessPkt+0x114>)
   103cc:	47a0      	blx	r4
   103ce:	2800      	cmp	r0, #0
   103d0:	d002      	beq.n	103d8 <LorawanMcastProcessPkt+0xb8>
   103d2:	201f      	movs	r0, #31
   103d4:	4b18      	ldr	r3, [pc, #96]	; (10438 <LorawanMcastProcessPkt+0x118>)
   103d6:	4798      	blx	r3
   103d8:	4918      	ldr	r1, [pc, #96]	; (1043c <LorawanMcastProcessPkt+0x11c>)
   103da:	2708      	movs	r7, #8
   103dc:	784a      	ldrb	r2, [r1, #1]
   103de:	780b      	ldrb	r3, [r1, #0]
   103e0:	0212      	lsls	r2, r2, #8
   103e2:	431a      	orrs	r2, r3
   103e4:	788b      	ldrb	r3, [r1, #2]
   103e6:	041b      	lsls	r3, r3, #16
   103e8:	431a      	orrs	r2, r3
   103ea:	78cb      	ldrb	r3, [r1, #3]
   103ec:	061b      	lsls	r3, r3, #24
   103ee:	4313      	orrs	r3, r2
   103f0:	d0ae      	beq.n	10350 <LorawanMcastProcessPkt+0x30>
   103f2:	2220      	movs	r2, #32
   103f4:	368c      	adds	r6, #140	; 0x8c
   103f6:	7833      	ldrb	r3, [r6, #0]
   103f8:	9906      	ldr	r1, [sp, #24]
   103fa:	4393      	bics	r3, r2
   103fc:	7033      	strb	r3, [r6, #0]
   103fe:	78ab      	ldrb	r3, [r5, #2]
   10400:	7868      	ldrb	r0, [r5, #1]
   10402:	40bb      	lsls	r3, r7
   10404:	4303      	orrs	r3, r0
   10406:	78e8      	ldrb	r0, [r5, #3]
   10408:	9a07      	ldr	r2, [sp, #28]
   1040a:	0400      	lsls	r0, r0, #16
   1040c:	4303      	orrs	r3, r0
   1040e:	7928      	ldrb	r0, [r5, #4]
   10410:	3a0c      	subs	r2, #12
   10412:	0600      	lsls	r0, r0, #24
   10414:	4318      	orrs	r0, r3
   10416:	b2d2      	uxtb	r2, r2
   10418:	19c9      	adds	r1, r1, r7
   1041a:	003b      	movs	r3, r7
   1041c:	4c08      	ldr	r4, [pc, #32]	; (10440 <LorawanMcastProcessPkt+0x120>)
   1041e:	47a0      	blx	r4
   10420:	e796      	b.n	10350 <LorawanMcastProcessPkt+0x30>
   10422:	46c0      	nop			; (mov r8, r8)
   10424:	200019fc 	.word	0x200019fc
   10428:	0000e5a5 	.word	0x0000e5a5
   1042c:	0000a0e1 	.word	0x0000a0e1
   10430:	20001d4c 	.word	0x20001d4c
   10434:	0000d235 	.word	0x0000d235
   10438:	0000d2f5 	.word	0x0000d2f5
   1043c:	20001d44 	.word	0x20001d44
   10440:	0000d699 	.word	0x0000d699

00010444 <LorawanAddMcastAddr>:
   10444:	b570      	push	{r4, r5, r6, lr}
   10446:	260a      	movs	r6, #10
   10448:	2903      	cmp	r1, #3
   1044a:	d818      	bhi.n	1047e <LorawanAddMcastAddr+0x3a>
   1044c:	4b0d      	ldr	r3, [pc, #52]	; (10484 <LorawanAddMcastAddr+0x40>)
   1044e:	681a      	ldr	r2, [r3, #0]
   10450:	0a15      	lsrs	r5, r2, #8
   10452:	791a      	ldrb	r2, [r3, #4]
   10454:	0612      	lsls	r2, r2, #24
   10456:	432a      	orrs	r2, r5
   10458:	4282      	cmp	r2, r0
   1045a:	d010      	beq.n	1047e <LorawanAddMcastAddr+0x3a>
   1045c:	243c      	movs	r4, #60	; 0x3c
   1045e:	434c      	muls	r4, r1
   10460:	191c      	adds	r4, r3, r4
   10462:	0023      	movs	r3, r4
   10464:	33fc      	adds	r3, #252	; 0xfc
   10466:	6298      	str	r0, [r3, #40]	; 0x28
   10468:	2106      	movs	r1, #6
   1046a:	2000      	movs	r0, #0
   1046c:	4b06      	ldr	r3, [pc, #24]	; (10488 <LorawanAddMcastAddr+0x44>)
   1046e:	4798      	blx	r3
   10470:	2201      	movs	r2, #1
   10472:	3451      	adds	r4, #81	; 0x51
   10474:	34ff      	adds	r4, #255	; 0xff
   10476:	7921      	ldrb	r1, [r4, #4]
   10478:	3e02      	subs	r6, #2
   1047a:	430a      	orrs	r2, r1
   1047c:	7122      	strb	r2, [r4, #4]
   1047e:	0030      	movs	r0, r6
   10480:	bd70      	pop	{r4, r5, r6, pc}
   10482:	46c0      	nop			; (mov r8, r8)
   10484:	200019fc 	.word	0x200019fc
   10488:	0000a0e1 	.word	0x0000a0e1

0001048c <LorawanAddMcastAppskey>:
   1048c:	b570      	push	{r4, r5, r6, lr}
   1048e:	0006      	movs	r6, r0
   10490:	200a      	movs	r0, #10
   10492:	2903      	cmp	r1, #3
   10494:	d818      	bhi.n	104c8 <LorawanAddMcastAppskey+0x3c>
   10496:	2e00      	cmp	r6, #0
   10498:	d016      	beq.n	104c8 <LorawanAddMcastAppskey+0x3c>
   1049a:	253c      	movs	r5, #60	; 0x3c
   1049c:	434d      	muls	r5, r1
   1049e:	0028      	movs	r0, r5
   104a0:	4c0a      	ldr	r4, [pc, #40]	; (104cc <LorawanAddMcastAppskey+0x40>)
   104a2:	3039      	adds	r0, #57	; 0x39
   104a4:	30ff      	adds	r0, #255	; 0xff
   104a6:	2210      	movs	r2, #16
   104a8:	1900      	adds	r0, r0, r4
   104aa:	0031      	movs	r1, r6
   104ac:	4b08      	ldr	r3, [pc, #32]	; (104d0 <LorawanAddMcastAppskey+0x44>)
   104ae:	4798      	blx	r3
   104b0:	4b08      	ldr	r3, [pc, #32]	; (104d4 <LorawanAddMcastAppskey+0x48>)
   104b2:	2107      	movs	r1, #7
   104b4:	2000      	movs	r0, #0
   104b6:	4798      	blx	r3
   104b8:	2304      	movs	r3, #4
   104ba:	2008      	movs	r0, #8
   104bc:	1964      	adds	r4, r4, r5
   104be:	3451      	adds	r4, #81	; 0x51
   104c0:	34ff      	adds	r4, #255	; 0xff
   104c2:	7922      	ldrb	r2, [r4, #4]
   104c4:	4313      	orrs	r3, r2
   104c6:	7123      	strb	r3, [r4, #4]
   104c8:	bd70      	pop	{r4, r5, r6, pc}
   104ca:	46c0      	nop			; (mov r8, r8)
   104cc:	200019fc 	.word	0x200019fc
   104d0:	00015bd5 	.word	0x00015bd5
   104d4:	0000a0e1 	.word	0x0000a0e1

000104d8 <LorawanAddMcastNwkskey>:
   104d8:	b570      	push	{r4, r5, r6, lr}
   104da:	0006      	movs	r6, r0
   104dc:	200a      	movs	r0, #10
   104de:	2903      	cmp	r1, #3
   104e0:	d818      	bhi.n	10514 <LorawanAddMcastNwkskey+0x3c>
   104e2:	2e00      	cmp	r6, #0
   104e4:	d016      	beq.n	10514 <LorawanAddMcastNwkskey+0x3c>
   104e6:	253c      	movs	r5, #60	; 0x3c
   104e8:	434d      	muls	r5, r1
   104ea:	0028      	movs	r0, r5
   104ec:	4c0a      	ldr	r4, [pc, #40]	; (10518 <LorawanAddMcastNwkskey+0x40>)
   104ee:	3029      	adds	r0, #41	; 0x29
   104f0:	30ff      	adds	r0, #255	; 0xff
   104f2:	2210      	movs	r2, #16
   104f4:	1900      	adds	r0, r0, r4
   104f6:	0031      	movs	r1, r6
   104f8:	4b08      	ldr	r3, [pc, #32]	; (1051c <LorawanAddMcastNwkskey+0x44>)
   104fa:	4798      	blx	r3
   104fc:	4b08      	ldr	r3, [pc, #32]	; (10520 <LorawanAddMcastNwkskey+0x48>)
   104fe:	2108      	movs	r1, #8
   10500:	2000      	movs	r0, #0
   10502:	4798      	blx	r3
   10504:	2302      	movs	r3, #2
   10506:	2008      	movs	r0, #8
   10508:	1964      	adds	r4, r4, r5
   1050a:	3451      	adds	r4, #81	; 0x51
   1050c:	34ff      	adds	r4, #255	; 0xff
   1050e:	7922      	ldrb	r2, [r4, #4]
   10510:	4313      	orrs	r3, r2
   10512:	7123      	strb	r3, [r4, #4]
   10514:	bd70      	pop	{r4, r5, r6, pc}
   10516:	46c0      	nop			; (mov r8, r8)
   10518:	200019fc 	.word	0x200019fc
   1051c:	00015bd5 	.word	0x00015bd5
   10520:	0000a0e1 	.word	0x0000a0e1

00010524 <LorawanAddMcastFcntMin>:
   10524:	220a      	movs	r2, #10
   10526:	2903      	cmp	r1, #3
   10528:	d807      	bhi.n	1053a <LorawanAddMcastFcntMin+0x16>
   1052a:	233c      	movs	r3, #60	; 0x3c
   1052c:	434b      	muls	r3, r1
   1052e:	4904      	ldr	r1, [pc, #16]	; (10540 <LorawanAddMcastFcntMin+0x1c>)
   10530:	3a02      	subs	r2, #2
   10532:	18c9      	adds	r1, r1, r3
   10534:	31fc      	adds	r1, #252	; 0xfc
   10536:	6508      	str	r0, [r1, #80]	; 0x50
   10538:	64c8      	str	r0, [r1, #76]	; 0x4c
   1053a:	0010      	movs	r0, r2
   1053c:	4770      	bx	lr
   1053e:	46c0      	nop			; (mov r8, r8)
   10540:	200019fc 	.word	0x200019fc

00010544 <LorawanAddMcastFcntMax>:
   10544:	220a      	movs	r2, #10
   10546:	2903      	cmp	r1, #3
   10548:	d806      	bhi.n	10558 <LorawanAddMcastFcntMax+0x14>
   1054a:	233c      	movs	r3, #60	; 0x3c
   1054c:	434b      	muls	r3, r1
   1054e:	4903      	ldr	r1, [pc, #12]	; (1055c <LorawanAddMcastFcntMax+0x18>)
   10550:	3a02      	subs	r2, #2
   10552:	18c9      	adds	r1, r1, r3
   10554:	31fc      	adds	r1, #252	; 0xfc
   10556:	6548      	str	r0, [r1, #84]	; 0x54
   10558:	0010      	movs	r0, r2
   1055a:	4770      	bx	lr
   1055c:	200019fc 	.word	0x200019fc

00010560 <LorawanAddMcastDlFrequency>:
   10560:	b513      	push	{r0, r1, r4, lr}
   10562:	000c      	movs	r4, r1
   10564:	9001      	str	r0, [sp, #4]
   10566:	2903      	cmp	r1, #3
   10568:	d901      	bls.n	1056e <LorawanAddMcastDlFrequency+0xe>
   1056a:	200a      	movs	r0, #10
   1056c:	bd16      	pop	{r1, r2, r4, pc}
   1056e:	a901      	add	r1, sp, #4
   10570:	2001      	movs	r0, #1
   10572:	4b06      	ldr	r3, [pc, #24]	; (1058c <LorawanAddMcastDlFrequency+0x2c>)
   10574:	4798      	blx	r3
   10576:	2808      	cmp	r0, #8
   10578:	d1f7      	bne.n	1056a <LorawanAddMcastDlFrequency+0xa>
   1057a:	213c      	movs	r1, #60	; 0x3c
   1057c:	434c      	muls	r4, r1
   1057e:	4904      	ldr	r1, [pc, #16]	; (10590 <LorawanAddMcastDlFrequency+0x30>)
   10580:	9b01      	ldr	r3, [sp, #4]
   10582:	1909      	adds	r1, r1, r4
   10584:	31fc      	adds	r1, #252	; 0xfc
   10586:	65cb      	str	r3, [r1, #92]	; 0x5c
   10588:	e7f0      	b.n	1056c <LorawanAddMcastDlFrequency+0xc>
   1058a:	46c0      	nop			; (mov r8, r8)
   1058c:	00009ae5 	.word	0x00009ae5
   10590:	200019fc 	.word	0x200019fc

00010594 <LorawanAddMcastDatarate>:
   10594:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10596:	466b      	mov	r3, sp
   10598:	1ddc      	adds	r4, r3, #7
   1059a:	000d      	movs	r5, r1
   1059c:	7020      	strb	r0, [r4, #0]
   1059e:	2903      	cmp	r1, #3
   105a0:	d901      	bls.n	105a6 <LorawanAddMcastDatarate+0x12>
   105a2:	200a      	movs	r0, #10
   105a4:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
   105a6:	0021      	movs	r1, r4
   105a8:	200f      	movs	r0, #15
   105aa:	4b06      	ldr	r3, [pc, #24]	; (105c4 <LorawanAddMcastDatarate+0x30>)
   105ac:	4798      	blx	r3
   105ae:	2808      	cmp	r0, #8
   105b0:	d1f7      	bne.n	105a2 <LorawanAddMcastDatarate+0xe>
   105b2:	213c      	movs	r1, #60	; 0x3c
   105b4:	434d      	muls	r5, r1
   105b6:	4904      	ldr	r1, [pc, #16]	; (105c8 <LorawanAddMcastDatarate+0x34>)
   105b8:	7823      	ldrb	r3, [r4, #0]
   105ba:	1949      	adds	r1, r1, r5
   105bc:	315d      	adds	r1, #93	; 0x5d
   105be:	31ff      	adds	r1, #255	; 0xff
   105c0:	700b      	strb	r3, [r1, #0]
   105c2:	e7ef      	b.n	105a4 <LorawanAddMcastDatarate+0x10>
   105c4:	00009ae5 	.word	0x00009ae5
   105c8:	200019fc 	.word	0x200019fc

000105cc <LorawanAddMcastPeriodicity>:
   105cc:	220a      	movs	r2, #10
   105ce:	2903      	cmp	r1, #3
   105d0:	d809      	bhi.n	105e6 <LorawanAddMcastPeriodicity+0x1a>
   105d2:	2807      	cmp	r0, #7
   105d4:	d807      	bhi.n	105e6 <LorawanAddMcastPeriodicity+0x1a>
   105d6:	233c      	movs	r3, #60	; 0x3c
   105d8:	434b      	muls	r3, r1
   105da:	4904      	ldr	r1, [pc, #16]	; (105ec <LorawanAddMcastPeriodicity+0x20>)
   105dc:	3a02      	subs	r2, #2
   105de:	18c9      	adds	r1, r1, r3
   105e0:	315e      	adds	r1, #94	; 0x5e
   105e2:	31ff      	adds	r1, #255	; 0xff
   105e4:	7008      	strb	r0, [r1, #0]
   105e6:	0010      	movs	r0, r2
   105e8:	4770      	bx	lr
   105ea:	46c0      	nop			; (mov r8, r8)
   105ec:	200019fc 	.word	0x200019fc

000105f0 <Lorawan_Pds_fid1_CB>:
   105f0:	4770      	bx	lr
	...

000105f4 <Lorawan_Pds_fid2_CB>:
   105f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   105f6:	2788      	movs	r7, #136	; 0x88
   105f8:	4c2d      	ldr	r4, [pc, #180]	; (106b0 <Lorawan_Pds_fid2_CB+0xbc>)
   105fa:	00bf      	lsls	r7, r7, #2
   105fc:	5de3      	ldrb	r3, [r4, r7]
   105fe:	2b00      	cmp	r3, #0
   10600:	d021      	beq.n	10646 <Lorawan_Pds_fid2_CB+0x52>
   10602:	2501      	movs	r5, #1
   10604:	0029      	movs	r1, r5
   10606:	4099      	lsls	r1, r3
   10608:	000b      	movs	r3, r1
   1060a:	1d22      	adds	r2, r4, #4
   1060c:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
   1060e:	4e29      	ldr	r6, [pc, #164]	; (106b4 <Lorawan_Pds_fid2_CB+0xc0>)
   10610:	18cb      	adds	r3, r1, r3
   10612:	2000      	movs	r0, #0
   10614:	2116      	movs	r1, #22
   10616:	67d3      	str	r3, [r2, #124]	; 0x7c
   10618:	47b0      	blx	r6
   1061a:	0029      	movs	r1, r5
   1061c:	5de3      	ldrb	r3, [r4, r7]
   1061e:	0022      	movs	r2, r4
   10620:	4099      	lsls	r1, r3
   10622:	000b      	movs	r3, r1
   10624:	3208      	adds	r2, #8
   10626:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
   10628:	0028      	movs	r0, r5
   1062a:	185b      	adds	r3, r3, r1
   1062c:	210a      	movs	r1, #10
   1062e:	67d3      	str	r3, [r2, #124]	; 0x7c
   10630:	47b0      	blx	r6
   10632:	0023      	movs	r3, r4
   10634:	5de2      	ldrb	r2, [r4, r7]
   10636:	33fc      	adds	r3, #252	; 0xfc
   10638:	4095      	lsls	r5, r2
   1063a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   1063c:	2105      	movs	r1, #5
   1063e:	18ad      	adds	r5, r5, r2
   10640:	64dd      	str	r5, [r3, #76]	; 0x4c
   10642:	2000      	movs	r0, #0
   10644:	47b0      	blx	r6
   10646:	0025      	movs	r5, r4
   10648:	2271      	movs	r2, #113	; 0x71
   1064a:	2701      	movs	r7, #1
   1064c:	357c      	adds	r5, #124	; 0x7c
   1064e:	782b      	ldrb	r3, [r5, #0]
   10650:	4013      	ands	r3, r2
   10652:	702b      	strb	r3, [r5, #0]
   10654:	786b      	ldrb	r3, [r5, #1]
   10656:	43bb      	bics	r3, r7
   10658:	706b      	strb	r3, [r5, #1]
   1065a:	4b17      	ldr	r3, [pc, #92]	; (106b8 <Lorawan_Pds_fid2_CB+0xc4>)
   1065c:	5ce3      	ldrb	r3, [r4, r3]
   1065e:	2b00      	cmp	r3, #0
   10660:	d018      	beq.n	10694 <Lorawan_Pds_fid2_CB+0xa0>
   10662:	4916      	ldr	r1, [pc, #88]	; (106bc <Lorawan_Pds_fid2_CB+0xc8>)
   10664:	2006      	movs	r0, #6
   10666:	4e16      	ldr	r6, [pc, #88]	; (106c0 <Lorawan_Pds_fid2_CB+0xcc>)
   10668:	47b0      	blx	r6
   1066a:	2800      	cmp	r0, #0
   1066c:	d002      	beq.n	10674 <Lorawan_Pds_fid2_CB+0x80>
   1066e:	782b      	ldrb	r3, [r5, #0]
   10670:	43bb      	bics	r3, r7
   10672:	702b      	strb	r3, [r5, #0]
   10674:	0023      	movs	r3, r4
   10676:	2501      	movs	r5, #1
   10678:	337c      	adds	r3, #124	; 0x7c
   1067a:	781b      	ldrb	r3, [r3, #0]
   1067c:	422b      	tst	r3, r5
   1067e:	d008      	beq.n	10692 <Lorawan_Pds_fid2_CB+0x9e>
   10680:	7823      	ldrb	r3, [r4, #0]
   10682:	2b00      	cmp	r3, #0
   10684:	d106      	bne.n	10694 <Lorawan_Pds_fid2_CB+0xa0>
   10686:	490f      	ldr	r1, [pc, #60]	; (106c4 <Lorawan_Pds_fid2_CB+0xd0>)
   10688:	2002      	movs	r0, #2
   1068a:	47b0      	blx	r6
   1068c:	490e      	ldr	r1, [pc, #56]	; (106c8 <Lorawan_Pds_fid2_CB+0xd4>)
   1068e:	0028      	movs	r0, r5
   10690:	47b0      	blx	r6
   10692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10694:	0020      	movs	r0, r4
   10696:	0021      	movs	r1, r4
   10698:	2210      	movs	r2, #16
   1069a:	3115      	adds	r1, #21
   1069c:	4d0b      	ldr	r5, [pc, #44]	; (106cc <Lorawan_Pds_fid2_CB+0xd8>)
   1069e:	3035      	adds	r0, #53	; 0x35
   106a0:	47a8      	blx	r5
   106a2:	0020      	movs	r0, r4
   106a4:	1d61      	adds	r1, r4, #5
   106a6:	2210      	movs	r2, #16
   106a8:	3025      	adds	r0, #37	; 0x25
   106aa:	47a8      	blx	r5
   106ac:	e7f1      	b.n	10692 <Lorawan_Pds_fid2_CB+0x9e>
   106ae:	46c0      	nop			; (mov r8, r8)
   106b0:	200019fc 	.word	0x200019fc
   106b4:	0000a0e1 	.word	0x0000a0e1
   106b8:	00000221 	.word	0x00000221
   106bc:	20001a51 	.word	0x20001a51
   106c0:	00009de9 	.word	0x00009de9
   106c4:	20001a21 	.word	0x20001a21
   106c8:	20001a31 	.word	0x20001a31
   106cc:	00015bd5 	.word	0x00015bd5

000106d0 <LORAWAN_TxHandler>:
   106d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   106d2:	b087      	sub	sp, #28
   106d4:	466b      	mov	r3, sp
   106d6:	2501      	movs	r5, #1
   106d8:	4c2f      	ldr	r4, [pc, #188]	; (10798 <LORAWAN_TxHandler+0xc8>)
   106da:	701d      	strb	r5, [r3, #0]
   106dc:	0023      	movs	r3, r4
   106de:	466a      	mov	r2, sp
   106e0:	33e1      	adds	r3, #225	; 0xe1
   106e2:	781b      	ldrb	r3, [r3, #0]
   106e4:	4669      	mov	r1, sp
   106e6:	7053      	strb	r3, [r2, #1]
   106e8:	0023      	movs	r3, r4
   106ea:	33df      	adds	r3, #223	; 0xdf
   106ec:	781b      	ldrb	r3, [r3, #0]
   106ee:	202f      	movs	r0, #47	; 0x2f
   106f0:	7093      	strb	r3, [r2, #2]
   106f2:	aa03      	add	r2, sp, #12
   106f4:	4b29      	ldr	r3, [pc, #164]	; (1079c <LORAWAN_TxHandler+0xcc>)
   106f6:	4798      	blx	r3
   106f8:	2808      	cmp	r0, #8
   106fa:	d004      	beq.n	10706 <LORAWAN_TxHandler+0x36>
   106fc:	4b28      	ldr	r3, [pc, #160]	; (107a0 <LORAWAN_TxHandler+0xd0>)
   106fe:	4798      	blx	r3
   10700:	2000      	movs	r0, #0
   10702:	b007      	add	sp, #28
   10704:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10706:	0023      	movs	r3, r4
   10708:	33f4      	adds	r3, #244	; 0xf4
   1070a:	781b      	ldrb	r3, [r3, #0]
   1070c:	ae01      	add	r6, sp, #4
   1070e:	2b04      	cmp	r3, #4
   10710:	d103      	bne.n	1071a <LORAWAN_TxHandler+0x4a>
   10712:	0030      	movs	r0, r6
   10714:	4b23      	ldr	r3, [pc, #140]	; (107a4 <LORAWAN_TxHandler+0xd4>)
   10716:	7035      	strb	r5, [r6, #0]
   10718:	4798      	blx	r3
   1071a:	4b23      	ldr	r3, [pc, #140]	; (107a8 <LORAWAN_TxHandler+0xd8>)
   1071c:	9803      	ldr	r0, [sp, #12]
   1071e:	9904      	ldr	r1, [sp, #16]
   10720:	9a05      	ldr	r2, [sp, #20]
   10722:	4798      	blx	r3
   10724:	0023      	movs	r3, r4
   10726:	33fc      	adds	r3, #252	; 0xfc
   10728:	681d      	ldr	r5, [r3, #0]
   1072a:	4f20      	ldr	r7, [pc, #128]	; (107ac <LORAWAN_TxHandler+0xdc>)
   1072c:	4b20      	ldr	r3, [pc, #128]	; (107b0 <LORAWAN_TxHandler+0xe0>)
   1072e:	2d00      	cmp	r5, #0
   10730:	d023      	beq.n	1077a <LORAWAN_TxHandler+0xaa>
   10732:	2201      	movs	r2, #1
   10734:	54e2      	strb	r2, [r4, r3]
   10736:	7828      	ldrb	r0, [r5, #0]
   10738:	7a2b      	ldrb	r3, [r5, #8]
   1073a:	1e42      	subs	r2, r0, #1
   1073c:	4190      	sbcs	r0, r2
   1073e:	7869      	ldrb	r1, [r5, #1]
   10740:	686a      	ldr	r2, [r5, #4]
   10742:	b2c0      	uxtb	r0, r0
   10744:	47b8      	blx	r7
   10746:	0023      	movs	r3, r4
   10748:	33c6      	adds	r3, #198	; 0xc6
   1074a:	881b      	ldrh	r3, [r3, #0]
   1074c:	0030      	movs	r0, r6
   1074e:	7033      	strb	r3, [r6, #0]
   10750:	4b18      	ldr	r3, [pc, #96]	; (107b4 <LORAWAN_TxHandler+0xe4>)
   10752:	6073      	str	r3, [r6, #4]
   10754:	4b18      	ldr	r3, [pc, #96]	; (107b8 <LORAWAN_TxHandler+0xe8>)
   10756:	4798      	blx	r3
   10758:	2800      	cmp	r0, #0
   1075a:	d114      	bne.n	10786 <LORAWAN_TxHandler+0xb6>
   1075c:	0021      	movs	r1, r4
   1075e:	220e      	movs	r2, #14
   10760:	317c      	adds	r1, #124	; 0x7c
   10762:	780b      	ldrb	r3, [r1, #0]
   10764:	4393      	bics	r3, r2
   10766:	001a      	movs	r2, r3
   10768:	2302      	movs	r3, #2
   1076a:	4313      	orrs	r3, r2
   1076c:	700b      	strb	r3, [r1, #0]
   1076e:	2208      	movs	r2, #8
   10770:	348c      	adds	r4, #140	; 0x8c
   10772:	7823      	ldrb	r3, [r4, #0]
   10774:	4393      	bics	r3, r2
   10776:	7023      	strb	r3, [r4, #0]
   10778:	e7c2      	b.n	10700 <LORAWAN_TxHandler+0x30>
   1077a:	54e5      	strb	r5, [r4, r3]
   1077c:	002a      	movs	r2, r5
   1077e:	002b      	movs	r3, r5
   10780:	0029      	movs	r1, r5
   10782:	0028      	movs	r0, r5
   10784:	e7de      	b.n	10744 <LORAWAN_TxHandler+0x74>
   10786:	0022      	movs	r2, r4
   10788:	2120      	movs	r1, #32
   1078a:	328c      	adds	r2, #140	; 0x8c
   1078c:	7813      	ldrb	r3, [r2, #0]
   1078e:	438b      	bics	r3, r1
   10790:	7013      	strb	r3, [r2, #0]
   10792:	4b03      	ldr	r3, [pc, #12]	; (107a0 <LORAWAN_TxHandler+0xd0>)
   10794:	4798      	blx	r3
   10796:	e7ea      	b.n	1076e <LORAWAN_TxHandler+0x9e>
   10798:	200019fc 	.word	0x200019fc
   1079c:	00009ac9 	.word	0x00009ac9
   107a0:	0000d2f5 	.word	0x0000d2f5
   107a4:	00011c51 	.word	0x00011c51
   107a8:	0000cd7d 	.word	0x0000cd7d
   107ac:	0000d35d 	.word	0x0000d35d
   107b0:	0000021e 	.word	0x0000021e
   107b4:	20001c41 	.word	0x20001c41
   107b8:	0001137d 	.word	0x0001137d

000107bc <LORAWAN_JoinReqHandler>:
   107bc:	b530      	push	{r4, r5, lr}
   107be:	b087      	sub	sp, #28
   107c0:	466a      	mov	r2, sp
   107c2:	2300      	movs	r3, #0
   107c4:	4c2a      	ldr	r4, [pc, #168]	; (10870 <LORAWAN_JoinReqHandler+0xb4>)
   107c6:	7013      	strb	r3, [r2, #0]
   107c8:	0023      	movs	r3, r4
   107ca:	33e1      	adds	r3, #225	; 0xe1
   107cc:	781b      	ldrb	r3, [r3, #0]
   107ce:	7053      	strb	r3, [r2, #1]
   107d0:	0023      	movs	r3, r4
   107d2:	33df      	adds	r3, #223	; 0xdf
   107d4:	781b      	ldrb	r3, [r3, #0]
   107d6:	7093      	strb	r3, [r2, #2]
   107d8:	0023      	movs	r3, r4
   107da:	33ff      	adds	r3, #255	; 0xff
   107dc:	7c5b      	ldrb	r3, [r3, #17]
   107de:	069b      	lsls	r3, r3, #26
   107e0:	d511      	bpl.n	10806 <LORAWAN_JoinReqHandler+0x4a>
   107e2:	0023      	movs	r3, r4
   107e4:	336f      	adds	r3, #111	; 0x6f
   107e6:	781a      	ldrb	r2, [r3, #0]
   107e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
   107ea:	021b      	lsls	r3, r3, #8
   107ec:	4313      	orrs	r3, r2
   107ee:	0022      	movs	r2, r4
   107f0:	3273      	adds	r2, #115	; 0x73
   107f2:	7811      	ldrb	r1, [r2, #0]
   107f4:	6f62      	ldr	r2, [r4, #116]	; 0x74
   107f6:	0212      	lsls	r2, r2, #8
   107f8:	430a      	orrs	r2, r1
   107fa:	4313      	orrs	r3, r2
   107fc:	d103      	bne.n	10806 <LORAWAN_JoinReqHandler+0x4a>
   107fe:	0023      	movs	r3, r4
   10800:	2201      	movs	r2, #1
   10802:	337b      	adds	r3, #123	; 0x7b
   10804:	701a      	strb	r2, [r3, #0]
   10806:	aa03      	add	r2, sp, #12
   10808:	4669      	mov	r1, sp
   1080a:	202f      	movs	r0, #47	; 0x2f
   1080c:	4b19      	ldr	r3, [pc, #100]	; (10874 <LORAWAN_JoinReqHandler+0xb8>)
   1080e:	4798      	blx	r3
   10810:	2808      	cmp	r0, #8
   10812:	d004      	beq.n	1081e <LORAWAN_JoinReqHandler+0x62>
   10814:	4b18      	ldr	r3, [pc, #96]	; (10878 <LORAWAN_JoinReqHandler+0xbc>)
   10816:	4798      	blx	r3
   10818:	2000      	movs	r0, #0
   1081a:	b007      	add	sp, #28
   1081c:	bd30      	pop	{r4, r5, pc}
   1081e:	4b17      	ldr	r3, [pc, #92]	; (1087c <LORAWAN_JoinReqHandler+0xc0>)
   10820:	9803      	ldr	r0, [sp, #12]
   10822:	9904      	ldr	r1, [sp, #16]
   10824:	9a05      	ldr	r2, [sp, #20]
   10826:	4798      	blx	r3
   10828:	0023      	movs	r3, r4
   1082a:	33f4      	adds	r3, #244	; 0xf4
   1082c:	781b      	ldrb	r3, [r3, #0]
   1082e:	ad01      	add	r5, sp, #4
   10830:	2b04      	cmp	r3, #4
   10832:	d104      	bne.n	1083e <LORAWAN_JoinReqHandler+0x82>
   10834:	3b03      	subs	r3, #3
   10836:	702b      	strb	r3, [r5, #0]
   10838:	0028      	movs	r0, r5
   1083a:	4b11      	ldr	r3, [pc, #68]	; (10880 <LORAWAN_JoinReqHandler+0xc4>)
   1083c:	4798      	blx	r3
   1083e:	2200      	movs	r2, #0
   10840:	4b10      	ldr	r3, [pc, #64]	; (10884 <LORAWAN_JoinReqHandler+0xc8>)
   10842:	54e2      	strb	r2, [r4, r3]
   10844:	4b10      	ldr	r3, [pc, #64]	; (10888 <LORAWAN_JoinReqHandler+0xcc>)
   10846:	4798      	blx	r3
   10848:	4b10      	ldr	r3, [pc, #64]	; (1088c <LORAWAN_JoinReqHandler+0xd0>)
   1084a:	7028      	strb	r0, [r5, #0]
   1084c:	606b      	str	r3, [r5, #4]
   1084e:	0028      	movs	r0, r5
   10850:	4b0f      	ldr	r3, [pc, #60]	; (10890 <LORAWAN_JoinReqHandler+0xd4>)
   10852:	4798      	blx	r3
   10854:	2800      	cmp	r0, #0
   10856:	d001      	beq.n	1085c <LORAWAN_JoinReqHandler+0xa0>
   10858:	201b      	movs	r0, #27
   1085a:	e7db      	b.n	10814 <LORAWAN_JoinReqHandler+0x58>
   1085c:	220e      	movs	r2, #14
   1085e:	347c      	adds	r4, #124	; 0x7c
   10860:	7823      	ldrb	r3, [r4, #0]
   10862:	4393      	bics	r3, r2
   10864:	001a      	movs	r2, r3
   10866:	2302      	movs	r3, #2
   10868:	4313      	orrs	r3, r2
   1086a:	7023      	strb	r3, [r4, #0]
   1086c:	e7d4      	b.n	10818 <LORAWAN_JoinReqHandler+0x5c>
   1086e:	46c0      	nop			; (mov r8, r8)
   10870:	200019fc 	.word	0x200019fc
   10874:	00009ac9 	.word	0x00009ac9
   10878:	0000c7ed 	.word	0x0000c7ed
   1087c:	0000cd7d 	.word	0x0000cd7d
   10880:	00011c51 	.word	0x00011c51
   10884:	0000021e 	.word	0x0000021e
   10888:	0000cbc9 	.word	0x0000cbc9
   1088c:	20001c31 	.word	0x20001c31
   10890:	0001137d 	.word	0x0001137d

00010894 <LORAWAN_RxHandler>:
   10894:	b513      	push	{r0, r1, r4, lr}
   10896:	4b0c      	ldr	r3, [pc, #48]	; (108c8 <LORAWAN_RxHandler+0x34>)
   10898:	781b      	ldrb	r3, [r3, #0]
   1089a:	2b08      	cmp	r3, #8
   1089c:	d011      	beq.n	108c2 <LORAWAN_RxHandler+0x2e>
   1089e:	2b10      	cmp	r3, #16
   108a0:	d001      	beq.n	108a6 <LORAWAN_RxHandler+0x12>
   108a2:	2b01      	cmp	r3, #1
   108a4:	d10b      	bne.n	108be <LORAWAN_RxHandler+0x2a>
   108a6:	466b      	mov	r3, sp
   108a8:	1c9c      	adds	r4, r3, #2
   108aa:	0021      	movs	r1, r4
   108ac:	a801      	add	r0, sp, #4
   108ae:	4b07      	ldr	r3, [pc, #28]	; (108cc <LORAWAN_RxHandler+0x38>)
   108b0:	4798      	blx	r3
   108b2:	9801      	ldr	r0, [sp, #4]
   108b4:	2800      	cmp	r0, #0
   108b6:	d002      	beq.n	108be <LORAWAN_RxHandler+0x2a>
   108b8:	7821      	ldrb	r1, [r4, #0]
   108ba:	4b05      	ldr	r3, [pc, #20]	; (108d0 <LORAWAN_RxHandler+0x3c>)
   108bc:	4798      	blx	r3
   108be:	2000      	movs	r0, #0
   108c0:	bd16      	pop	{r1, r2, r4, pc}
   108c2:	4b04      	ldr	r3, [pc, #16]	; (108d4 <LORAWAN_RxHandler+0x40>)
   108c4:	4798      	blx	r3
   108c6:	e7fa      	b.n	108be <LORAWAN_RxHandler+0x2a>
   108c8:	20001c30 	.word	0x20001c30
   108cc:	00011549 	.word	0x00011549
   108d0:	0000ed31 	.word	0x0000ed31
   108d4:	0000e501 	.word	0x0000e501

000108d8 <LORAWAN_PostTask>:
   108d8:	b510      	push	{r4, lr}
   108da:	4b08      	ldr	r3, [pc, #32]	; (108fc <LORAWAN_PostTask+0x24>)
   108dc:	0004      	movs	r4, r0
   108de:	4798      	blx	r3
   108e0:	2201      	movs	r2, #1
   108e2:	40a2      	lsls	r2, r4
   108e4:	4906      	ldr	r1, [pc, #24]	; (10900 <LORAWAN_PostTask+0x28>)
   108e6:	780b      	ldrb	r3, [r1, #0]
   108e8:	4313      	orrs	r3, r2
   108ea:	b2db      	uxtb	r3, r3
   108ec:	700b      	strb	r3, [r1, #0]
   108ee:	4b05      	ldr	r3, [pc, #20]	; (10904 <LORAWAN_PostTask+0x2c>)
   108f0:	4798      	blx	r3
   108f2:	2004      	movs	r0, #4
   108f4:	4b04      	ldr	r3, [pc, #16]	; (10908 <LORAWAN_PostTask+0x30>)
   108f6:	4798      	blx	r3
   108f8:	bd10      	pop	{r4, pc}
   108fa:	46c0      	nop			; (mov r8, r8)
   108fc:	00004565 	.word	0x00004565
   10900:	20001008 	.word	0x20001008
   10904:	00004571 	.word	0x00004571
   10908:	0000b549 	.word	0x0000b549

0001090c <LORAWAN_TaskHandler>:
   1090c:	b570      	push	{r4, r5, r6, lr}
   1090e:	2601      	movs	r6, #1
   10910:	4d0e      	ldr	r5, [pc, #56]	; (1094c <LORAWAN_TaskHandler+0x40>)
   10912:	e015      	b.n	10940 <LORAWAN_TaskHandler+0x34>
   10914:	2400      	movs	r4, #0
   10916:	782b      	ldrb	r3, [r5, #0]
   10918:	4123      	asrs	r3, r4
   1091a:	4233      	tst	r3, r6
   1091c:	d00d      	beq.n	1093a <LORAWAN_TaskHandler+0x2e>
   1091e:	4b0c      	ldr	r3, [pc, #48]	; (10950 <LORAWAN_TaskHandler+0x44>)
   10920:	4798      	blx	r3
   10922:	0032      	movs	r2, r6
   10924:	40a2      	lsls	r2, r4
   10926:	782b      	ldrb	r3, [r5, #0]
   10928:	00a4      	lsls	r4, r4, #2
   1092a:	4393      	bics	r3, r2
   1092c:	702b      	strb	r3, [r5, #0]
   1092e:	4b09      	ldr	r3, [pc, #36]	; (10954 <LORAWAN_TaskHandler+0x48>)
   10930:	4798      	blx	r3
   10932:	4b09      	ldr	r3, [pc, #36]	; (10958 <LORAWAN_TaskHandler+0x4c>)
   10934:	58e3      	ldr	r3, [r4, r3]
   10936:	4798      	blx	r3
   10938:	e7ea      	b.n	10910 <LORAWAN_TaskHandler+0x4>
   1093a:	3401      	adds	r4, #1
   1093c:	2c03      	cmp	r4, #3
   1093e:	d1ea      	bne.n	10916 <LORAWAN_TaskHandler+0xa>
   10940:	7828      	ldrb	r0, [r5, #0]
   10942:	b2c0      	uxtb	r0, r0
   10944:	2800      	cmp	r0, #0
   10946:	d1e5      	bne.n	10914 <LORAWAN_TaskHandler+0x8>
   10948:	bd70      	pop	{r4, r5, r6, pc}
   1094a:	46c0      	nop			; (mov r8, r8)
   1094c:	20001008 	.word	0x20001008
   10950:	00004565 	.word	0x00004565
   10954:	00004571 	.word	0x00004571
   10958:	0001cd80 	.word	0x0001cd80

0001095c <RADIO_GetAttr>:
   1095c:	b510      	push	{r4, lr}
   1095e:	000b      	movs	r3, r1
   10960:	281f      	cmp	r0, #31
   10962:	d900      	bls.n	10966 <RADIO_GetAttr+0xa>
   10964:	e069      	b.n	10a3a <RADIO_GetAttr+0xde>
   10966:	f001 fd49 	bl	123fc <__gnu_thumb1_case_uqi>
   1096a:	1410      	.short	0x1410
   1096c:	68201c19 	.word	0x68201c19
   10970:	312e2a27 	.word	0x312e2a27
   10974:	3d3a3734 	.word	0x3d3a3734
   10978:	46434054 	.word	0x46434054
   1097c:	68245149 	.word	0x68245149
   10980:	68686859 	.word	0x68686859
   10984:	5c686817 	.word	0x5c686817
   10988:	6360      	.short	0x6360
   1098a:	4a2d      	ldr	r2, [pc, #180]	; (10a40 <RADIO_GetAttr+0xe4>)
   1098c:	7e12      	ldrb	r2, [r2, #24]
   1098e:	701a      	strb	r2, [r3, #0]
   10990:	e002      	b.n	10998 <RADIO_GetAttr+0x3c>
   10992:	4a2b      	ldr	r2, [pc, #172]	; (10a40 <RADIO_GetAttr+0xe4>)
   10994:	6812      	ldr	r2, [r2, #0]
   10996:	601a      	str	r2, [r3, #0]
   10998:	2000      	movs	r0, #0
   1099a:	bd10      	pop	{r4, pc}
   1099c:	4a28      	ldr	r2, [pc, #160]	; (10a40 <RADIO_GetAttr+0xe4>)
   1099e:	6852      	ldr	r2, [r2, #4]
   109a0:	e7f9      	b.n	10996 <RADIO_GetAttr+0x3a>
   109a2:	4a27      	ldr	r2, [pc, #156]	; (10a40 <RADIO_GetAttr+0xe4>)
   109a4:	8a92      	ldrh	r2, [r2, #20]
   109a6:	801a      	strh	r2, [r3, #0]
   109a8:	e7f6      	b.n	10998 <RADIO_GetAttr+0x3c>
   109aa:	4a25      	ldr	r2, [pc, #148]	; (10a40 <RADIO_GetAttr+0xe4>)
   109ac:	3203      	adds	r2, #3
   109ae:	7fd2      	ldrb	r2, [r2, #31]
   109b0:	e7ed      	b.n	1098e <RADIO_GetAttr+0x32>
   109b2:	4a23      	ldr	r2, [pc, #140]	; (10a40 <RADIO_GetAttr+0xe4>)
   109b4:	3204      	adds	r2, #4
   109b6:	e7fa      	b.n	109ae <RADIO_GetAttr+0x52>
   109b8:	4a21      	ldr	r2, [pc, #132]	; (10a40 <RADIO_GetAttr+0xe4>)
   109ba:	3206      	adds	r2, #6
   109bc:	e7f7      	b.n	109ae <RADIO_GetAttr+0x52>
   109be:	4a20      	ldr	r2, [pc, #128]	; (10a40 <RADIO_GetAttr+0xe4>)
   109c0:	3236      	adds	r2, #54	; 0x36
   109c2:	7812      	ldrb	r2, [r2, #0]
   109c4:	e7e3      	b.n	1098e <RADIO_GetAttr+0x32>
   109c6:	4a1e      	ldr	r2, [pc, #120]	; (10a40 <RADIO_GetAttr+0xe4>)
   109c8:	3205      	adds	r2, #5
   109ca:	e7f0      	b.n	109ae <RADIO_GetAttr+0x52>
   109cc:	4a1c      	ldr	r2, [pc, #112]	; (10a40 <RADIO_GetAttr+0xe4>)
   109ce:	3234      	adds	r2, #52	; 0x34
   109d0:	e7f7      	b.n	109c2 <RADIO_GetAttr+0x66>
   109d2:	4a1b      	ldr	r2, [pc, #108]	; (10a40 <RADIO_GetAttr+0xe4>)
   109d4:	8ad2      	ldrh	r2, [r2, #22]
   109d6:	e7e6      	b.n	109a6 <RADIO_GetAttr+0x4a>
   109d8:	4a19      	ldr	r2, [pc, #100]	; (10a40 <RADIO_GetAttr+0xe4>)
   109da:	3233      	adds	r2, #51	; 0x33
   109dc:	e7f1      	b.n	109c2 <RADIO_GetAttr+0x66>
   109de:	4a18      	ldr	r2, [pc, #96]	; (10a40 <RADIO_GetAttr+0xe4>)
   109e0:	68d2      	ldr	r2, [r2, #12]
   109e2:	e7d8      	b.n	10996 <RADIO_GetAttr+0x3a>
   109e4:	4a16      	ldr	r2, [pc, #88]	; (10a40 <RADIO_GetAttr+0xe4>)
   109e6:	6892      	ldr	r2, [r2, #8]
   109e8:	e7d5      	b.n	10996 <RADIO_GetAttr+0x3a>
   109ea:	4a15      	ldr	r2, [pc, #84]	; (10a40 <RADIO_GetAttr+0xe4>)
   109ec:	3237      	adds	r2, #55	; 0x37
   109ee:	e7e8      	b.n	109c2 <RADIO_GetAttr+0x66>
   109f0:	4a13      	ldr	r2, [pc, #76]	; (10a40 <RADIO_GetAttr+0xe4>)
   109f2:	3238      	adds	r2, #56	; 0x38
   109f4:	e7e5      	b.n	109c2 <RADIO_GetAttr+0x66>
   109f6:	4a12      	ldr	r2, [pc, #72]	; (10a40 <RADIO_GetAttr+0xe4>)
   109f8:	3239      	adds	r2, #57	; 0x39
   109fa:	e7e2      	b.n	109c2 <RADIO_GetAttr+0x66>
   109fc:	4a10      	ldr	r2, [pc, #64]	; (10a40 <RADIO_GetAttr+0xe4>)
   109fe:	4911      	ldr	r1, [pc, #68]	; (10a44 <RADIO_GetAttr+0xe8>)
   10a00:	3202      	adds	r2, #2
   10a02:	7fd2      	ldrb	r2, [r2, #31]
   10a04:	0018      	movs	r0, r3
   10a06:	4b10      	ldr	r3, [pc, #64]	; (10a48 <RADIO_GetAttr+0xec>)
   10a08:	4798      	blx	r3
   10a0a:	e7c5      	b.n	10998 <RADIO_GetAttr+0x3c>
   10a0c:	4a0c      	ldr	r2, [pc, #48]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a0e:	3202      	adds	r2, #2
   10a10:	e7cd      	b.n	109ae <RADIO_GetAttr+0x52>
   10a12:	4a0b      	ldr	r2, [pc, #44]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a14:	3232      	adds	r2, #50	; 0x32
   10a16:	7812      	ldrb	r2, [r2, #0]
   10a18:	b252      	sxtb	r2, r2
   10a1a:	e7b8      	b.n	1098e <RADIO_GetAttr+0x32>
   10a1c:	4a08      	ldr	r2, [pc, #32]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a1e:	3235      	adds	r2, #53	; 0x35
   10a20:	e7cf      	b.n	109c2 <RADIO_GetAttr+0x66>
   10a22:	4907      	ldr	r1, [pc, #28]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a24:	2206      	movs	r2, #6
   10a26:	313c      	adds	r1, #60	; 0x3c
   10a28:	e7ec      	b.n	10a04 <RADIO_GetAttr+0xa8>
   10a2a:	4a05      	ldr	r2, [pc, #20]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a2c:	3254      	adds	r2, #84	; 0x54
   10a2e:	e7c8      	b.n	109c2 <RADIO_GetAttr+0x66>
   10a30:	4a03      	ldr	r2, [pc, #12]	; (10a40 <RADIO_GetAttr+0xe4>)
   10a32:	3256      	adds	r2, #86	; 0x56
   10a34:	2100      	movs	r1, #0
   10a36:	5e52      	ldrsh	r2, [r2, r1]
   10a38:	e7b5      	b.n	109a6 <RADIO_GetAttr+0x4a>
   10a3a:	2005      	movs	r0, #5
   10a3c:	e7ad      	b.n	1099a <RADIO_GetAttr+0x3e>
   10a3e:	46c0      	nop			; (mov r8, r8)
   10a40:	20001820 	.word	0x20001820
   10a44:	20001839 	.word	0x20001839
   10a48:	00015bd5 	.word	0x00015bd5

00010a4c <RADIO_SetAttr>:
   10a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10a4e:	4b71      	ldr	r3, [pc, #452]	; (10c14 <RADIO_SetAttr+0x1c8>)
   10a50:	0004      	movs	r4, r0
   10a52:	000d      	movs	r5, r1
   10a54:	4798      	blx	r3
   10a56:	2304      	movs	r3, #4
   10a58:	2801      	cmp	r0, #1
   10a5a:	d11a      	bne.n	10a92 <RADIO_SetAttr+0x46>
   10a5c:	2c1d      	cmp	r4, #29
   10a5e:	d900      	bls.n	10a62 <RADIO_SetAttr+0x16>
   10a60:	e0d5      	b.n	10c0e <RADIO_SetAttr+0x1c2>
   10a62:	0020      	movs	r0, r4
   10a64:	f001 fcca 	bl	123fc <__gnu_thumb1_case_uqi>
   10a68:	605c4844 	.word	0x605c4844
   10a6c:	7770d364 	.word	0x7770d364
   10a70:	908c8480 	.word	0x908c8480
   10a74:	a0d39c99 	.word	0xa0d39c99
   10a78:	c2bab1a8 	.word	0xc2bab1a8
   10a7c:	d3cad369 	.word	0xd3cad369
   10a80:	d30fd3d3 	.word	0xd30fd3d3
   10a84:	17d3      	.short	0x17d3
   10a86:	2303      	movs	r3, #3
   10a88:	2d00      	cmp	r5, #0
   10a8a:	d002      	beq.n	10a92 <RADIO_SetAttr+0x46>
   10a8c:	4b62      	ldr	r3, [pc, #392]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10a8e:	611d      	str	r5, [r3, #16]
   10a90:	2300      	movs	r3, #0
   10a92:	0018      	movs	r0, r3
   10a94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10a96:	796c      	ldrb	r4, [r5, #5]
   10a98:	2c00      	cmp	r4, #0
   10a9a:	d109      	bne.n	10ab0 <RADIO_SetAttr+0x64>
   10a9c:	4b5e      	ldr	r3, [pc, #376]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10a9e:	001a      	movs	r2, r3
   10aa0:	649c      	str	r4, [r3, #72]	; 0x48
   10aa2:	879c      	strh	r4, [r3, #60]	; 0x3c
   10aa4:	87dc      	strh	r4, [r3, #62]	; 0x3e
   10aa6:	3240      	adds	r2, #64	; 0x40
   10aa8:	3341      	adds	r3, #65	; 0x41
   10aaa:	7014      	strb	r4, [r2, #0]
   10aac:	701c      	strb	r4, [r3, #0]
   10aae:	e7ef      	b.n	10a90 <RADIO_SetAttr+0x44>
   10ab0:	882f      	ldrh	r7, [r5, #0]
   10ab2:	2303      	movs	r3, #3
   10ab4:	2f00      	cmp	r7, #0
   10ab6:	d0ec      	beq.n	10a92 <RADIO_SetAttr+0x46>
   10ab8:	792e      	ldrb	r6, [r5, #4]
   10aba:	2e00      	cmp	r6, #0
   10abc:	d0e9      	beq.n	10a92 <RADIO_SetAttr+0x46>
   10abe:	20fa      	movs	r0, #250	; 0xfa
   10ac0:	2202      	movs	r2, #2
   10ac2:	5eab      	ldrsh	r3, [r5, r2]
   10ac4:	0080      	lsls	r0, r0, #2
   10ac6:	0031      	movs	r1, r6
   10ac8:	9301      	str	r3, [sp, #4]
   10aca:	4378      	muls	r0, r7
   10acc:	4b53      	ldr	r3, [pc, #332]	; (10c1c <RADIO_SetAttr+0x1d0>)
   10ace:	4798      	blx	r3
   10ad0:	4b53      	ldr	r3, [pc, #332]	; (10c20 <RADIO_SetAttr+0x1d4>)
   10ad2:	4798      	blx	r3
   10ad4:	4b53      	ldr	r3, [pc, #332]	; (10c24 <RADIO_SetAttr+0x1d8>)
   10ad6:	4798      	blx	r3
   10ad8:	466b      	mov	r3, sp
   10ada:	4d4f      	ldr	r5, [pc, #316]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10adc:	889b      	ldrh	r3, [r3, #4]
   10ade:	64a8      	str	r0, [r5, #72]	; 0x48
   10ae0:	87eb      	strh	r3, [r5, #62]	; 0x3e
   10ae2:	002b      	movs	r3, r5
   10ae4:	87af      	strh	r7, [r5, #60]	; 0x3c
   10ae6:	3340      	adds	r3, #64	; 0x40
   10ae8:	3541      	adds	r5, #65	; 0x41
   10aea:	701e      	strb	r6, [r3, #0]
   10aec:	702c      	strb	r4, [r5, #0]
   10aee:	e7cf      	b.n	10a90 <RADIO_SetAttr+0x44>
   10af0:	782a      	ldrb	r2, [r5, #0]
   10af2:	4b49      	ldr	r3, [pc, #292]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10af4:	761a      	strb	r2, [r3, #24]
   10af6:	e7cb      	b.n	10a90 <RADIO_SetAttr+0x44>
   10af8:	4b4b      	ldr	r3, [pc, #300]	; (10c28 <RADIO_SetAttr+0x1dc>)
   10afa:	682a      	ldr	r2, [r5, #0]
   10afc:	18d1      	adds	r1, r2, r3
   10afe:	4b4b      	ldr	r3, [pc, #300]	; (10c2c <RADIO_SetAttr+0x1e0>)
   10b00:	4299      	cmp	r1, r3
   10b02:	d90a      	bls.n	10b1a <RADIO_SetAttr+0xce>
   10b04:	4b4a      	ldr	r3, [pc, #296]	; (10c30 <RADIO_SetAttr+0x1e4>)
   10b06:	494b      	ldr	r1, [pc, #300]	; (10c34 <RADIO_SetAttr+0x1e8>)
   10b08:	18d3      	adds	r3, r2, r3
   10b0a:	428b      	cmp	r3, r1
   10b0c:	d905      	bls.n	10b1a <RADIO_SetAttr+0xce>
   10b0e:	494a      	ldr	r1, [pc, #296]	; (10c38 <RADIO_SetAttr+0x1ec>)
   10b10:	484a      	ldr	r0, [pc, #296]	; (10c3c <RADIO_SetAttr+0x1f0>)
   10b12:	1851      	adds	r1, r2, r1
   10b14:	2305      	movs	r3, #5
   10b16:	4281      	cmp	r1, r0
   10b18:	d8bb      	bhi.n	10a92 <RADIO_SetAttr+0x46>
   10b1a:	4b3f      	ldr	r3, [pc, #252]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b1c:	601a      	str	r2, [r3, #0]
   10b1e:	e7b7      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b20:	682a      	ldr	r2, [r5, #0]
   10b22:	4b3d      	ldr	r3, [pc, #244]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b24:	605a      	str	r2, [r3, #4]
   10b26:	e7b3      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b28:	882a      	ldrh	r2, [r5, #0]
   10b2a:	4b3b      	ldr	r3, [pc, #236]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b2c:	829a      	strh	r2, [r3, #20]
   10b2e:	e7af      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b30:	4b39      	ldr	r3, [pc, #228]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b32:	782a      	ldrb	r2, [r5, #0]
   10b34:	3303      	adds	r3, #3
   10b36:	77da      	strb	r2, [r3, #31]
   10b38:	e7aa      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b3a:	782a      	ldrb	r2, [r5, #0]
   10b3c:	2305      	movs	r3, #5
   10b3e:	2a01      	cmp	r2, #1
   10b40:	d8a7      	bhi.n	10a92 <RADIO_SetAttr+0x46>
   10b42:	4b35      	ldr	r3, [pc, #212]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b44:	3304      	adds	r3, #4
   10b46:	e7f6      	b.n	10b36 <RADIO_SetAttr+0xea>
   10b48:	782a      	ldrb	r2, [r5, #0]
   10b4a:	2305      	movs	r3, #5
   10b4c:	2a01      	cmp	r2, #1
   10b4e:	d8a0      	bhi.n	10a92 <RADIO_SetAttr+0x46>
   10b50:	4b31      	ldr	r3, [pc, #196]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b52:	3306      	adds	r3, #6
   10b54:	e7ef      	b.n	10b36 <RADIO_SetAttr+0xea>
   10b56:	782a      	ldrb	r2, [r5, #0]
   10b58:	2305      	movs	r3, #5
   10b5a:	1fd1      	subs	r1, r2, #7
   10b5c:	2902      	cmp	r1, #2
   10b5e:	d898      	bhi.n	10a92 <RADIO_SetAttr+0x46>
   10b60:	4b2d      	ldr	r3, [pc, #180]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b62:	3336      	adds	r3, #54	; 0x36
   10b64:	701a      	strb	r2, [r3, #0]
   10b66:	e793      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b68:	4b2b      	ldr	r3, [pc, #172]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b6a:	782a      	ldrb	r2, [r5, #0]
   10b6c:	3305      	adds	r3, #5
   10b6e:	e7e2      	b.n	10b36 <RADIO_SetAttr+0xea>
   10b70:	782a      	ldrb	r2, [r5, #0]
   10b72:	2305      	movs	r3, #5
   10b74:	2a01      	cmp	r2, #1
   10b76:	d900      	bls.n	10b7a <RADIO_SetAttr+0x12e>
   10b78:	e78b      	b.n	10a92 <RADIO_SetAttr+0x46>
   10b7a:	4b27      	ldr	r3, [pc, #156]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b7c:	3334      	adds	r3, #52	; 0x34
   10b7e:	e7f1      	b.n	10b64 <RADIO_SetAttr+0x118>
   10b80:	882a      	ldrh	r2, [r5, #0]
   10b82:	4b25      	ldr	r3, [pc, #148]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b84:	82da      	strh	r2, [r3, #22]
   10b86:	e783      	b.n	10a90 <RADIO_SetAttr+0x44>
   10b88:	782a      	ldrb	r2, [r5, #0]
   10b8a:	2305      	movs	r3, #5
   10b8c:	1e51      	subs	r1, r2, #1
   10b8e:	2903      	cmp	r1, #3
   10b90:	d900      	bls.n	10b94 <RADIO_SetAttr+0x148>
   10b92:	e77e      	b.n	10a92 <RADIO_SetAttr+0x46>
   10b94:	4b20      	ldr	r3, [pc, #128]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b96:	3333      	adds	r3, #51	; 0x33
   10b98:	e7e4      	b.n	10b64 <RADIO_SetAttr+0x118>
   10b9a:	4b1f      	ldr	r3, [pc, #124]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10b9c:	682a      	ldr	r2, [r5, #0]
   10b9e:	60da      	str	r2, [r3, #12]
   10ba0:	682a      	ldr	r2, [r5, #0]
   10ba2:	4b1d      	ldr	r3, [pc, #116]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10ba4:	609a      	str	r2, [r3, #8]
   10ba6:	e773      	b.n	10a90 <RADIO_SetAttr+0x44>
   10ba8:	782a      	ldrb	r2, [r5, #0]
   10baa:	2305      	movs	r3, #5
   10bac:	2a03      	cmp	r2, #3
   10bae:	d900      	bls.n	10bb2 <RADIO_SetAttr+0x166>
   10bb0:	e76f      	b.n	10a92 <RADIO_SetAttr+0x46>
   10bb2:	4b19      	ldr	r3, [pc, #100]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10bb4:	3337      	adds	r3, #55	; 0x37
   10bb6:	e7d5      	b.n	10b64 <RADIO_SetAttr+0x118>
   10bb8:	782a      	ldrb	r2, [r5, #0]
   10bba:	2305      	movs	r3, #5
   10bbc:	1e51      	subs	r1, r2, #1
   10bbe:	2916      	cmp	r1, #22
   10bc0:	d900      	bls.n	10bc4 <RADIO_SetAttr+0x178>
   10bc2:	e766      	b.n	10a92 <RADIO_SetAttr+0x46>
   10bc4:	4b14      	ldr	r3, [pc, #80]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10bc6:	3338      	adds	r3, #56	; 0x38
   10bc8:	e7cc      	b.n	10b64 <RADIO_SetAttr+0x118>
   10bca:	782a      	ldrb	r2, [r5, #0]
   10bcc:	2305      	movs	r3, #5
   10bce:	1e51      	subs	r1, r2, #1
   10bd0:	2916      	cmp	r1, #22
   10bd2:	d900      	bls.n	10bd6 <RADIO_SetAttr+0x18a>
   10bd4:	e75d      	b.n	10a92 <RADIO_SetAttr+0x46>
   10bd6:	4b10      	ldr	r3, [pc, #64]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10bd8:	3339      	adds	r3, #57	; 0x39
   10bda:	e7c3      	b.n	10b64 <RADIO_SetAttr+0x118>
   10bdc:	4b0e      	ldr	r3, [pc, #56]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10bde:	0029      	movs	r1, r5
   10be0:	3302      	adds	r3, #2
   10be2:	7fda      	ldrb	r2, [r3, #31]
   10be4:	4816      	ldr	r0, [pc, #88]	; (10c40 <RADIO_SetAttr+0x1f4>)
   10be6:	4b17      	ldr	r3, [pc, #92]	; (10c44 <RADIO_SetAttr+0x1f8>)
   10be8:	4798      	blx	r3
   10bea:	e751      	b.n	10a90 <RADIO_SetAttr+0x44>
   10bec:	782b      	ldrb	r3, [r5, #0]
   10bee:	1c1a      	adds	r2, r3, #0
   10bf0:	2b08      	cmp	r3, #8
   10bf2:	d900      	bls.n	10bf6 <RADIO_SetAttr+0x1aa>
   10bf4:	2208      	movs	r2, #8
   10bf6:	4b08      	ldr	r3, [pc, #32]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10bf8:	3302      	adds	r3, #2
   10bfa:	e79c      	b.n	10b36 <RADIO_SetAttr+0xea>
   10bfc:	2305      	movs	r3, #5
   10bfe:	782a      	ldrb	r2, [r5, #0]
   10c00:	1fd1      	subs	r1, r2, #7
   10c02:	4299      	cmp	r1, r3
   10c04:	d900      	bls.n	10c08 <RADIO_SetAttr+0x1bc>
   10c06:	e744      	b.n	10a92 <RADIO_SetAttr+0x46>
   10c08:	4b03      	ldr	r3, [pc, #12]	; (10c18 <RADIO_SetAttr+0x1cc>)
   10c0a:	3335      	adds	r3, #53	; 0x35
   10c0c:	e7aa      	b.n	10b64 <RADIO_SetAttr+0x118>
   10c0e:	2305      	movs	r3, #5
   10c10:	e73f      	b.n	10a92 <RADIO_SetAttr+0x46>
   10c12:	46c0      	nop			; (mov r8, r8)
   10c14:	00011361 	.word	0x00011361
   10c18:	20001820 	.word	0x20001820
   10c1c:	00012539 	.word	0x00012539
   10c20:	0001377d 	.word	0x0001377d
   10c24:	00012895 	.word	0x00012895
   10c28:	f7d58bc0 	.word	0xf7d58bc0
   10c2c:	0243d580 	.word	0x0243d580
   10c30:	e78fe580 	.word	0xe78fe580
   10c34:	06dac2c0 	.word	0x06dac2c0
   10c38:	cc9eec80 	.word	0xcc9eec80
   10c3c:	096ae380 	.word	0x096ae380
   10c40:	20001839 	.word	0x20001839
   10c44:	00015bd5 	.word	0x00015bd5

00010c48 <RADIO_Init>:
   10c48:	b510      	push	{r4, lr}
   10c4a:	4b0c      	ldr	r3, [pc, #48]	; (10c7c <RADIO_Init+0x34>)
   10c4c:	4798      	blx	r3
   10c4e:	4b0c      	ldr	r3, [pc, #48]	; (10c80 <RADIO_Init+0x38>)
   10c50:	201f      	movs	r0, #31
   10c52:	4798      	blx	r3
   10c54:	4c0b      	ldr	r4, [pc, #44]	; (10c84 <RADIO_Init+0x3c>)
   10c56:	490c      	ldr	r1, [pc, #48]	; (10c88 <RADIO_Init+0x40>)
   10c58:	2001      	movs	r0, #1
   10c5a:	47a0      	blx	r4
   10c5c:	490b      	ldr	r1, [pc, #44]	; (10c8c <RADIO_Init+0x44>)
   10c5e:	2002      	movs	r0, #2
   10c60:	47a0      	blx	r4
   10c62:	490b      	ldr	r1, [pc, #44]	; (10c90 <RADIO_Init+0x48>)
   10c64:	2004      	movs	r0, #4
   10c66:	47a0      	blx	r4
   10c68:	490a      	ldr	r1, [pc, #40]	; (10c94 <RADIO_Init+0x4c>)
   10c6a:	2008      	movs	r0, #8
   10c6c:	47a0      	blx	r4
   10c6e:	490a      	ldr	r1, [pc, #40]	; (10c98 <RADIO_Init+0x50>)
   10c70:	2010      	movs	r0, #16
   10c72:	47a0      	blx	r4
   10c74:	4909      	ldr	r1, [pc, #36]	; (10c9c <RADIO_Init+0x54>)
   10c76:	2020      	movs	r0, #32
   10c78:	47a0      	blx	r4
   10c7a:	bd10      	pop	{r4, pc}
   10c7c:	00011a5d 	.word	0x00011a5d
   10c80:	0001136d 	.word	0x0001136d
   10c84:	000043c1 	.word	0x000043c1
   10c88:	000110f9 	.word	0x000110f9
   10c8c:	00011171 	.word	0x00011171
   10c90:	000111e1 	.word	0x000111e1
   10c94:	00011231 	.word	0x00011231
   10c98:	00011259 	.word	0x00011259
   10c9c:	00011281 	.word	0x00011281

00010ca0 <Radio_WriteFrequency>:
   10ca0:	b570      	push	{r4, r5, r6, lr}
   10ca2:	490d      	ldr	r1, [pc, #52]	; (10cd8 <Radio_WriteFrequency+0x38>)
   10ca4:	4d0d      	ldr	r5, [pc, #52]	; (10cdc <Radio_WriteFrequency+0x3c>)
   10ca6:	0006      	movs	r6, r0
   10ca8:	47a8      	blx	r5
   10caa:	4b0d      	ldr	r3, [pc, #52]	; (10ce0 <Radio_WriteFrequency+0x40>)
   10cac:	0004      	movs	r4, r0
   10cae:	490a      	ldr	r1, [pc, #40]	; (10cd8 <Radio_WriteFrequency+0x38>)
   10cb0:	0030      	movs	r0, r6
   10cb2:	4798      	blx	r3
   10cb4:	0208      	lsls	r0, r1, #8
   10cb6:	4908      	ldr	r1, [pc, #32]	; (10cd8 <Radio_WriteFrequency+0x38>)
   10cb8:	47a8      	blx	r5
   10cba:	0224      	lsls	r4, r4, #8
   10cbc:	1904      	adds	r4, r0, r4
   10cbe:	0c21      	lsrs	r1, r4, #16
   10cc0:	4d08      	ldr	r5, [pc, #32]	; (10ce4 <Radio_WriteFrequency+0x44>)
   10cc2:	b2c9      	uxtb	r1, r1
   10cc4:	2006      	movs	r0, #6
   10cc6:	47a8      	blx	r5
   10cc8:	0a21      	lsrs	r1, r4, #8
   10cca:	b2c9      	uxtb	r1, r1
   10ccc:	2007      	movs	r0, #7
   10cce:	47a8      	blx	r5
   10cd0:	b2e1      	uxtb	r1, r4
   10cd2:	2008      	movs	r0, #8
   10cd4:	47a8      	blx	r5
   10cd6:	bd70      	pop	{r4, r5, r6, pc}
   10cd8:	00003d09 	.word	0x00003d09
   10cdc:	00012425 	.word	0x00012425
   10ce0:	00012531 	.word	0x00012531
   10ce4:	000042ed 	.word	0x000042ed

00010ce8 <Radio_WriteConfiguration>:
   10ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
   10cea:	4cb0      	ldr	r4, [pc, #704]	; (10fac <Radio_WriteConfiguration+0x2c4>)
   10cec:	2200      	movs	r2, #0
   10cee:	0023      	movs	r3, r4
   10cf0:	b085      	sub	sp, #20
   10cf2:	9002      	str	r0, [sp, #8]
   10cf4:	3334      	adds	r3, #52	; 0x34
   10cf6:	0010      	movs	r0, r2
   10cf8:	7819      	ldrb	r1, [r3, #0]
   10cfa:	4bad      	ldr	r3, [pc, #692]	; (10fb0 <Radio_WriteConfiguration+0x2c8>)
   10cfc:	4798      	blx	r3
   10cfe:	4bad      	ldr	r3, [pc, #692]	; (10fb4 <Radio_WriteConfiguration+0x2cc>)
   10d00:	6820      	ldr	r0, [r4, #0]
   10d02:	4798      	blx	r3
   10d04:	1ce3      	adds	r3, r4, #3
   10d06:	1d62      	adds	r2, r4, #5
   10d08:	7fdb      	ldrb	r3, [r3, #31]
   10d0a:	7fd2      	ldrb	r2, [r2, #31]
   10d0c:	b25b      	sxtb	r3, r3
   10d0e:	4eaa      	ldr	r6, [pc, #680]	; (10fb8 <Radio_WriteConfiguration+0x2d0>)
   10d10:	4daa      	ldr	r5, [pc, #680]	; (10fbc <Radio_WriteConfiguration+0x2d4>)
   10d12:	2a00      	cmp	r2, #0
   10d14:	d000      	beq.n	10d18 <Radio_WriteConfiguration+0x30>
   10d16:	e0fc      	b.n	10f12 <Radio_WriteConfiguration+0x22a>
   10d18:	1c1f      	adds	r7, r3, #0
   10d1a:	2b0f      	cmp	r3, #15
   10d1c:	dc00      	bgt.n	10d20 <Radio_WriteConfiguration+0x38>
   10d1e:	e0ec      	b.n	10efa <Radio_WriteConfiguration+0x212>
   10d20:	270f      	movs	r7, #15
   10d22:	b27b      	sxtb	r3, r7
   10d24:	204d      	movs	r0, #77	; 0x4d
   10d26:	9301      	str	r3, [sp, #4]
   10d28:	47b0      	blx	r6
   10d2a:	21f8      	movs	r1, #248	; 0xf8
   10d2c:	4008      	ands	r0, r1
   10d2e:	39f4      	subs	r1, #244	; 0xf4
   10d30:	4301      	orrs	r1, r0
   10d32:	204d      	movs	r0, #77	; 0x4d
   10d34:	47a8      	blx	r5
   10d36:	b27b      	sxtb	r3, r7
   10d38:	2b00      	cmp	r3, #0
   10d3a:	db00      	blt.n	10d3e <Radio_WriteConfiguration+0x56>
   10d3c:	e0e4      	b.n	10f08 <Radio_WriteConfiguration+0x220>
   10d3e:	3703      	adds	r7, #3
   10d40:	b2f9      	uxtb	r1, r7
   10d42:	2720      	movs	r7, #32
   10d44:	4339      	orrs	r1, r7
   10d46:	2009      	movs	r0, #9
   10d48:	47a8      	blx	r5
   10d4a:	0023      	movs	r3, r4
   10d4c:	3334      	adds	r3, #52	; 0x34
   10d4e:	781f      	ldrb	r7, [r3, #0]
   10d50:	2f01      	cmp	r7, #1
   10d52:	d000      	beq.n	10d56 <Radio_WriteConfiguration+0x6e>
   10d54:	e144      	b.n	10fe0 <Radio_WriteConfiguration+0x2f8>
   10d56:	7e21      	ldrb	r1, [r4, #24]
   10d58:	2039      	movs	r0, #57	; 0x39
   10d5a:	47a8      	blx	r5
   10d5c:	4b98      	ldr	r3, [pc, #608]	; (10fc0 <Radio_WriteConfiguration+0x2d8>)
   10d5e:	201d      	movs	r0, #29
   10d60:	7819      	ldrb	r1, [r3, #0]
   10d62:	0023      	movs	r3, r4
   10d64:	3333      	adds	r3, #51	; 0x33
   10d66:	781b      	ldrb	r3, [r3, #0]
   10d68:	0109      	lsls	r1, r1, #4
   10d6a:	005b      	lsls	r3, r3, #1
   10d6c:	4319      	orrs	r1, r3
   10d6e:	1de3      	adds	r3, r4, #7
   10d70:	7fdb      	ldrb	r3, [r3, #31]
   10d72:	401f      	ands	r7, r3
   10d74:	4339      	orrs	r1, r7
   10d76:	b2c9      	uxtb	r1, r1
   10d78:	47a8      	blx	r5
   10d7a:	1d23      	adds	r3, r4, #4
   10d7c:	7fd9      	ldrb	r1, [r3, #31]
   10d7e:	2304      	movs	r3, #4
   10d80:	0089      	lsls	r1, r1, #2
   10d82:	4019      	ands	r1, r3
   10d84:	0023      	movs	r3, r4
   10d86:	3335      	adds	r3, #53	; 0x35
   10d88:	781b      	ldrb	r3, [r3, #0]
   10d8a:	201e      	movs	r0, #30
   10d8c:	011b      	lsls	r3, r3, #4
   10d8e:	4319      	orrs	r1, r3
   10d90:	9b02      	ldr	r3, [sp, #8]
   10d92:	059b      	lsls	r3, r3, #22
   10d94:	0f9b      	lsrs	r3, r3, #30
   10d96:	4319      	orrs	r1, r3
   10d98:	b2c9      	uxtb	r1, r1
   10d9a:	47a8      	blx	r5
   10d9c:	2300      	movs	r3, #0
   10d9e:	8ae1      	ldrh	r1, [r4, #22]
   10da0:	4299      	cmp	r1, r3
   10da2:	d011      	beq.n	10dc8 <Radio_WriteConfiguration+0xe0>
   10da4:	4a86      	ldr	r2, [pc, #536]	; (10fc0 <Radio_WriteConfiguration+0x2d8>)
   10da6:	7812      	ldrb	r2, [r2, #0]
   10da8:	2a08      	cmp	r2, #8
   10daa:	d100      	bne.n	10dae <Radio_WriteConfiguration+0xc6>
   10dac:	e0e4      	b.n	10f78 <Radio_WriteConfiguration+0x290>
   10dae:	2a09      	cmp	r2, #9
   10db0:	d100      	bne.n	10db4 <Radio_WriteConfiguration+0xcc>
   10db2:	e0e3      	b.n	10f7c <Radio_WriteConfiguration+0x294>
   10db4:	2a07      	cmp	r2, #7
   10db6:	d000      	beq.n	10dba <Radio_WriteConfiguration+0xd2>
   10db8:	e0e3      	b.n	10f82 <Radio_WriteConfiguration+0x29a>
   10dba:	337d      	adds	r3, #125	; 0x7d
   10dbc:	4359      	muls	r1, r3
   10dbe:	0023      	movs	r3, r4
   10dc0:	3335      	adds	r3, #53	; 0x35
   10dc2:	781b      	ldrb	r3, [r3, #0]
   10dc4:	40d9      	lsrs	r1, r3
   10dc6:	000b      	movs	r3, r1
   10dc8:	b2d9      	uxtb	r1, r3
   10dca:	2024      	movs	r0, #36	; 0x24
   10dcc:	4d7b      	ldr	r5, [pc, #492]	; (10fbc <Radio_WriteConfiguration+0x2d4>)
   10dce:	47a8      	blx	r5
   10dd0:	466b      	mov	r3, sp
   10dd2:	201f      	movs	r0, #31
   10dd4:	7a19      	ldrb	r1, [r3, #8]
   10dd6:	47a8      	blx	r5
   10dd8:	2026      	movs	r0, #38	; 0x26
   10dda:	47b0      	blx	r6
   10ddc:	0023      	movs	r3, r4
   10dde:	3335      	adds	r3, #53	; 0x35
   10de0:	781b      	ldrb	r3, [r3, #0]
   10de2:	2b0c      	cmp	r3, #12
   10de4:	d105      	bne.n	10df2 <Radio_WriteConfiguration+0x10a>
   10de6:	0023      	movs	r3, r4
   10de8:	3336      	adds	r3, #54	; 0x36
   10dea:	781b      	ldrb	r3, [r3, #0]
   10dec:	3b07      	subs	r3, #7
   10dee:	2b01      	cmp	r3, #1
   10df0:	d906      	bls.n	10e00 <Radio_WriteConfiguration+0x118>
   10df2:	6b62      	ldr	r2, [r4, #52]	; 0x34
   10df4:	4b73      	ldr	r3, [pc, #460]	; (10fc4 <Radio_WriteConfiguration+0x2dc>)
   10df6:	4013      	ands	r3, r2
   10df8:	4a73      	ldr	r2, [pc, #460]	; (10fc8 <Radio_WriteConfiguration+0x2e0>)
   10dfa:	4293      	cmp	r3, r2
   10dfc:	d000      	beq.n	10e00 <Radio_WriteConfiguration+0x118>
   10dfe:	e0c2      	b.n	10f86 <Radio_WriteConfiguration+0x29e>
   10e00:	2108      	movs	r1, #8
   10e02:	4308      	orrs	r0, r1
   10e04:	b2c0      	uxtb	r0, r0
   10e06:	2104      	movs	r1, #4
   10e08:	4301      	orrs	r1, r0
   10e0a:	2026      	movs	r0, #38	; 0x26
   10e0c:	47a8      	blx	r5
   10e0e:	2031      	movs	r0, #49	; 0x31
   10e10:	47b0      	blx	r6
   10e12:	21f8      	movs	r1, #248	; 0xf8
   10e14:	4008      	ands	r0, r1
   10e16:	39f5      	subs	r1, #245	; 0xf5
   10e18:	4301      	orrs	r1, r0
   10e1a:	2031      	movs	r0, #49	; 0x31
   10e1c:	47a8      	blx	r5
   10e1e:	210a      	movs	r1, #10
   10e20:	2037      	movs	r0, #55	; 0x37
   10e22:	47a8      	blx	r5
   10e24:	0023      	movs	r3, r4
   10e26:	3331      	adds	r3, #49	; 0x31
   10e28:	781b      	ldrb	r3, [r3, #0]
   10e2a:	2b12      	cmp	r3, #18
   10e2c:	d11e      	bne.n	10e6c <Radio_WriteConfiguration+0x184>
   10e2e:	0023      	movs	r3, r4
   10e30:	3336      	adds	r3, #54	; 0x36
   10e32:	781b      	ldrb	r3, [r3, #0]
   10e34:	3b07      	subs	r3, #7
   10e36:	2b01      	cmp	r3, #1
   10e38:	d80b      	bhi.n	10e52 <Radio_WriteConfiguration+0x16a>
   10e3a:	2031      	movs	r0, #49	; 0x31
   10e3c:	47b0      	blx	r6
   10e3e:	217f      	movs	r1, #127	; 0x7f
   10e40:	4001      	ands	r1, r0
   10e42:	2031      	movs	r0, #49	; 0x31
   10e44:	47a8      	blx	r5
   10e46:	2140      	movs	r1, #64	; 0x40
   10e48:	202f      	movs	r0, #47	; 0x2f
   10e4a:	47a8      	blx	r5
   10e4c:	2100      	movs	r1, #0
   10e4e:	2030      	movs	r0, #48	; 0x30
   10e50:	47a8      	blx	r5
   10e52:	0023      	movs	r3, r4
   10e54:	3336      	adds	r3, #54	; 0x36
   10e56:	781b      	ldrb	r3, [r3, #0]
   10e58:	2b09      	cmp	r3, #9
   10e5a:	d107      	bne.n	10e6c <Radio_WriteConfiguration+0x184>
   10e5c:	2031      	movs	r0, #49	; 0x31
   10e5e:	47b0      	blx	r6
   10e60:	2180      	movs	r1, #128	; 0x80
   10e62:	4249      	negs	r1, r1
   10e64:	4301      	orrs	r1, r0
   10e66:	b2c9      	uxtb	r1, r1
   10e68:	2031      	movs	r0, #49	; 0x31
   10e6a:	47a8      	blx	r5
   10e6c:	2033      	movs	r0, #51	; 0x33
   10e6e:	47b0      	blx	r6
   10e70:	1da3      	adds	r3, r4, #6
   10e72:	7fd9      	ldrb	r1, [r3, #31]
   10e74:	2340      	movs	r3, #64	; 0x40
   10e76:	0189      	lsls	r1, r1, #6
   10e78:	4398      	bics	r0, r3
   10e7a:	4019      	ands	r1, r3
   10e7c:	4301      	orrs	r1, r0
   10e7e:	b2c9      	uxtb	r1, r1
   10e80:	2033      	movs	r0, #51	; 0x33
   10e82:	47a8      	blx	r5
   10e84:	8aa1      	ldrh	r1, [r4, #20]
   10e86:	2020      	movs	r0, #32
   10e88:	0a09      	lsrs	r1, r1, #8
   10e8a:	47a8      	blx	r5
   10e8c:	7d21      	ldrb	r1, [r4, #20]
   10e8e:	2021      	movs	r0, #33	; 0x21
   10e90:	47a8      	blx	r5
   10e92:	2100      	movs	r1, #0
   10e94:	200d      	movs	r0, #13
   10e96:	47a8      	blx	r5
   10e98:	2100      	movs	r1, #0
   10e9a:	200e      	movs	r0, #14
   10e9c:	47a8      	blx	r5
   10e9e:	2100      	movs	r1, #0
   10ea0:	200f      	movs	r0, #15
   10ea2:	47a8      	blx	r5
   10ea4:	0023      	movs	r3, r4
   10ea6:	3331      	adds	r3, #49	; 0x31
   10ea8:	781b      	ldrb	r3, [r3, #0]
   10eaa:	2b12      	cmp	r3, #18
   10eac:	d120      	bne.n	10ef0 <Radio_WriteConfiguration+0x208>
   10eae:	0023      	movs	r3, r4
   10eb0:	3336      	adds	r3, #54	; 0x36
   10eb2:	781b      	ldrb	r3, [r3, #0]
   10eb4:	2b09      	cmp	r3, #9
   10eb6:	d000      	beq.n	10eba <Radio_WriteConfiguration+0x1d2>
   10eb8:	e072      	b.n	10fa0 <Radio_WriteConfiguration+0x2b8>
   10eba:	4a44      	ldr	r2, [pc, #272]	; (10fcc <Radio_WriteConfiguration+0x2e4>)
   10ebc:	6823      	ldr	r3, [r4, #0]
   10ebe:	1899      	adds	r1, r3, r2
   10ec0:	4a43      	ldr	r2, [pc, #268]	; (10fd0 <Radio_WriteConfiguration+0x2e8>)
   10ec2:	4291      	cmp	r1, r2
   10ec4:	d862      	bhi.n	10f8c <Radio_WriteConfiguration+0x2a4>
   10ec6:	2102      	movs	r1, #2
   10ec8:	2036      	movs	r0, #54	; 0x36
   10eca:	47a8      	blx	r5
   10ecc:	2164      	movs	r1, #100	; 0x64
   10ece:	203a      	movs	r0, #58	; 0x3a
   10ed0:	47a8      	blx	r5
   10ed2:	0023      	movs	r3, r4
   10ed4:	3336      	adds	r3, #54	; 0x36
   10ed6:	781b      	ldrb	r3, [r3, #0]
   10ed8:	2165      	movs	r1, #101	; 0x65
   10eda:	203a      	movs	r0, #58	; 0x3a
   10edc:	2b09      	cmp	r3, #9
   10ede:	d162      	bne.n	10fa6 <Radio_WriteConfiguration+0x2be>
   10ee0:	3406      	adds	r4, #6
   10ee2:	7fe3      	ldrb	r3, [r4, #31]
   10ee4:	2b01      	cmp	r3, #1
   10ee6:	d15e      	bne.n	10fa6 <Radio_WriteConfiguration+0x2be>
   10ee8:	47a8      	blx	r5
   10eea:	2119      	movs	r1, #25
   10eec:	203b      	movs	r0, #59	; 0x3b
   10eee:	47a8      	blx	r5
   10ef0:	21ff      	movs	r1, #255	; 0xff
   10ef2:	2012      	movs	r0, #18
   10ef4:	47a8      	blx	r5
   10ef6:	b005      	add	sp, #20
   10ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10efa:	b25b      	sxtb	r3, r3
   10efc:	3303      	adds	r3, #3
   10efe:	db00      	blt.n	10f02 <Radio_WriteConfiguration+0x21a>
   10f00:	e70f      	b.n	10d22 <Radio_WriteConfiguration+0x3a>
   10f02:	4b34      	ldr	r3, [pc, #208]	; (10fd4 <Radio_WriteConfiguration+0x2ec>)
   10f04:	781f      	ldrb	r7, [r3, #0]
   10f06:	e70c      	b.n	10d22 <Radio_WriteConfiguration+0x3a>
   10f08:	2170      	movs	r1, #112	; 0x70
   10f0a:	9b01      	ldr	r3, [sp, #4]
   10f0c:	4319      	orrs	r1, r3
   10f0e:	b2c9      	uxtb	r1, r1
   10f10:	e719      	b.n	10d46 <Radio_WriteConfiguration+0x5e>
   10f12:	2b01      	cmp	r3, #1
   10f14:	dd07      	ble.n	10f26 <Radio_WriteConfiguration+0x23e>
   10f16:	2714      	movs	r7, #20
   10f18:	2b13      	cmp	r3, #19
   10f1a:	dc06      	bgt.n	10f2a <Radio_WriteConfiguration+0x242>
   10f1c:	1c1f      	adds	r7, r3, #0
   10f1e:	2b11      	cmp	r3, #17
   10f20:	dd02      	ble.n	10f28 <Radio_WriteConfiguration+0x240>
   10f22:	2711      	movs	r7, #17
   10f24:	e000      	b.n	10f28 <Radio_WriteConfiguration+0x240>
   10f26:	2702      	movs	r7, #2
   10f28:	b27f      	sxtb	r7, r7
   10f2a:	200b      	movs	r0, #11
   10f2c:	47b0      	blx	r6
   10f2e:	9003      	str	r0, [sp, #12]
   10f30:	204d      	movs	r0, #77	; 0x4d
   10f32:	47b0      	blx	r6
   10f34:	2307      	movs	r3, #7
   10f36:	4398      	bics	r0, r3
   10f38:	b2c1      	uxtb	r1, r0
   10f3a:	2f14      	cmp	r7, #20
   10f3c:	d112      	bne.n	10f64 <Radio_WriteConfiguration+0x27c>
   10f3e:	4319      	orrs	r1, r3
   10f40:	9b03      	ldr	r3, [sp, #12]
   10f42:	37cb      	adds	r7, #203	; 0xcb
   10f44:	403b      	ands	r3, r7
   10f46:	001f      	movs	r7, r3
   10f48:	230f      	movs	r3, #15
   10f4a:	9301      	str	r3, [sp, #4]
   10f4c:	204d      	movs	r0, #77	; 0x4d
   10f4e:	47a8      	blx	r5
   10f50:	2180      	movs	r1, #128	; 0x80
   10f52:	9b01      	ldr	r3, [sp, #4]
   10f54:	4249      	negs	r1, r1
   10f56:	4319      	orrs	r1, r3
   10f58:	b2c9      	uxtb	r1, r1
   10f5a:	2009      	movs	r0, #9
   10f5c:	47a8      	blx	r5
   10f5e:	0039      	movs	r1, r7
   10f60:	200b      	movs	r0, #11
   10f62:	e6f1      	b.n	10d48 <Radio_WriteConfiguration+0x60>
   10f64:	3f02      	subs	r7, #2
   10f66:	b27b      	sxtb	r3, r7
   10f68:	2720      	movs	r7, #32
   10f6a:	2004      	movs	r0, #4
   10f6c:	9301      	str	r3, [sp, #4]
   10f6e:	9b03      	ldr	r3, [sp, #12]
   10f70:	4301      	orrs	r1, r0
   10f72:	431f      	orrs	r7, r3
   10f74:	b2ff      	uxtb	r7, r7
   10f76:	e7e9      	b.n	10f4c <Radio_WriteConfiguration+0x264>
   10f78:	23fa      	movs	r3, #250	; 0xfa
   10f7a:	e71f      	b.n	10dbc <Radio_WriteConfiguration+0xd4>
   10f7c:	23fa      	movs	r3, #250	; 0xfa
   10f7e:	005b      	lsls	r3, r3, #1
   10f80:	e71c      	b.n	10dbc <Radio_WriteConfiguration+0xd4>
   10f82:	0019      	movs	r1, r3
   10f84:	e71b      	b.n	10dbe <Radio_WriteConfiguration+0xd6>
   10f86:	21f7      	movs	r1, #247	; 0xf7
   10f88:	4008      	ands	r0, r1
   10f8a:	e73c      	b.n	10e06 <Radio_WriteConfiguration+0x11e>
   10f8c:	4a12      	ldr	r2, [pc, #72]	; (10fd8 <Radio_WriteConfiguration+0x2f0>)
   10f8e:	189b      	adds	r3, r3, r2
   10f90:	4a12      	ldr	r2, [pc, #72]	; (10fdc <Radio_WriteConfiguration+0x2f4>)
   10f92:	4293      	cmp	r3, r2
   10f94:	d804      	bhi.n	10fa0 <Radio_WriteConfiguration+0x2b8>
   10f96:	2102      	movs	r1, #2
   10f98:	2036      	movs	r0, #54	; 0x36
   10f9a:	47a8      	blx	r5
   10f9c:	217f      	movs	r1, #127	; 0x7f
   10f9e:	e796      	b.n	10ece <Radio_WriteConfiguration+0x1e6>
   10fa0:	2103      	movs	r1, #3
   10fa2:	2036      	movs	r0, #54	; 0x36
   10fa4:	e794      	b.n	10ed0 <Radio_WriteConfiguration+0x1e8>
   10fa6:	47a8      	blx	r5
   10fa8:	211d      	movs	r1, #29
   10faa:	e79f      	b.n	10eec <Radio_WriteConfiguration+0x204>
   10fac:	20001820 	.word	0x20001820
   10fb0:	0000b581 	.word	0x0000b581
   10fb4:	00010ca1 	.word	0x00010ca1
   10fb8:	00004315 	.word	0x00004315
   10fbc:	000042ed 	.word	0x000042ed
   10fc0:	20001856 	.word	0x20001856
   10fc4:	00ffff00 	.word	0x00ffff00
   10fc8:	00070b00 	.word	0x00070b00
   10fcc:	cc9eec80 	.word	0xcc9eec80
   10fd0:	096ae380 	.word	0x096ae380
   10fd4:	0001cd8c 	.word	0x0001cd8c
   10fd8:	e78fe580 	.word	0xe78fe580
   10fdc:	06dac2c0 	.word	0x06dac2c0
   10fe0:	6863      	ldr	r3, [r4, #4]
   10fe2:	492c      	ldr	r1, [pc, #176]	; (11094 <Radio_WriteConfiguration+0x3ac>)
   10fe4:	0218      	lsls	r0, r3, #8
   10fe6:	4b2c      	ldr	r3, [pc, #176]	; (11098 <Radio_WriteConfiguration+0x3b0>)
   10fe8:	4798      	blx	r3
   10fea:	0007      	movs	r7, r0
   10fec:	0a01      	lsrs	r1, r0, #8
   10fee:	b2c9      	uxtb	r1, r1
   10ff0:	2004      	movs	r0, #4
   10ff2:	47a8      	blx	r5
   10ff4:	b2f9      	uxtb	r1, r7
   10ff6:	2005      	movs	r0, #5
   10ff8:	47a8      	blx	r5
   10ffa:	4b27      	ldr	r3, [pc, #156]	; (11098 <Radio_WriteConfiguration+0x3b0>)
   10ffc:	68a1      	ldr	r1, [r4, #8]
   10ffe:	4827      	ldr	r0, [pc, #156]	; (1109c <Radio_WriteConfiguration+0x3b4>)
   11000:	4798      	blx	r3
   11002:	0007      	movs	r7, r0
   11004:	0a01      	lsrs	r1, r0, #8
   11006:	b2c9      	uxtb	r1, r1
   11008:	2002      	movs	r0, #2
   1100a:	47a8      	blx	r5
   1100c:	b2f9      	uxtb	r1, r7
   1100e:	2003      	movs	r0, #3
   11010:	47a8      	blx	r5
   11012:	2100      	movs	r1, #0
   11014:	205d      	movs	r0, #93	; 0x5d
   11016:	47a8      	blx	r5
   11018:	8aa1      	ldrh	r1, [r4, #20]
   1101a:	2025      	movs	r0, #37	; 0x25
   1101c:	0a09      	lsrs	r1, r1, #8
   1101e:	47a8      	blx	r5
   11020:	7d21      	ldrb	r1, [r4, #20]
   11022:	2026      	movs	r0, #38	; 0x26
   11024:	47a8      	blx	r5
   11026:	219e      	movs	r1, #158	; 0x9e
   11028:	200d      	movs	r0, #13
   1102a:	47a8      	blx	r5
   1102c:	21bf      	movs	r1, #191	; 0xbf
   1102e:	2035      	movs	r0, #53	; 0x35
   11030:	47a8      	blx	r5
   11032:	200a      	movs	r0, #10
   11034:	47b0      	blx	r6
   11036:	0023      	movs	r3, r4
   11038:	3337      	adds	r3, #55	; 0x37
   1103a:	7819      	ldrb	r1, [r3, #0]
   1103c:	2360      	movs	r3, #96	; 0x60
   1103e:	0149      	lsls	r1, r1, #5
   11040:	4398      	bics	r0, r3
   11042:	4301      	orrs	r1, r0
   11044:	b2c9      	uxtb	r1, r1
   11046:	200a      	movs	r0, #10
   11048:	47a8      	blx	r5
   1104a:	1d23      	adds	r3, r4, #4
   1104c:	7fdb      	ldrb	r3, [r3, #31]
   1104e:	21c0      	movs	r1, #192	; 0xc0
   11050:	2b00      	cmp	r3, #0
   11052:	d000      	beq.n	11056 <Radio_WriteConfiguration+0x36e>
   11054:	3110      	adds	r1, #16
   11056:	2030      	movs	r0, #48	; 0x30
   11058:	47a8      	blx	r5
   1105a:	2600      	movs	r6, #0
   1105c:	1ca3      	adds	r3, r4, #2
   1105e:	7fd9      	ldrb	r1, [r3, #31]
   11060:	428e      	cmp	r6, r1
   11062:	d30d      	bcc.n	11080 <Radio_WriteConfiguration+0x398>
   11064:	2900      	cmp	r1, #0
   11066:	d003      	beq.n	11070 <Radio_WriteConfiguration+0x388>
   11068:	2310      	movs	r3, #16
   1106a:	3901      	subs	r1, #1
   1106c:	4319      	orrs	r1, r3
   1106e:	b2c9      	uxtb	r1, r1
   11070:	2027      	movs	r0, #39	; 0x27
   11072:	47a8      	blx	r5
   11074:	21ff      	movs	r1, #255	; 0xff
   11076:	203e      	movs	r0, #62	; 0x3e
   11078:	47a8      	blx	r5
   1107a:	21ff      	movs	r1, #255	; 0xff
   1107c:	203f      	movs	r0, #63	; 0x3f
   1107e:	e739      	b.n	10ef4 <Radio_WriteConfiguration+0x20c>
   11080:	0030      	movs	r0, r6
   11082:	19a3      	adds	r3, r4, r6
   11084:	3028      	adds	r0, #40	; 0x28
   11086:	7e59      	ldrb	r1, [r3, #25]
   11088:	b2c0      	uxtb	r0, r0
   1108a:	3601      	adds	r6, #1
   1108c:	47a8      	blx	r5
   1108e:	b2f6      	uxtb	r6, r6
   11090:	e7e4      	b.n	1105c <Radio_WriteConfiguration+0x374>
   11092:	46c0      	nop			; (mov r8, r8)
   11094:	00003d09 	.word	0x00003d09
   11098:	00012425 	.word	0x00012425
   1109c:	01e84800 	.word	0x01e84800

000110a0 <RADIO_getMappingAndOpmode>:
   110a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   110a2:	0006      	movs	r6, r0
   110a4:	4d06      	ldr	r5, [pc, #24]	; (110c0 <RADIO_getMappingAndOpmode+0x20>)
   110a6:	2040      	movs	r0, #64	; 0x40
   110a8:	001f      	movs	r7, r3
   110aa:	0014      	movs	r4, r2
   110ac:	9101      	str	r1, [sp, #4]
   110ae:	47a8      	blx	r5
   110b0:	4004      	ands	r4, r0
   110b2:	413c      	asrs	r4, r7
   110b4:	2001      	movs	r0, #1
   110b6:	7034      	strb	r4, [r6, #0]
   110b8:	47a8      	blx	r5
   110ba:	9b01      	ldr	r3, [sp, #4]
   110bc:	7018      	strb	r0, [r3, #0]
   110be:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   110c0:	00004315 	.word	0x00004315

000110c4 <RADIO_UnhandledInterrupt.part.0>:
   110c4:	b510      	push	{r4, lr}
   110c6:	21ff      	movs	r1, #255	; 0xff
   110c8:	2012      	movs	r0, #18
   110ca:	4b01      	ldr	r3, [pc, #4]	; (110d0 <RADIO_UnhandledInterrupt.part.0+0xc>)
   110cc:	4798      	blx	r3
   110ce:	bd10      	pop	{r4, pc}
   110d0:	000042ed 	.word	0x000042ed

000110d4 <RADIO_UnhandledInterrupt>:
   110d4:	b510      	push	{r4, lr}
   110d6:	2801      	cmp	r0, #1
   110d8:	d102      	bne.n	110e0 <RADIO_UnhandledInterrupt+0xc>
   110da:	4b05      	ldr	r3, [pc, #20]	; (110f0 <RADIO_UnhandledInterrupt+0x1c>)
   110dc:	4798      	blx	r3
   110de:	bd10      	pop	{r4, pc}
   110e0:	21ff      	movs	r1, #255	; 0xff
   110e2:	203e      	movs	r0, #62	; 0x3e
   110e4:	4c03      	ldr	r4, [pc, #12]	; (110f4 <RADIO_UnhandledInterrupt+0x20>)
   110e6:	47a0      	blx	r4
   110e8:	21ff      	movs	r1, #255	; 0xff
   110ea:	203f      	movs	r0, #63	; 0x3f
   110ec:	47a0      	blx	r4
   110ee:	e7f6      	b.n	110de <RADIO_UnhandledInterrupt+0xa>
   110f0:	000110c5 	.word	0x000110c5
   110f4:	000042ed 	.word	0x000042ed

000110f8 <RADIO_DIO0>:
   110f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
   110fa:	466b      	mov	r3, sp
   110fc:	1ddc      	adds	r4, r3, #7
   110fe:	1d9d      	adds	r5, r3, #6
   11100:	22c0      	movs	r2, #192	; 0xc0
   11102:	2306      	movs	r3, #6
   11104:	0028      	movs	r0, r5
   11106:	0021      	movs	r1, r4
   11108:	4e12      	ldr	r6, [pc, #72]	; (11154 <RADIO_DIO0+0x5c>)
   1110a:	47b0      	blx	r6
   1110c:	7823      	ldrb	r3, [r4, #0]
   1110e:	7828      	ldrb	r0, [r5, #0]
   11110:	b25a      	sxtb	r2, r3
   11112:	b2c0      	uxtb	r0, r0
   11114:	2a00      	cmp	r2, #0
   11116:	da0b      	bge.n	11130 <RADIO_DIO0+0x38>
   11118:	2800      	cmp	r0, #0
   1111a:	d004      	beq.n	11126 <RADIO_DIO0+0x2e>
   1111c:	2801      	cmp	r0, #1
   1111e:	d005      	beq.n	1112c <RADIO_DIO0+0x34>
   11120:	4b0d      	ldr	r3, [pc, #52]	; (11158 <RADIO_DIO0+0x60>)
   11122:	4798      	blx	r3
   11124:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   11126:	4b0d      	ldr	r3, [pc, #52]	; (1115c <RADIO_DIO0+0x64>)
   11128:	4798      	blx	r3
   1112a:	e7fb      	b.n	11124 <RADIO_DIO0+0x2c>
   1112c:	4b0c      	ldr	r3, [pc, #48]	; (11160 <RADIO_DIO0+0x68>)
   1112e:	e7fb      	b.n	11128 <RADIO_DIO0+0x30>
   11130:	2800      	cmp	r0, #0
   11132:	d10a      	bne.n	1114a <RADIO_DIO0+0x52>
   11134:	2207      	movs	r2, #7
   11136:	4013      	ands	r3, r2
   11138:	7023      	strb	r3, [r4, #0]
   1113a:	2b03      	cmp	r3, #3
   1113c:	d101      	bne.n	11142 <RADIO_DIO0+0x4a>
   1113e:	4b09      	ldr	r3, [pc, #36]	; (11164 <RADIO_DIO0+0x6c>)
   11140:	e7f2      	b.n	11128 <RADIO_DIO0+0x30>
   11142:	2b05      	cmp	r3, #5
   11144:	d102      	bne.n	1114c <RADIO_DIO0+0x54>
   11146:	4b08      	ldr	r3, [pc, #32]	; (11168 <RADIO_DIO0+0x70>)
   11148:	e7ee      	b.n	11128 <RADIO_DIO0+0x30>
   1114a:	2000      	movs	r0, #0
   1114c:	4b07      	ldr	r3, [pc, #28]	; (1116c <RADIO_DIO0+0x74>)
   1114e:	4798      	blx	r3
   11150:	e7e8      	b.n	11124 <RADIO_DIO0+0x2c>
   11152:	46c0      	nop			; (mov r8, r8)
   11154:	000110a1 	.word	0x000110a1
   11158:	000110c5 	.word	0x000110c5
   1115c:	0001187d 	.word	0x0001187d
   11160:	00011781 	.word	0x00011781
   11164:	000117fd 	.word	0x000117fd
   11168:	000118f9 	.word	0x000118f9
   1116c:	000110d5 	.word	0x000110d5

00011170 <RADIO_DIO1>:
   11170:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11172:	466b      	mov	r3, sp
   11174:	1ddc      	adds	r4, r3, #7
   11176:	1d9d      	adds	r5, r3, #6
   11178:	2230      	movs	r2, #48	; 0x30
   1117a:	2304      	movs	r3, #4
   1117c:	0021      	movs	r1, r4
   1117e:	0028      	movs	r0, r5
   11180:	4e11      	ldr	r6, [pc, #68]	; (111c8 <RADIO_DIO1+0x58>)
   11182:	47b0      	blx	r6
   11184:	7822      	ldrb	r2, [r4, #0]
   11186:	782b      	ldrb	r3, [r5, #0]
   11188:	b251      	sxtb	r1, r2
   1118a:	2900      	cmp	r1, #0
   1118c:	da0c      	bge.n	111a8 <RADIO_DIO1+0x38>
   1118e:	b2db      	uxtb	r3, r3
   11190:	2b00      	cmp	r3, #0
   11192:	d004      	beq.n	1119e <RADIO_DIO1+0x2e>
   11194:	2b01      	cmp	r3, #1
   11196:	d005      	beq.n	111a4 <RADIO_DIO1+0x34>
   11198:	4b0c      	ldr	r3, [pc, #48]	; (111cc <RADIO_DIO1+0x5c>)
   1119a:	4798      	blx	r3
   1119c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   1119e:	4b0c      	ldr	r3, [pc, #48]	; (111d0 <RADIO_DIO1+0x60>)
   111a0:	4798      	blx	r3
   111a2:	e7fb      	b.n	1119c <RADIO_DIO1+0x2c>
   111a4:	4b0b      	ldr	r3, [pc, #44]	; (111d4 <RADIO_DIO1+0x64>)
   111a6:	e7fb      	b.n	111a0 <RADIO_DIO1+0x30>
   111a8:	2107      	movs	r1, #7
   111aa:	b2db      	uxtb	r3, r3
   111ac:	400a      	ands	r2, r1
   111ae:	7022      	strb	r2, [r4, #0]
   111b0:	2b00      	cmp	r3, #0
   111b2:	d005      	beq.n	111c0 <RADIO_DIO1+0x50>
   111b4:	2b01      	cmp	r3, #1
   111b6:	d1f1      	bne.n	1119c <RADIO_DIO1+0x2c>
   111b8:	2a03      	cmp	r2, #3
   111ba:	d1ef      	bne.n	1119c <RADIO_DIO1+0x2c>
   111bc:	4b06      	ldr	r3, [pc, #24]	; (111d8 <RADIO_DIO1+0x68>)
   111be:	e7ef      	b.n	111a0 <RADIO_DIO1+0x30>
   111c0:	4b06      	ldr	r3, [pc, #24]	; (111dc <RADIO_DIO1+0x6c>)
   111c2:	2a05      	cmp	r2, #5
   111c4:	d1ea      	bne.n	1119c <RADIO_DIO1+0x2c>
   111c6:	e7eb      	b.n	111a0 <RADIO_DIO1+0x30>
   111c8:	000110a1 	.word	0x000110a1
   111cc:	000110c5 	.word	0x000110c5
   111d0:	00011705 	.word	0x00011705
   111d4:	0000b665 	.word	0x0000b665
   111d8:	0001152d 	.word	0x0001152d
   111dc:	00011491 	.word	0x00011491

000111e0 <RADIO_DIO2>:
   111e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   111e2:	466b      	mov	r3, sp
   111e4:	1ddc      	adds	r4, r3, #7
   111e6:	1d9d      	adds	r5, r3, #6
   111e8:	220c      	movs	r2, #12
   111ea:	2302      	movs	r3, #2
   111ec:	0021      	movs	r1, r4
   111ee:	0028      	movs	r0, r5
   111f0:	4e0b      	ldr	r6, [pc, #44]	; (11220 <RADIO_DIO2+0x40>)
   111f2:	47b0      	blx	r6
   111f4:	7823      	ldrb	r3, [r4, #0]
   111f6:	782a      	ldrb	r2, [r5, #0]
   111f8:	b259      	sxtb	r1, r3
   111fa:	2900      	cmp	r1, #0
   111fc:	da05      	bge.n	1120a <RADIO_DIO2+0x2a>
   111fe:	4b09      	ldr	r3, [pc, #36]	; (11224 <RADIO_DIO2+0x44>)
   11200:	2a02      	cmp	r2, #2
   11202:	d90a      	bls.n	1121a <RADIO_DIO2+0x3a>
   11204:	4b08      	ldr	r3, [pc, #32]	; (11228 <RADIO_DIO2+0x48>)
   11206:	4798      	blx	r3
   11208:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   1120a:	2107      	movs	r1, #7
   1120c:	400b      	ands	r3, r1
   1120e:	7023      	strb	r3, [r4, #0]
   11210:	2a03      	cmp	r2, #3
   11212:	d1f9      	bne.n	11208 <RADIO_DIO2+0x28>
   11214:	2b05      	cmp	r3, #5
   11216:	d1f7      	bne.n	11208 <RADIO_DIO2+0x28>
   11218:	4b04      	ldr	r3, [pc, #16]	; (1122c <RADIO_DIO2+0x4c>)
   1121a:	4798      	blx	r3
   1121c:	e7f4      	b.n	11208 <RADIO_DIO2+0x28>
   1121e:	46c0      	nop			; (mov r8, r8)
   11220:	000110a1 	.word	0x000110a1
   11224:	0000b665 	.word	0x0000b665
   11228:	000110c5 	.word	0x000110c5
   1122c:	00011461 	.word	0x00011461

00011230 <RADIO_DIO3>:
   11230:	b537      	push	{r0, r1, r2, r4, r5, lr}
   11232:	466b      	mov	r3, sp
   11234:	4668      	mov	r0, sp
   11236:	1ddc      	adds	r4, r3, #7
   11238:	2203      	movs	r2, #3
   1123a:	2300      	movs	r3, #0
   1123c:	0021      	movs	r1, r4
   1123e:	3006      	adds	r0, #6
   11240:	4d03      	ldr	r5, [pc, #12]	; (11250 <RADIO_DIO3+0x20>)
   11242:	47a8      	blx	r5
   11244:	7823      	ldrb	r3, [r4, #0]
   11246:	2b7f      	cmp	r3, #127	; 0x7f
   11248:	d901      	bls.n	1124e <RADIO_DIO3+0x1e>
   1124a:	4b02      	ldr	r3, [pc, #8]	; (11254 <RADIO_DIO3+0x24>)
   1124c:	4798      	blx	r3
   1124e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   11250:	000110a1 	.word	0x000110a1
   11254:	000110c5 	.word	0x000110c5

00011258 <RADIO_DIO4>:
   11258:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1125a:	466b      	mov	r3, sp
   1125c:	4668      	mov	r0, sp
   1125e:	1ddc      	adds	r4, r3, #7
   11260:	2306      	movs	r3, #6
   11262:	22c0      	movs	r2, #192	; 0xc0
   11264:	18c0      	adds	r0, r0, r3
   11266:	0021      	movs	r1, r4
   11268:	4d03      	ldr	r5, [pc, #12]	; (11278 <RADIO_DIO4+0x20>)
   1126a:	47a8      	blx	r5
   1126c:	7823      	ldrb	r3, [r4, #0]
   1126e:	2b7f      	cmp	r3, #127	; 0x7f
   11270:	d901      	bls.n	11276 <RADIO_DIO4+0x1e>
   11272:	4b02      	ldr	r3, [pc, #8]	; (1127c <RADIO_DIO4+0x24>)
   11274:	4798      	blx	r3
   11276:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   11278:	000110a1 	.word	0x000110a1
   1127c:	000110c5 	.word	0x000110c5

00011280 <RADIO_DIO5>:
   11280:	b537      	push	{r0, r1, r2, r4, r5, lr}
   11282:	466b      	mov	r3, sp
   11284:	4668      	mov	r0, sp
   11286:	1ddc      	adds	r4, r3, #7
   11288:	2230      	movs	r2, #48	; 0x30
   1128a:	2304      	movs	r3, #4
   1128c:	0021      	movs	r1, r4
   1128e:	3006      	adds	r0, #6
   11290:	4d03      	ldr	r5, [pc, #12]	; (112a0 <RADIO_DIO5+0x20>)
   11292:	47a8      	blx	r5
   11294:	7823      	ldrb	r3, [r4, #0]
   11296:	2b7f      	cmp	r3, #127	; 0x7f
   11298:	d901      	bls.n	1129e <RADIO_DIO5+0x1e>
   1129a:	4b02      	ldr	r3, [pc, #8]	; (112a4 <RADIO_DIO5+0x24>)
   1129c:	4798      	blx	r3
   1129e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   112a0:	000110a1 	.word	0x000110a1
   112a4:	000110c5 	.word	0x000110c5

000112a8 <radioPostTask>:
   112a8:	b510      	push	{r4, lr}
   112aa:	0004      	movs	r4, r0
   112ac:	4b05      	ldr	r3, [pc, #20]	; (112c4 <radioPostTask+0x1c>)
   112ae:	4798      	blx	r3
   112b0:	4b05      	ldr	r3, [pc, #20]	; (112c8 <radioPostTask+0x20>)
   112b2:	8818      	ldrh	r0, [r3, #0]
   112b4:	4320      	orrs	r0, r4
   112b6:	8018      	strh	r0, [r3, #0]
   112b8:	4b04      	ldr	r3, [pc, #16]	; (112cc <radioPostTask+0x24>)
   112ba:	4798      	blx	r3
   112bc:	2002      	movs	r0, #2
   112be:	4b04      	ldr	r3, [pc, #16]	; (112d0 <radioPostTask+0x28>)
   112c0:	4798      	blx	r3
   112c2:	bd10      	pop	{r4, pc}
   112c4:	00004565 	.word	0x00004565
   112c8:	2000100a 	.word	0x2000100a
   112cc:	00004571 	.word	0x00004571
   112d0:	0000b549 	.word	0x0000b549

000112d4 <radioClearTask>:
   112d4:	b510      	push	{r4, lr}
   112d6:	0004      	movs	r4, r0
   112d8:	4b04      	ldr	r3, [pc, #16]	; (112ec <radioClearTask+0x18>)
   112da:	4798      	blx	r3
   112dc:	4a04      	ldr	r2, [pc, #16]	; (112f0 <radioClearTask+0x1c>)
   112de:	8813      	ldrh	r3, [r2, #0]
   112e0:	43a3      	bics	r3, r4
   112e2:	8013      	strh	r3, [r2, #0]
   112e4:	4b03      	ldr	r3, [pc, #12]	; (112f4 <radioClearTask+0x20>)
   112e6:	4798      	blx	r3
   112e8:	bd10      	pop	{r4, pc}
   112ea:	46c0      	nop			; (mov r8, r8)
   112ec:	00004565 	.word	0x00004565
   112f0:	2000100a 	.word	0x2000100a
   112f4:	00004571 	.word	0x00004571

000112f8 <RADIO_TaskHandler>:
   112f8:	b570      	push	{r4, r5, r6, lr}
   112fa:	2400      	movs	r4, #0
   112fc:	4d10      	ldr	r5, [pc, #64]	; (11340 <RADIO_TaskHandler+0x48>)
   112fe:	2601      	movs	r6, #1
   11300:	882b      	ldrh	r3, [r5, #0]
   11302:	42a3      	cmp	r3, r4
   11304:	d015      	beq.n	11332 <RADIO_TaskHandler+0x3a>
   11306:	882b      	ldrh	r3, [r5, #0]
   11308:	4123      	asrs	r3, r4
   1130a:	4233      	tst	r3, r6
   1130c:	d013      	beq.n	11336 <RADIO_TaskHandler+0x3e>
   1130e:	40a6      	lsls	r6, r4
   11310:	4b0c      	ldr	r3, [pc, #48]	; (11344 <RADIO_TaskHandler+0x4c>)
   11312:	4798      	blx	r3
   11314:	882b      	ldrh	r3, [r5, #0]
   11316:	00a4      	lsls	r4, r4, #2
   11318:	43b3      	bics	r3, r6
   1131a:	802b      	strh	r3, [r5, #0]
   1131c:	4b0a      	ldr	r3, [pc, #40]	; (11348 <RADIO_TaskHandler+0x50>)
   1131e:	4798      	blx	r3
   11320:	4b0a      	ldr	r3, [pc, #40]	; (1134c <RADIO_TaskHandler+0x54>)
   11322:	58e3      	ldr	r3, [r4, r3]
   11324:	4798      	blx	r3
   11326:	882b      	ldrh	r3, [r5, #0]
   11328:	2b00      	cmp	r3, #0
   1132a:	d002      	beq.n	11332 <RADIO_TaskHandler+0x3a>
   1132c:	2002      	movs	r0, #2
   1132e:	4b08      	ldr	r3, [pc, #32]	; (11350 <RADIO_TaskHandler+0x58>)
   11330:	4798      	blx	r3
   11332:	2000      	movs	r0, #0
   11334:	bd70      	pop	{r4, r5, r6, pc}
   11336:	3401      	adds	r4, #1
   11338:	2c05      	cmp	r4, #5
   1133a:	d1e4      	bne.n	11306 <RADIO_TaskHandler+0xe>
   1133c:	e7f9      	b.n	11332 <RADIO_TaskHandler+0x3a>
   1133e:	46c0      	nop			; (mov r8, r8)
   11340:	2000100a 	.word	0x2000100a
   11344:	00004565 	.word	0x00004565
   11348:	00004571 	.word	0x00004571
   1134c:	0001cd90 	.word	0x0001cd90
   11350:	0000b549 	.word	0x0000b549

00011354 <RadioSetState>:
   11354:	4b01      	ldr	r3, [pc, #4]	; (1135c <RadioSetState+0x8>)
   11356:	7018      	strb	r0, [r3, #0]
   11358:	4770      	bx	lr
   1135a:	46c0      	nop			; (mov r8, r8)
   1135c:	20001e5f 	.word	0x20001e5f

00011360 <RADIO_GetState>:
   11360:	4b01      	ldr	r3, [pc, #4]	; (11368 <RADIO_GetState+0x8>)
   11362:	7818      	ldrb	r0, [r3, #0]
   11364:	b2c0      	uxtb	r0, r0
   11366:	4770      	bx	lr
   11368:	20001e5f 	.word	0x20001e5f

0001136c <RADIO_SetCallbackBitmask>:
   1136c:	4a02      	ldr	r2, [pc, #8]	; (11378 <RADIO_SetCallbackBitmask+0xc>)
   1136e:	7813      	ldrb	r3, [r2, #0]
   11370:	4318      	orrs	r0, r3
   11372:	7010      	strb	r0, [r2, #0]
   11374:	4770      	bx	lr
   11376:	46c0      	nop			; (mov r8, r8)
   11378:	20001e5e 	.word	0x20001e5e

0001137c <RADIO_Transmit>:
   1137c:	b570      	push	{r4, r5, r6, lr}
   1137e:	4d10      	ldr	r5, [pc, #64]	; (113c0 <RADIO_Transmit+0x44>)
   11380:	0006      	movs	r6, r0
   11382:	782b      	ldrb	r3, [r5, #0]
   11384:	2004      	movs	r0, #4
   11386:	2b01      	cmp	r3, #1
   11388:	d118      	bne.n	113bc <RADIO_Transmit+0x40>
   1138a:	4c0e      	ldr	r4, [pc, #56]	; (113c4 <RADIO_Transmit+0x48>)
   1138c:	0023      	movs	r3, r4
   1138e:	332f      	adds	r3, #47	; 0x2f
   11390:	7818      	ldrb	r0, [r3, #0]
   11392:	4b0d      	ldr	r3, [pc, #52]	; (113c8 <RADIO_Transmit+0x4c>)
   11394:	4798      	blx	r3
   11396:	4b0d      	ldr	r3, [pc, #52]	; (113cc <RADIO_Transmit+0x50>)
   11398:	7832      	ldrb	r2, [r6, #0]
   1139a:	6871      	ldr	r1, [r6, #4]
   1139c:	701a      	strb	r2, [r3, #0]
   1139e:	4b0c      	ldr	r3, [pc, #48]	; (113d0 <RADIO_Transmit+0x54>)
   113a0:	3434      	adds	r4, #52	; 0x34
   113a2:	6019      	str	r1, [r3, #0]
   113a4:	7821      	ldrb	r1, [r4, #0]
   113a6:	2302      	movs	r3, #2
   113a8:	2900      	cmp	r1, #0
   113aa:	d102      	bne.n	113b2 <RADIO_Transmit+0x36>
   113ac:	0018      	movs	r0, r3
   113ae:	2a3f      	cmp	r2, #63	; 0x3f
   113b0:	d804      	bhi.n	113bc <RADIO_Transmit+0x40>
   113b2:	702b      	strb	r3, [r5, #0]
   113b4:	2004      	movs	r0, #4
   113b6:	4b07      	ldr	r3, [pc, #28]	; (113d4 <RADIO_Transmit+0x58>)
   113b8:	4798      	blx	r3
   113ba:	2000      	movs	r0, #0
   113bc:	bd70      	pop	{r4, r5, r6, pc}
   113be:	46c0      	nop			; (mov r8, r8)
   113c0:	20001e5f 	.word	0x20001e5f
   113c4:	20001820 	.word	0x20001820
   113c8:	0000b1cd 	.word	0x0000b1cd
   113cc:	2000101c 	.word	0x2000101c
   113d0:	20001018 	.word	0x20001018
   113d4:	000112a9 	.word	0x000112a9

000113d8 <Radio_FSKTxPayloadHandler>:
   113d8:	b570      	push	{r4, r5, r6, lr}
   113da:	4b1c      	ldr	r3, [pc, #112]	; (1144c <Radio_FSKTxPayloadHandler+0x74>)
   113dc:	000d      	movs	r5, r1
   113de:	4798      	blx	r3
   113e0:	4c1b      	ldr	r4, [pc, #108]	; (11450 <Radio_FSKTxPayloadHandler+0x78>)
   113e2:	3458      	adds	r4, #88	; 0x58
   113e4:	7820      	ldrb	r0, [r4, #0]
   113e6:	b2c0      	uxtb	r0, r0
   113e8:	2800      	cmp	r0, #0
   113ea:	d112      	bne.n	11412 <Radio_FSKTxPayloadHandler+0x3a>
   113ec:	2d00      	cmp	r5, #0
   113ee:	d007      	beq.n	11400 <Radio_FSKTxPayloadHandler+0x28>
   113f0:	4918      	ldr	r1, [pc, #96]	; (11454 <Radio_FSKTxPayloadHandler+0x7c>)
   113f2:	4b19      	ldr	r3, [pc, #100]	; (11458 <Radio_FSKTxPayloadHandler+0x80>)
   113f4:	2d3e      	cmp	r5, #62	; 0x3e
   113f6:	d806      	bhi.n	11406 <Radio_FSKTxPayloadHandler+0x2e>
   113f8:	002a      	movs	r2, r5
   113fa:	6809      	ldr	r1, [r1, #0]
   113fc:	4798      	blx	r3
   113fe:	7025      	strb	r5, [r4, #0]
   11400:	4b16      	ldr	r3, [pc, #88]	; (1145c <Radio_FSKTxPayloadHandler+0x84>)
   11402:	4798      	blx	r3
   11404:	bd70      	pop	{r4, r5, r6, pc}
   11406:	223f      	movs	r2, #63	; 0x3f
   11408:	6809      	ldr	r1, [r1, #0]
   1140a:	4798      	blx	r3
   1140c:	233f      	movs	r3, #63	; 0x3f
   1140e:	7023      	strb	r3, [r4, #0]
   11410:	e7f6      	b.n	11400 <Radio_FSKTxPayloadHandler+0x28>
   11412:	7823      	ldrb	r3, [r4, #0]
   11414:	429d      	cmp	r5, r3
   11416:	d0f3      	beq.n	11400 <Radio_FSKTxPayloadHandler+0x28>
   11418:	7822      	ldrb	r2, [r4, #0]
   1141a:	480e      	ldr	r0, [pc, #56]	; (11454 <Radio_FSKTxPayloadHandler+0x7c>)
   1141c:	1aaa      	subs	r2, r5, r2
   1141e:	b2d2      	uxtb	r2, r2
   11420:	4b0d      	ldr	r3, [pc, #52]	; (11458 <Radio_FSKTxPayloadHandler+0x80>)
   11422:	2a3f      	cmp	r2, #63	; 0x3f
   11424:	d807      	bhi.n	11436 <Radio_FSKTxPayloadHandler+0x5e>
   11426:	7826      	ldrb	r6, [r4, #0]
   11428:	7822      	ldrb	r2, [r4, #0]
   1142a:	6801      	ldr	r1, [r0, #0]
   1142c:	1aaa      	subs	r2, r5, r2
   1142e:	b2d2      	uxtb	r2, r2
   11430:	1989      	adds	r1, r1, r6
   11432:	2000      	movs	r0, #0
   11434:	e7e2      	b.n	113fc <Radio_FSKTxPayloadHandler+0x24>
   11436:	7822      	ldrb	r2, [r4, #0]
   11438:	6801      	ldr	r1, [r0, #0]
   1143a:	2000      	movs	r0, #0
   1143c:	1889      	adds	r1, r1, r2
   1143e:	223f      	movs	r2, #63	; 0x3f
   11440:	4798      	blx	r3
   11442:	7823      	ldrb	r3, [r4, #0]
   11444:	333f      	adds	r3, #63	; 0x3f
   11446:	b2db      	uxtb	r3, r3
   11448:	e7e1      	b.n	1140e <Radio_FSKTxPayloadHandler+0x36>
   1144a:	46c0      	nop			; (mov r8, r8)
   1144c:	00000e59 	.word	0x00000e59
   11450:	20001820 	.word	0x20001820
   11454:	20001018 	.word	0x20001018
   11458:	00004341 	.word	0x00004341
   1145c:	00000e99 	.word	0x00000e99

00011460 <RADIO_FSKSyncAddr>:
   11460:	4b08      	ldr	r3, [pc, #32]	; (11484 <RADIO_FSKSyncAddr+0x24>)
   11462:	b510      	push	{r4, lr}
   11464:	4798      	blx	r3
   11466:	4b08      	ldr	r3, [pc, #32]	; (11488 <RADIO_FSKSyncAddr+0x28>)
   11468:	001a      	movs	r2, r3
   1146a:	3234      	adds	r2, #52	; 0x34
   1146c:	7812      	ldrb	r2, [r2, #0]
   1146e:	2a00      	cmp	r2, #0
   11470:	d104      	bne.n	1147c <RADIO_FSKSyncAddr+0x1c>
   11472:	0019      	movs	r1, r3
   11474:	3358      	adds	r3, #88	; 0x58
   11476:	312c      	adds	r1, #44	; 0x2c
   11478:	700a      	strb	r2, [r1, #0]
   1147a:	701a      	strb	r2, [r3, #0]
   1147c:	4b03      	ldr	r3, [pc, #12]	; (1148c <RADIO_FSKSyncAddr+0x2c>)
   1147e:	4798      	blx	r3
   11480:	bd10      	pop	{r4, pc}
   11482:	46c0      	nop			; (mov r8, r8)
   11484:	00000e59 	.word	0x00000e59
   11488:	20001820 	.word	0x20001820
   1148c:	00000e99 	.word	0x00000e99

00011490 <RADIO_FSKFifoLevel>:
   11490:	b570      	push	{r4, r5, r6, lr}
   11492:	4b22      	ldr	r3, [pc, #136]	; (1151c <RADIO_FSKFifoLevel+0x8c>)
   11494:	4798      	blx	r3
   11496:	4d22      	ldr	r5, [pc, #136]	; (11520 <RADIO_FSKFifoLevel+0x90>)
   11498:	002a      	movs	r2, r5
   1149a:	002b      	movs	r3, r5
   1149c:	322c      	adds	r2, #44	; 0x2c
   1149e:	3358      	adds	r3, #88	; 0x58
   114a0:	7810      	ldrb	r0, [r2, #0]
   114a2:	7819      	ldrb	r1, [r3, #0]
   114a4:	4288      	cmp	r0, r1
   114a6:	d105      	bne.n	114b4 <RADIO_FSKFifoLevel+0x24>
   114a8:	7812      	ldrb	r2, [r2, #0]
   114aa:	2a00      	cmp	r2, #0
   114ac:	d002      	beq.n	114b4 <RADIO_FSKFifoLevel+0x24>
   114ae:	781b      	ldrb	r3, [r3, #0]
   114b0:	2b00      	cmp	r3, #0
   114b2:	d11f      	bne.n	114f4 <RADIO_FSKFifoLevel+0x64>
   114b4:	0029      	movs	r1, r5
   114b6:	312c      	adds	r1, #44	; 0x2c
   114b8:	7808      	ldrb	r0, [r1, #0]
   114ba:	b2c0      	uxtb	r0, r0
   114bc:	2800      	cmp	r0, #0
   114be:	d102      	bne.n	114c6 <RADIO_FSKFifoLevel+0x36>
   114c0:	2201      	movs	r2, #1
   114c2:	4b18      	ldr	r3, [pc, #96]	; (11524 <RADIO_FSKFifoLevel+0x94>)
   114c4:	4798      	blx	r3
   114c6:	002e      	movs	r6, r5
   114c8:	002c      	movs	r4, r5
   114ca:	362c      	adds	r6, #44	; 0x2c
   114cc:	3458      	adds	r4, #88	; 0x58
   114ce:	7833      	ldrb	r3, [r6, #0]
   114d0:	7822      	ldrb	r2, [r4, #0]
   114d2:	1a9b      	subs	r3, r3, r2
   114d4:	b2db      	uxtb	r3, r3
   114d6:	2b3e      	cmp	r3, #62	; 0x3e
   114d8:	d80f      	bhi.n	114fa <RADIO_FSKFifoLevel+0x6a>
   114da:	7823      	ldrb	r3, [r4, #0]
   114dc:	7832      	ldrb	r2, [r6, #0]
   114de:	7821      	ldrb	r1, [r4, #0]
   114e0:	2000      	movs	r0, #0
   114e2:	1a52      	subs	r2, r2, r1
   114e4:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   114e6:	b2d2      	uxtb	r2, r2
   114e8:	18c9      	adds	r1, r1, r3
   114ea:	4b0e      	ldr	r3, [pc, #56]	; (11524 <RADIO_FSKFifoLevel+0x94>)
   114ec:	4798      	blx	r3
   114ee:	7833      	ldrb	r3, [r6, #0]
   114f0:	b2db      	uxtb	r3, r3
   114f2:	7023      	strb	r3, [r4, #0]
   114f4:	4b0c      	ldr	r3, [pc, #48]	; (11528 <RADIO_FSKFifoLevel+0x98>)
   114f6:	4798      	blx	r3
   114f8:	bd70      	pop	{r4, r5, r6, pc}
   114fa:	7833      	ldrb	r3, [r6, #0]
   114fc:	7822      	ldrb	r2, [r4, #0]
   114fe:	1a9b      	subs	r3, r3, r2
   11500:	b2db      	uxtb	r3, r3
   11502:	2b3f      	cmp	r3, #63	; 0x3f
   11504:	d9f6      	bls.n	114f4 <RADIO_FSKFifoLevel+0x64>
   11506:	7823      	ldrb	r3, [r4, #0]
   11508:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   1150a:	223f      	movs	r2, #63	; 0x3f
   1150c:	18c9      	adds	r1, r1, r3
   1150e:	2000      	movs	r0, #0
   11510:	4b04      	ldr	r3, [pc, #16]	; (11524 <RADIO_FSKFifoLevel+0x94>)
   11512:	4798      	blx	r3
   11514:	7823      	ldrb	r3, [r4, #0]
   11516:	333f      	adds	r3, #63	; 0x3f
   11518:	e7ea      	b.n	114f0 <RADIO_FSKFifoLevel+0x60>
   1151a:	46c0      	nop			; (mov r8, r8)
   1151c:	00000e59 	.word	0x00000e59
   11520:	20001820 	.word	0x20001820
   11524:	00004381 	.word	0x00004381
   11528:	00000e99 	.word	0x00000e99

0001152c <RADIO_FSKFifoEmpty>:
   1152c:	b510      	push	{r4, lr}
   1152e:	4b03      	ldr	r3, [pc, #12]	; (1153c <RADIO_FSKFifoEmpty+0x10>)
   11530:	7819      	ldrb	r1, [r3, #0]
   11532:	4b03      	ldr	r3, [pc, #12]	; (11540 <RADIO_FSKFifoEmpty+0x14>)
   11534:	6818      	ldr	r0, [r3, #0]
   11536:	4b03      	ldr	r3, [pc, #12]	; (11544 <RADIO_FSKFifoEmpty+0x18>)
   11538:	4798      	blx	r3
   1153a:	bd10      	pop	{r4, pc}
   1153c:	2000101c 	.word	0x2000101c
   11540:	20001018 	.word	0x20001018
   11544:	000113d9 	.word	0x000113d9

00011548 <RADIO_GetData>:
   11548:	4b03      	ldr	r3, [pc, #12]	; (11558 <RADIO_GetData+0x10>)
   1154a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1154c:	332c      	adds	r3, #44	; 0x2c
   1154e:	6002      	str	r2, [r0, #0]
   11550:	781b      	ldrb	r3, [r3, #0]
   11552:	2000      	movs	r0, #0
   11554:	800b      	strh	r3, [r1, #0]
   11556:	4770      	bx	lr
   11558:	20001820 	.word	0x20001820

0001155c <Radio_EnableRfControl>:
   1155c:	b510      	push	{r4, lr}
   1155e:	4b08      	ldr	r3, [pc, #32]	; (11580 <Radio_EnableRfControl+0x24>)
   11560:	0001      	movs	r1, r0
   11562:	681a      	ldr	r2, [r3, #0]
   11564:	4807      	ldr	r0, [pc, #28]	; (11584 <Radio_EnableRfControl+0x28>)
   11566:	4c08      	ldr	r4, [pc, #32]	; (11588 <Radio_EnableRfControl+0x2c>)
   11568:	1812      	adds	r2, r2, r0
   1156a:	2000      	movs	r0, #0
   1156c:	42a2      	cmp	r2, r4
   1156e:	d804      	bhi.n	1157a <Radio_EnableRfControl+0x1e>
   11570:	3305      	adds	r3, #5
   11572:	7fdb      	ldrb	r3, [r3, #31]
   11574:	1e58      	subs	r0, r3, #1
   11576:	4183      	sbcs	r3, r0
   11578:	1c58      	adds	r0, r3, #1
   1157a:	4b04      	ldr	r3, [pc, #16]	; (1158c <Radio_EnableRfControl+0x30>)
   1157c:	4798      	blx	r3
   1157e:	bd10      	pop	{r4, pc}
   11580:	20001820 	.word	0x20001820
   11584:	cc9eec80 	.word	0xcc9eec80
   11588:	096ae380 	.word	0x096ae380
   1158c:	000043ed 	.word	0x000043ed

00011590 <RADIO_RxHandler>:
   11590:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11592:	4b33      	ldr	r3, [pc, #204]	; (11660 <RADIO_RxHandler+0xd0>)
   11594:	2000      	movs	r0, #0
   11596:	4798      	blx	r3
   11598:	4e32      	ldr	r6, [pc, #200]	; (11664 <RADIO_RxHandler+0xd4>)
   1159a:	4b33      	ldr	r3, [pc, #204]	; (11668 <RADIO_RxHandler+0xd8>)
   1159c:	8830      	ldrh	r0, [r6, #0]
   1159e:	2800      	cmp	r0, #0
   115a0:	d100      	bne.n	115a4 <RADIO_RxHandler+0x14>
   115a2:	3004      	adds	r0, #4
   115a4:	4798      	blx	r3
   115a6:	4c31      	ldr	r4, [pc, #196]	; (1166c <RADIO_RxHandler+0xdc>)
   115a8:	4d31      	ldr	r5, [pc, #196]	; (11670 <RADIO_RxHandler+0xe0>)
   115aa:	0023      	movs	r3, r4
   115ac:	3334      	adds	r3, #52	; 0x34
   115ae:	7819      	ldrb	r1, [r3, #0]
   115b0:	2901      	cmp	r1, #1
   115b2:	d122      	bne.n	115fa <RADIO_RxHandler+0x6a>
   115b4:	2022      	movs	r0, #34	; 0x22
   115b6:	47a8      	blx	r5
   115b8:	2100      	movs	r1, #0
   115ba:	2040      	movs	r0, #64	; 0x40
   115bc:	47a8      	blx	r5
   115be:	2100      	movs	r1, #0
   115c0:	2041      	movs	r0, #65	; 0x41
   115c2:	47a8      	blx	r5
   115c4:	8832      	ldrh	r2, [r6, #0]
   115c6:	4b2b      	ldr	r3, [pc, #172]	; (11674 <RADIO_RxHandler+0xe4>)
   115c8:	2a00      	cmp	r2, #0
   115ca:	d131      	bne.n	11630 <RADIO_RxHandler+0xa0>
   115cc:	0021      	movs	r1, r4
   115ce:	2005      	movs	r0, #5
   115d0:	3134      	adds	r1, #52	; 0x34
   115d2:	7809      	ldrb	r1, [r1, #0]
   115d4:	4798      	blx	r3
   115d6:	68e3      	ldr	r3, [r4, #12]
   115d8:	2b00      	cmp	r3, #0
   115da:	d00c      	beq.n	115f6 <RADIO_RxHandler+0x66>
   115dc:	8832      	ldrh	r2, [r6, #0]
   115de:	2a00      	cmp	r2, #0
   115e0:	d009      	beq.n	115f6 <RADIO_RxHandler+0x66>
   115e2:	21fa      	movs	r1, #250	; 0xfa
   115e4:	2200      	movs	r2, #0
   115e6:	342f      	adds	r4, #47	; 0x2f
   115e8:	0089      	lsls	r1, r1, #2
   115ea:	7820      	ldrb	r0, [r4, #0]
   115ec:	4359      	muls	r1, r3
   115ee:	9200      	str	r2, [sp, #0]
   115f0:	4b21      	ldr	r3, [pc, #132]	; (11678 <RADIO_RxHandler+0xe8>)
   115f2:	4c22      	ldr	r4, [pc, #136]	; (1167c <RADIO_RxHandler+0xec>)
   115f4:	47a0      	blx	r4
   115f6:	2000      	movs	r0, #0
   115f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   115fa:	0023      	movs	r3, r4
   115fc:	3338      	adds	r3, #56	; 0x38
   115fe:	7819      	ldrb	r1, [r3, #0]
   11600:	2012      	movs	r0, #18
   11602:	47a8      	blx	r5
   11604:	0023      	movs	r3, r4
   11606:	3339      	adds	r3, #57	; 0x39
   11608:	7819      	ldrb	r1, [r3, #0]
   1160a:	2013      	movs	r0, #19
   1160c:	47a8      	blx	r5
   1160e:	210c      	movs	r1, #12
   11610:	2040      	movs	r0, #64	; 0x40
   11612:	47a8      	blx	r5
   11614:	2100      	movs	r1, #0
   11616:	2041      	movs	r0, #65	; 0x41
   11618:	47a8      	blx	r5
   1161a:	0022      	movs	r2, r4
   1161c:	2300      	movs	r3, #0
   1161e:	3256      	adds	r2, #86	; 0x56
   11620:	8013      	strh	r3, [r2, #0]
   11622:	0022      	movs	r2, r4
   11624:	322c      	adds	r2, #44	; 0x2c
   11626:	7013      	strb	r3, [r2, #0]
   11628:	0022      	movs	r2, r4
   1162a:	3258      	adds	r2, #88	; 0x58
   1162c:	7013      	strb	r3, [r2, #0]
   1162e:	e7c9      	b.n	115c4 <RADIO_RxHandler+0x34>
   11630:	0022      	movs	r2, r4
   11632:	3234      	adds	r2, #52	; 0x34
   11634:	7811      	ldrb	r1, [r2, #0]
   11636:	2200      	movs	r2, #0
   11638:	2901      	cmp	r1, #1
   1163a:	d101      	bne.n	11640 <RADIO_RxHandler+0xb0>
   1163c:	2006      	movs	r0, #6
   1163e:	e7c9      	b.n	115d4 <RADIO_RxHandler+0x44>
   11640:	0011      	movs	r1, r2
   11642:	2005      	movs	r0, #5
   11644:	4798      	blx	r3
   11646:	21fa      	movs	r1, #250	; 0xfa
   11648:	8833      	ldrh	r3, [r6, #0]
   1164a:	0089      	lsls	r1, r1, #2
   1164c:	4359      	muls	r1, r3
   1164e:	0023      	movs	r3, r4
   11650:	2200      	movs	r2, #0
   11652:	332e      	adds	r3, #46	; 0x2e
   11654:	7818      	ldrb	r0, [r3, #0]
   11656:	4d09      	ldr	r5, [pc, #36]	; (1167c <RADIO_RxHandler+0xec>)
   11658:	9200      	str	r2, [sp, #0]
   1165a:	4b09      	ldr	r3, [pc, #36]	; (11680 <RADIO_RxHandler+0xf0>)
   1165c:	47a8      	blx	r5
   1165e:	e7ba      	b.n	115d6 <RADIO_RxHandler+0x46>
   11660:	0001155d 	.word	0x0001155d
   11664:	2000100e 	.word	0x2000100e
   11668:	00010ce9 	.word	0x00010ce9
   1166c:	20001820 	.word	0x20001820
   11670:	000042ed 	.word	0x000042ed
   11674:	0000b581 	.word	0x0000b581
   11678:	000116b9 	.word	0x000116b9
   1167c:	0000aeb5 	.word	0x0000aeb5
   11680:	00011749 	.word	0x00011749

00011684 <Radio_DisableRfControl>:
   11684:	b510      	push	{r4, lr}
   11686:	4b08      	ldr	r3, [pc, #32]	; (116a8 <Radio_DisableRfControl+0x24>)
   11688:	0001      	movs	r1, r0
   1168a:	681a      	ldr	r2, [r3, #0]
   1168c:	4807      	ldr	r0, [pc, #28]	; (116ac <Radio_DisableRfControl+0x28>)
   1168e:	4c08      	ldr	r4, [pc, #32]	; (116b0 <Radio_DisableRfControl+0x2c>)
   11690:	1812      	adds	r2, r2, r0
   11692:	2000      	movs	r0, #0
   11694:	42a2      	cmp	r2, r4
   11696:	d804      	bhi.n	116a2 <Radio_DisableRfControl+0x1e>
   11698:	3305      	adds	r3, #5
   1169a:	7fdb      	ldrb	r3, [r3, #31]
   1169c:	1e58      	subs	r0, r3, #1
   1169e:	4183      	sbcs	r3, r0
   116a0:	1c58      	adds	r0, r3, #1
   116a2:	4b04      	ldr	r3, [pc, #16]	; (116b4 <Radio_DisableRfControl+0x30>)
   116a4:	4798      	blx	r3
   116a6:	bd10      	pop	{r4, pc}
   116a8:	20001820 	.word	0x20001820
   116ac:	cc9eec80 	.word	0xcc9eec80
   116b0:	096ae380 	.word	0x096ae380
   116b4:	00004415 	.word	0x00004415

000116b8 <Radio_WatchdogTimeout>:
   116b8:	b510      	push	{r4, lr}
   116ba:	4b0e      	ldr	r3, [pc, #56]	; (116f4 <Radio_WatchdogTimeout+0x3c>)
   116bc:	781a      	ldrb	r2, [r3, #0]
   116be:	2a04      	cmp	r2, #4
   116c0:	d10b      	bne.n	116da <Radio_WatchdogTimeout+0x22>
   116c2:	2320      	movs	r3, #32
   116c4:	4a0c      	ldr	r2, [pc, #48]	; (116f8 <Radio_WatchdogTimeout+0x40>)
   116c6:	2000      	movs	r0, #0
   116c8:	8811      	ldrh	r1, [r2, #0]
   116ca:	430b      	orrs	r3, r1
   116cc:	8013      	strh	r3, [r2, #0]
   116ce:	4b0b      	ldr	r3, [pc, #44]	; (116fc <Radio_WatchdogTimeout+0x44>)
   116d0:	4798      	blx	r3
   116d2:	2002      	movs	r0, #2
   116d4:	4b0a      	ldr	r3, [pc, #40]	; (11700 <Radio_WatchdogTimeout+0x48>)
   116d6:	4798      	blx	r3
   116d8:	bd10      	pop	{r4, pc}
   116da:	781b      	ldrb	r3, [r3, #0]
   116dc:	2b02      	cmp	r3, #2
   116de:	d1fb      	bne.n	116d8 <Radio_WatchdogTimeout+0x20>
   116e0:	4a05      	ldr	r2, [pc, #20]	; (116f8 <Radio_WatchdogTimeout+0x40>)
   116e2:	330e      	adds	r3, #14
   116e4:	8811      	ldrh	r1, [r2, #0]
   116e6:	2001      	movs	r0, #1
   116e8:	430b      	orrs	r3, r1
   116ea:	8013      	strh	r3, [r2, #0]
   116ec:	4b03      	ldr	r3, [pc, #12]	; (116fc <Radio_WatchdogTimeout+0x44>)
   116ee:	4798      	blx	r3
   116f0:	2001      	movs	r0, #1
   116f2:	e7ef      	b.n	116d4 <Radio_WatchdogTimeout+0x1c>
   116f4:	20001e5f 	.word	0x20001e5f
   116f8:	20001e5c 	.word	0x20001e5c
   116fc:	00011685 	.word	0x00011685
   11700:	000112a9 	.word	0x000112a9

00011704 <RADIO_RxTimeout>:
   11704:	b510      	push	{r4, lr}
   11706:	4b0a      	ldr	r3, [pc, #40]	; (11730 <RADIO_RxTimeout+0x2c>)
   11708:	332f      	adds	r3, #47	; 0x2f
   1170a:	7818      	ldrb	r0, [r3, #0]
   1170c:	4b09      	ldr	r3, [pc, #36]	; (11734 <RADIO_RxTimeout+0x30>)
   1170e:	4798      	blx	r3
   11710:	2000      	movs	r0, #0
   11712:	4b09      	ldr	r3, [pc, #36]	; (11738 <RADIO_RxTimeout+0x34>)
   11714:	4798      	blx	r3
   11716:	2180      	movs	r1, #128	; 0x80
   11718:	2012      	movs	r0, #18
   1171a:	4b08      	ldr	r3, [pc, #32]	; (1173c <RADIO_RxTimeout+0x38>)
   1171c:	4798      	blx	r3
   1171e:	2340      	movs	r3, #64	; 0x40
   11720:	4a07      	ldr	r2, [pc, #28]	; (11740 <RADIO_RxTimeout+0x3c>)
   11722:	2002      	movs	r0, #2
   11724:	8811      	ldrh	r1, [r2, #0]
   11726:	430b      	orrs	r3, r1
   11728:	8013      	strh	r3, [r2, #0]
   1172a:	4b06      	ldr	r3, [pc, #24]	; (11744 <RADIO_RxTimeout+0x40>)
   1172c:	4798      	blx	r3
   1172e:	bd10      	pop	{r4, pc}
   11730:	20001820 	.word	0x20001820
   11734:	0000b1cd 	.word	0x0000b1cd
   11738:	00011685 	.word	0x00011685
   1173c:	000042ed 	.word	0x000042ed
   11740:	20001e5c 	.word	0x20001e5c
   11744:	000112a9 	.word	0x000112a9

00011748 <Radio_RxFSKTimeout>:
   11748:	b510      	push	{r4, lr}
   1174a:	4b08      	ldr	r3, [pc, #32]	; (1176c <Radio_RxFSKTimeout+0x24>)
   1174c:	332f      	adds	r3, #47	; 0x2f
   1174e:	7818      	ldrb	r0, [r3, #0]
   11750:	4b07      	ldr	r3, [pc, #28]	; (11770 <Radio_RxFSKTimeout+0x28>)
   11752:	4798      	blx	r3
   11754:	2000      	movs	r0, #0
   11756:	4b07      	ldr	r3, [pc, #28]	; (11774 <Radio_RxFSKTimeout+0x2c>)
   11758:	4798      	blx	r3
   1175a:	2380      	movs	r3, #128	; 0x80
   1175c:	4a06      	ldr	r2, [pc, #24]	; (11778 <Radio_RxFSKTimeout+0x30>)
   1175e:	2002      	movs	r0, #2
   11760:	8811      	ldrh	r1, [r2, #0]
   11762:	430b      	orrs	r3, r1
   11764:	8013      	strh	r3, [r2, #0]
   11766:	4b05      	ldr	r3, [pc, #20]	; (1177c <Radio_RxFSKTimeout+0x34>)
   11768:	4798      	blx	r3
   1176a:	bd10      	pop	{r4, pc}
   1176c:	20001820 	.word	0x20001820
   11770:	0000b1cd 	.word	0x0000b1cd
   11774:	00011685 	.word	0x00011685
   11778:	20001e5c 	.word	0x20001e5c
   1177c:	000112a9 	.word	0x000112a9

00011780 <RADIO_TxDone>:
   11780:	b570      	push	{r4, r5, r6, lr}
   11782:	4b14      	ldr	r3, [pc, #80]	; (117d4 <RADIO_TxDone+0x54>)
   11784:	332f      	adds	r3, #47	; 0x2f
   11786:	7818      	ldrb	r0, [r3, #0]
   11788:	4b13      	ldr	r3, [pc, #76]	; (117d8 <RADIO_TxDone+0x58>)
   1178a:	4798      	blx	r3
   1178c:	2001      	movs	r0, #1
   1178e:	4b13      	ldr	r3, [pc, #76]	; (117dc <RADIO_TxDone+0x5c>)
   11790:	4798      	blx	r3
   11792:	4b13      	ldr	r3, [pc, #76]	; (117e0 <RADIO_TxDone+0x60>)
   11794:	2108      	movs	r1, #8
   11796:	2012      	movs	r0, #18
   11798:	4798      	blx	r3
   1179a:	4b12      	ldr	r3, [pc, #72]	; (117e4 <RADIO_TxDone+0x64>)
   1179c:	781a      	ldrb	r2, [r3, #0]
   1179e:	4b12      	ldr	r3, [pc, #72]	; (117e8 <RADIO_TxDone+0x68>)
   117a0:	2a02      	cmp	r2, #2
   117a2:	d002      	beq.n	117aa <RADIO_TxDone+0x2a>
   117a4:	881a      	ldrh	r2, [r3, #0]
   117a6:	0692      	lsls	r2, r2, #26
   117a8:	d413      	bmi.n	117d2 <RADIO_TxDone+0x52>
   117aa:	2001      	movs	r0, #1
   117ac:	881a      	ldrh	r2, [r3, #0]
   117ae:	4302      	orrs	r2, r0
   117b0:	801a      	strh	r2, [r3, #0]
   117b2:	4b0e      	ldr	r3, [pc, #56]	; (117ec <RADIO_TxDone+0x6c>)
   117b4:	4798      	blx	r3
   117b6:	4b0e      	ldr	r3, [pc, #56]	; (117f0 <RADIO_TxDone+0x70>)
   117b8:	4798      	blx	r3
   117ba:	4c0e      	ldr	r4, [pc, #56]	; (117f4 <RADIO_TxDone+0x74>)
   117bc:	4d0e      	ldr	r5, [pc, #56]	; (117f8 <RADIO_TxDone+0x78>)
   117be:	6822      	ldr	r2, [r4, #0]
   117c0:	6863      	ldr	r3, [r4, #4]
   117c2:	1a80      	subs	r0, r0, r2
   117c4:	4199      	sbcs	r1, r3
   117c6:	22fa      	movs	r2, #250	; 0xfa
   117c8:	2300      	movs	r3, #0
   117ca:	0092      	lsls	r2, r2, #2
   117cc:	47a8      	blx	r5
   117ce:	6020      	str	r0, [r4, #0]
   117d0:	6061      	str	r1, [r4, #4]
   117d2:	bd70      	pop	{r4, r5, r6, pc}
   117d4:	20001820 	.word	0x20001820
   117d8:	0000b1cd 	.word	0x0000b1cd
   117dc:	00011685 	.word	0x00011685
   117e0:	000042ed 	.word	0x000042ed
   117e4:	20001e5f 	.word	0x20001e5f
   117e8:	20001e5c 	.word	0x20001e5c
   117ec:	000112a9 	.word	0x000112a9
   117f0:	0000ae5d 	.word	0x0000ae5d
   117f4:	20001010 	.word	0x20001010
   117f8:	00012801 	.word	0x00012801

000117fc <RADIO_FSKPacketSent>:
   117fc:	b570      	push	{r4, r5, r6, lr}
   117fe:	4b15      	ldr	r3, [pc, #84]	; (11854 <RADIO_FSKPacketSent+0x58>)
   11800:	203f      	movs	r0, #63	; 0x3f
   11802:	4798      	blx	r3
   11804:	0703      	lsls	r3, r0, #28
   11806:	d524      	bpl.n	11852 <RADIO_FSKPacketSent+0x56>
   11808:	4b13      	ldr	r3, [pc, #76]	; (11858 <RADIO_FSKPacketSent+0x5c>)
   1180a:	332f      	adds	r3, #47	; 0x2f
   1180c:	7818      	ldrb	r0, [r3, #0]
   1180e:	4b13      	ldr	r3, [pc, #76]	; (1185c <RADIO_FSKPacketSent+0x60>)
   11810:	4798      	blx	r3
   11812:	4b13      	ldr	r3, [pc, #76]	; (11860 <RADIO_FSKPacketSent+0x64>)
   11814:	2001      	movs	r0, #1
   11816:	4798      	blx	r3
   11818:	4b12      	ldr	r3, [pc, #72]	; (11864 <RADIO_FSKPacketSent+0x68>)
   1181a:	4c13      	ldr	r4, [pc, #76]	; (11868 <RADIO_FSKPacketSent+0x6c>)
   1181c:	781b      	ldrb	r3, [r3, #0]
   1181e:	2b02      	cmp	r3, #2
   11820:	d002      	beq.n	11828 <RADIO_FSKPacketSent+0x2c>
   11822:	8823      	ldrh	r3, [r4, #0]
   11824:	069b      	lsls	r3, r3, #26
   11826:	d414      	bmi.n	11852 <RADIO_FSKPacketSent+0x56>
   11828:	4b10      	ldr	r3, [pc, #64]	; (1186c <RADIO_FSKPacketSent+0x70>)
   1182a:	4798      	blx	r3
   1182c:	4d10      	ldr	r5, [pc, #64]	; (11870 <RADIO_FSKPacketSent+0x74>)
   1182e:	4e11      	ldr	r6, [pc, #68]	; (11874 <RADIO_FSKPacketSent+0x78>)
   11830:	682a      	ldr	r2, [r5, #0]
   11832:	686b      	ldr	r3, [r5, #4]
   11834:	1a80      	subs	r0, r0, r2
   11836:	4199      	sbcs	r1, r3
   11838:	22fa      	movs	r2, #250	; 0xfa
   1183a:	2300      	movs	r3, #0
   1183c:	0092      	lsls	r2, r2, #2
   1183e:	47b0      	blx	r6
   11840:	4b0d      	ldr	r3, [pc, #52]	; (11878 <RADIO_FSKPacketSent+0x7c>)
   11842:	6028      	str	r0, [r5, #0]
   11844:	6069      	str	r1, [r5, #4]
   11846:	2001      	movs	r0, #1
   11848:	4798      	blx	r3
   1184a:	2304      	movs	r3, #4
   1184c:	8822      	ldrh	r2, [r4, #0]
   1184e:	4313      	orrs	r3, r2
   11850:	8023      	strh	r3, [r4, #0]
   11852:	bd70      	pop	{r4, r5, r6, pc}
   11854:	00004315 	.word	0x00004315
   11858:	20001820 	.word	0x20001820
   1185c:	0000b1cd 	.word	0x0000b1cd
   11860:	00011685 	.word	0x00011685
   11864:	20001e5f 	.word	0x20001e5f
   11868:	20001e5c 	.word	0x20001e5c
   1186c:	0000ae5d 	.word	0x0000ae5d
   11870:	20001010 	.word	0x20001010
   11874:	00012801 	.word	0x00012801
   11878:	000112a9 	.word	0x000112a9

0001187c <RADIO_RxDone>:
   1187c:	b570      	push	{r4, r5, r6, lr}
   1187e:	2012      	movs	r0, #18
   11880:	4e16      	ldr	r6, [pc, #88]	; (118dc <RADIO_RxDone+0x60>)
   11882:	47b0      	blx	r6
   11884:	4b16      	ldr	r3, [pc, #88]	; (118e0 <RADIO_RxDone+0x64>)
   11886:	0005      	movs	r5, r0
   11888:	2170      	movs	r1, #112	; 0x70
   1188a:	2012      	movs	r0, #18
   1188c:	4798      	blx	r3
   1188e:	2350      	movs	r3, #80	; 0x50
   11890:	402b      	ands	r3, r5
   11892:	2b50      	cmp	r3, #80	; 0x50
   11894:	d119      	bne.n	118ca <RADIO_RxDone+0x4e>
   11896:	4c13      	ldr	r4, [pc, #76]	; (118e4 <RADIO_RxDone+0x68>)
   11898:	0023      	movs	r3, r4
   1189a:	332f      	adds	r3, #47	; 0x2f
   1189c:	7818      	ldrb	r0, [r3, #0]
   1189e:	4b12      	ldr	r3, [pc, #72]	; (118e8 <RADIO_RxDone+0x6c>)
   118a0:	4798      	blx	r3
   118a2:	4b12      	ldr	r3, [pc, #72]	; (118ec <RADIO_RxDone+0x70>)
   118a4:	2000      	movs	r0, #0
   118a6:	4798      	blx	r3
   118a8:	3404      	adds	r4, #4
   118aa:	201c      	movs	r0, #28
   118ac:	47b0      	blx	r6
   118ae:	7fe2      	ldrb	r2, [r4, #31]
   118b0:	4b0f      	ldr	r3, [pc, #60]	; (118f0 <RADIO_RxDone+0x74>)
   118b2:	4910      	ldr	r1, [pc, #64]	; (118f4 <RADIO_RxDone+0x78>)
   118b4:	2a00      	cmp	r2, #0
   118b6:	d003      	beq.n	118c0 <RADIO_RxDone+0x44>
   118b8:	06aa      	lsls	r2, r5, #26
   118ba:	d407      	bmi.n	118cc <RADIO_RxDone+0x50>
   118bc:	0642      	lsls	r2, r0, #25
   118be:	d505      	bpl.n	118cc <RADIO_RxDone+0x50>
   118c0:	2002      	movs	r0, #2
   118c2:	881a      	ldrh	r2, [r3, #0]
   118c4:	4302      	orrs	r2, r0
   118c6:	801a      	strh	r2, [r3, #0]
   118c8:	4788      	blx	r1
   118ca:	bd70      	pop	{r4, r5, r6, pc}
   118cc:	2280      	movs	r2, #128	; 0x80
   118ce:	8818      	ldrh	r0, [r3, #0]
   118d0:	0052      	lsls	r2, r2, #1
   118d2:	4302      	orrs	r2, r0
   118d4:	801a      	strh	r2, [r3, #0]
   118d6:	2002      	movs	r0, #2
   118d8:	e7f6      	b.n	118c8 <RADIO_RxDone+0x4c>
   118da:	46c0      	nop			; (mov r8, r8)
   118dc:	00004315 	.word	0x00004315
   118e0:	000042ed 	.word	0x000042ed
   118e4:	20001820 	.word	0x20001820
   118e8:	0000b1cd 	.word	0x0000b1cd
   118ec:	00011685 	.word	0x00011685
   118f0:	20001e5c 	.word	0x20001e5c
   118f4:	000112a9 	.word	0x000112a9

000118f8 <RADIO_FSKPayloadReady>:
   118f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   118fa:	203f      	movs	r0, #63	; 0x3f
   118fc:	4b39      	ldr	r3, [pc, #228]	; (119e4 <RADIO_FSKPayloadReady+0xec>)
   118fe:	4798      	blx	r3
   11900:	0743      	lsls	r3, r0, #29
   11902:	d559      	bpl.n	119b8 <RADIO_FSKPayloadReady+0xc0>
   11904:	4c38      	ldr	r4, [pc, #224]	; (119e8 <RADIO_FSKPayloadReady+0xf0>)
   11906:	4d39      	ldr	r5, [pc, #228]	; (119ec <RADIO_FSKPayloadReady+0xf4>)
   11908:	1d23      	adds	r3, r4, #4
   1190a:	7fdb      	ldrb	r3, [r3, #31]
   1190c:	2b01      	cmp	r3, #1
   1190e:	d154      	bne.n	119ba <RADIO_FSKPayloadReady+0xc2>
   11910:	2202      	movs	r2, #2
   11912:	4210      	tst	r0, r2
   11914:	d048      	beq.n	119a8 <RADIO_FSKPayloadReady+0xb0>
   11916:	0023      	movs	r3, r4
   11918:	332f      	adds	r3, #47	; 0x2f
   1191a:	7818      	ldrb	r0, [r3, #0]
   1191c:	4e34      	ldr	r6, [pc, #208]	; (119f0 <RADIO_FSKPayloadReady+0xf8>)
   1191e:	47b0      	blx	r6
   11920:	0023      	movs	r3, r4
   11922:	332e      	adds	r3, #46	; 0x2e
   11924:	7818      	ldrb	r0, [r3, #0]
   11926:	47b0      	blx	r6
   11928:	4b32      	ldr	r3, [pc, #200]	; (119f4 <RADIO_FSKPayloadReady+0xfc>)
   1192a:	4798      	blx	r3
   1192c:	0022      	movs	r2, r4
   1192e:	0023      	movs	r3, r4
   11930:	322c      	adds	r2, #44	; 0x2c
   11932:	3358      	adds	r3, #88	; 0x58
   11934:	7810      	ldrb	r0, [r2, #0]
   11936:	7819      	ldrb	r1, [r3, #0]
   11938:	4288      	cmp	r0, r1
   1193a:	d105      	bne.n	11948 <RADIO_FSKPayloadReady+0x50>
   1193c:	7812      	ldrb	r2, [r2, #0]
   1193e:	2a00      	cmp	r2, #0
   11940:	d002      	beq.n	11948 <RADIO_FSKPayloadReady+0x50>
   11942:	781b      	ldrb	r3, [r3, #0]
   11944:	2b00      	cmp	r3, #0
   11946:	d118      	bne.n	1197a <RADIO_FSKPayloadReady+0x82>
   11948:	0021      	movs	r1, r4
   1194a:	312c      	adds	r1, #44	; 0x2c
   1194c:	7808      	ldrb	r0, [r1, #0]
   1194e:	b2c0      	uxtb	r0, r0
   11950:	2800      	cmp	r0, #0
   11952:	d102      	bne.n	1195a <RADIO_FSKPayloadReady+0x62>
   11954:	2201      	movs	r2, #1
   11956:	4b28      	ldr	r3, [pc, #160]	; (119f8 <RADIO_FSKPayloadReady+0x100>)
   11958:	4798      	blx	r3
   1195a:	0026      	movs	r6, r4
   1195c:	0027      	movs	r7, r4
   1195e:	3658      	adds	r6, #88	; 0x58
   11960:	7830      	ldrb	r0, [r6, #0]
   11962:	372c      	adds	r7, #44	; 0x2c
   11964:	b2c0      	uxtb	r0, r0
   11966:	2800      	cmp	r0, #0
   11968:	d110      	bne.n	1198c <RADIO_FSKPayloadReady+0x94>
   1196a:	783a      	ldrb	r2, [r7, #0]
   1196c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   1196e:	b2d2      	uxtb	r2, r2
   11970:	4b21      	ldr	r3, [pc, #132]	; (119f8 <RADIO_FSKPayloadReady+0x100>)
   11972:	4798      	blx	r3
   11974:	783b      	ldrb	r3, [r7, #0]
   11976:	b2db      	uxtb	r3, r3
   11978:	7033      	strb	r3, [r6, #0]
   1197a:	4b20      	ldr	r3, [pc, #128]	; (119fc <RADIO_FSKPayloadReady+0x104>)
   1197c:	4798      	blx	r3
   1197e:	4b20      	ldr	r3, [pc, #128]	; (11a00 <RADIO_FSKPayloadReady+0x108>)
   11980:	2000      	movs	r0, #0
   11982:	4798      	blx	r3
   11984:	2308      	movs	r3, #8
   11986:	882a      	ldrh	r2, [r5, #0]
   11988:	4313      	orrs	r3, r2
   1198a:	e011      	b.n	119b0 <RADIO_FSKPayloadReady+0xb8>
   1198c:	783b      	ldrb	r3, [r7, #0]
   1198e:	7832      	ldrb	r2, [r6, #0]
   11990:	1a9b      	subs	r3, r3, r2
   11992:	2b00      	cmp	r3, #0
   11994:	ddf1      	ble.n	1197a <RADIO_FSKPayloadReady+0x82>
   11996:	7833      	ldrb	r3, [r6, #0]
   11998:	783a      	ldrb	r2, [r7, #0]
   1199a:	7831      	ldrb	r1, [r6, #0]
   1199c:	2000      	movs	r0, #0
   1199e:	1a52      	subs	r2, r2, r1
   119a0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   119a2:	b2d2      	uxtb	r2, r2
   119a4:	18c9      	adds	r1, r1, r3
   119a6:	e7e3      	b.n	11970 <RADIO_FSKPayloadReady+0x78>
   119a8:	2380      	movs	r3, #128	; 0x80
   119aa:	8829      	ldrh	r1, [r5, #0]
   119ac:	005b      	lsls	r3, r3, #1
   119ae:	430b      	orrs	r3, r1
   119b0:	802b      	strh	r3, [r5, #0]
   119b2:	2002      	movs	r0, #2
   119b4:	4b13      	ldr	r3, [pc, #76]	; (11a04 <RADIO_FSKPayloadReady+0x10c>)
   119b6:	4798      	blx	r3
   119b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   119ba:	0023      	movs	r3, r4
   119bc:	332f      	adds	r3, #47	; 0x2f
   119be:	4e0c      	ldr	r6, [pc, #48]	; (119f0 <RADIO_FSKPayloadReady+0xf8>)
   119c0:	7818      	ldrb	r0, [r3, #0]
   119c2:	47b0      	blx	r6
   119c4:	0023      	movs	r3, r4
   119c6:	332e      	adds	r3, #46	; 0x2e
   119c8:	7818      	ldrb	r0, [r3, #0]
   119ca:	47b0      	blx	r6
   119cc:	4e0e      	ldr	r6, [pc, #56]	; (11a08 <RADIO_FSKPayloadReady+0x110>)
   119ce:	2201      	movs	r2, #1
   119d0:	0031      	movs	r1, r6
   119d2:	2000      	movs	r0, #0
   119d4:	4f08      	ldr	r7, [pc, #32]	; (119f8 <RADIO_FSKPayloadReady+0x100>)
   119d6:	47b8      	blx	r7
   119d8:	7832      	ldrb	r2, [r6, #0]
   119da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   119dc:	b2d2      	uxtb	r2, r2
   119de:	2000      	movs	r0, #0
   119e0:	47b8      	blx	r7
   119e2:	e7cc      	b.n	1197e <RADIO_FSKPayloadReady+0x86>
   119e4:	00004315 	.word	0x00004315
   119e8:	20001820 	.word	0x20001820
   119ec:	20001e5c 	.word	0x20001e5c
   119f0:	0000b1cd 	.word	0x0000b1cd
   119f4:	00000e59 	.word	0x00000e59
   119f8:	00004381 	.word	0x00004381
   119fc:	00000e99 	.word	0x00000e99
   11a00:	00011685 	.word	0x00011685
   11a04:	000112a9 	.word	0x000112a9
   11a08:	2000184c 	.word	0x2000184c

00011a0c <Radio_SetClockInput>:
   11a0c:	b510      	push	{r4, lr}
   11a0e:	4b08      	ldr	r3, [pc, #32]	; (11a30 <Radio_SetClockInput+0x24>)
   11a10:	3355      	adds	r3, #85	; 0x55
   11a12:	781b      	ldrb	r3, [r3, #0]
   11a14:	2b00      	cmp	r3, #0
   11a16:	d10a      	bne.n	11a2e <Radio_SetClockInput+0x22>
   11a18:	4b06      	ldr	r3, [pc, #24]	; (11a34 <Radio_SetClockInput+0x28>)
   11a1a:	204b      	movs	r0, #75	; 0x4b
   11a1c:	4798      	blx	r3
   11a1e:	2110      	movs	r1, #16
   11a20:	4301      	orrs	r1, r0
   11a22:	4b05      	ldr	r3, [pc, #20]	; (11a38 <Radio_SetClockInput+0x2c>)
   11a24:	b2c9      	uxtb	r1, r1
   11a26:	204b      	movs	r0, #75	; 0x4b
   11a28:	4798      	blx	r3
   11a2a:	4b04      	ldr	r3, [pc, #16]	; (11a3c <Radio_SetClockInput+0x30>)
   11a2c:	4798      	blx	r3
   11a2e:	bd10      	pop	{r4, pc}
   11a30:	20001820 	.word	0x20001820
   11a34:	00004315 	.word	0x00004315
   11a38:	000042ed 	.word	0x000042ed
   11a3c:	00004435 	.word	0x00004435

00011a40 <Radio_ResetClockInput>:
   11a40:	b510      	push	{r4, lr}
   11a42:	4b04      	ldr	r3, [pc, #16]	; (11a54 <Radio_ResetClockInput+0x14>)
   11a44:	3355      	adds	r3, #85	; 0x55
   11a46:	781b      	ldrb	r3, [r3, #0]
   11a48:	2b00      	cmp	r3, #0
   11a4a:	d101      	bne.n	11a50 <Radio_ResetClockInput+0x10>
   11a4c:	4b02      	ldr	r3, [pc, #8]	; (11a58 <Radio_ResetClockInput+0x18>)
   11a4e:	4798      	blx	r3
   11a50:	bd10      	pop	{r4, pc}
   11a52:	46c0      	nop			; (mov r8, r8)
   11a54:	20001820 	.word	0x20001820
   11a58:	00004451 	.word	0x00004451

00011a5c <RADIO_InitDefaultAttributes>:
   11a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11a5e:	2501      	movs	r5, #1
   11a60:	4b64      	ldr	r3, [pc, #400]	; (11bf4 <RADIO_InitDefaultAttributes+0x198>)
   11a62:	4c65      	ldr	r4, [pc, #404]	; (11bf8 <RADIO_InitDefaultAttributes+0x19c>)
   11a64:	701d      	strb	r5, [r3, #0]
   11a66:	4b65      	ldr	r3, [pc, #404]	; (11bfc <RADIO_InitDefaultAttributes+0x1a0>)
   11a68:	2207      	movs	r2, #7
   11a6a:	6023      	str	r3, [r4, #0]
   11a6c:	4b64      	ldr	r3, [pc, #400]	; (11c00 <RADIO_InitDefaultAttributes+0x1a4>)
   11a6e:	18a1      	adds	r1, r4, r2
   11a70:	6063      	str	r3, [r4, #4]
   11a72:	4b64      	ldr	r3, [pc, #400]	; (11c04 <RADIO_InitDefaultAttributes+0x1a8>)
   11a74:	0027      	movs	r7, r4
   11a76:	60a3      	str	r3, [r4, #8]
   11a78:	0023      	movs	r3, r4
   11a7a:	3334      	adds	r3, #52	; 0x34
   11a7c:	701d      	strb	r5, [r3, #0]
   11a7e:	0023      	movs	r3, r4
   11a80:	3336      	adds	r3, #54	; 0x36
   11a82:	701a      	strb	r2, [r3, #0]
   11a84:	1ce3      	adds	r3, r4, #3
   11a86:	77dd      	strb	r5, [r3, #31]
   11a88:	0023      	movs	r3, r4
   11a8a:	3333      	adds	r3, #51	; 0x33
   11a8c:	701d      	strb	r5, [r3, #0]
   11a8e:	2300      	movs	r3, #0
   11a90:	77cb      	strb	r3, [r1, #31]
   11a92:	2108      	movs	r1, #8
   11a94:	82a1      	strh	r1, [r4, #20]
   11a96:	0021      	movs	r1, r4
   11a98:	3135      	adds	r1, #53	; 0x35
   11a9a:	700a      	strb	r2, [r1, #0]
   11a9c:	1d22      	adds	r2, r4, #4
   11a9e:	77d5      	strb	r5, [r2, #31]
   11aa0:	1d62      	adds	r2, r4, #5
   11aa2:	77d3      	strb	r3, [r2, #31]
   11aa4:	1da2      	adds	r2, r4, #6
   11aa6:	77d3      	strb	r3, [r2, #31]
   11aa8:	2194      	movs	r1, #148	; 0x94
   11aaa:	22c1      	movs	r2, #193	; 0xc1
   11aac:	76a1      	strb	r1, [r4, #26]
   11aae:	7662      	strb	r2, [r4, #25]
   11ab0:	76e2      	strb	r2, [r4, #27]
   11ab2:	3991      	subs	r1, #145	; 0x91
   11ab4:	1ca2      	adds	r2, r4, #2
   11ab6:	77d1      	strb	r1, [r2, #31]
   11ab8:	2234      	movs	r2, #52	; 0x34
   11aba:	7622      	strb	r2, [r4, #24]
   11abc:	0022      	movs	r2, r4
   11abe:	317d      	adds	r1, #125	; 0x7d
   11ac0:	3232      	adds	r2, #50	; 0x32
   11ac2:	7011      	strb	r1, [r2, #0]
   11ac4:	4a50      	ldr	r2, [pc, #320]	; (11c08 <RADIO_InitDefaultAttributes+0x1ac>)
   11ac6:	397e      	subs	r1, #126	; 0x7e
   11ac8:	60e2      	str	r2, [r4, #12]
   11aca:	0022      	movs	r2, r4
   11acc:	3237      	adds	r2, #55	; 0x37
   11ace:	7011      	strb	r1, [r2, #0]
   11ad0:	0022      	movs	r2, r4
   11ad2:	3109      	adds	r1, #9
   11ad4:	3238      	adds	r2, #56	; 0x38
   11ad6:	7011      	strb	r1, [r2, #0]
   11ad8:	0022      	movs	r2, r4
   11ada:	3107      	adds	r1, #7
   11adc:	3239      	adds	r2, #57	; 0x39
   11ade:	7011      	strb	r1, [r2, #0]
   11ae0:	0022      	movs	r2, r4
   11ae2:	322c      	adds	r2, #44	; 0x2c
   11ae4:	7013      	strb	r3, [r2, #0]
   11ae6:	4a49      	ldr	r2, [pc, #292]	; (11c0c <RADIO_InitDefaultAttributes+0x1b0>)
   11ae8:	82e3      	strh	r3, [r4, #22]
   11aea:	62a2      	str	r2, [r4, #40]	; 0x28
   11aec:	0022      	movs	r2, r4
   11aee:	324c      	adds	r2, #76	; 0x4c
   11af0:	8013      	strh	r3, [r2, #0]
   11af2:	0022      	movs	r2, r4
   11af4:	324e      	adds	r2, #78	; 0x4e
   11af6:	7013      	strb	r3, [r2, #0]
   11af8:	0022      	movs	r2, r4
   11afa:	324f      	adds	r2, #79	; 0x4f
   11afc:	7013      	strb	r3, [r2, #0]
   11afe:	0022      	movs	r2, r4
   11b00:	3240      	adds	r2, #64	; 0x40
   11b02:	7013      	strb	r3, [r2, #0]
   11b04:	0022      	movs	r2, r4
   11b06:	3241      	adds	r2, #65	; 0x41
   11b08:	7013      	strb	r3, [r2, #0]
   11b0a:	0022      	movs	r2, r4
   11b0c:	3254      	adds	r2, #84	; 0x54
   11b0e:	7013      	strb	r3, [r2, #0]
   11b10:	0022      	movs	r2, r4
   11b12:	3255      	adds	r2, #85	; 0x55
   11b14:	7015      	strb	r5, [r2, #0]
   11b16:	0022      	movs	r2, r4
   11b18:	3258      	adds	r2, #88	; 0x58
   11b1a:	6463      	str	r3, [r4, #68]	; 0x44
   11b1c:	64a3      	str	r3, [r4, #72]	; 0x48
   11b1e:	87a3      	strh	r3, [r4, #60]	; 0x3c
   11b20:	87e3      	strh	r3, [r4, #62]	; 0x3e
   11b22:	7013      	strb	r3, [r2, #0]
   11b24:	3730      	adds	r7, #48	; 0x30
   11b26:	783b      	ldrb	r3, [r7, #0]
   11b28:	2b00      	cmp	r3, #0
   11b2a:	d151      	bne.n	11bd0 <RADIO_InitDefaultAttributes+0x174>
   11b2c:	4838      	ldr	r0, [pc, #224]	; (11c10 <RADIO_InitDefaultAttributes+0x1b4>)
   11b2e:	4e39      	ldr	r6, [pc, #228]	; (11c14 <RADIO_InitDefaultAttributes+0x1b8>)
   11b30:	47b0      	blx	r6
   11b32:	2808      	cmp	r0, #8
   11b34:	d149      	bne.n	11bca <RADIO_InitDefaultAttributes+0x16e>
   11b36:	4838      	ldr	r0, [pc, #224]	; (11c18 <RADIO_InitDefaultAttributes+0x1bc>)
   11b38:	47b0      	blx	r6
   11b3a:	2808      	cmp	r0, #8
   11b3c:	d145      	bne.n	11bca <RADIO_InitDefaultAttributes+0x16e>
   11b3e:	4837      	ldr	r0, [pc, #220]	; (11c1c <RADIO_InitDefaultAttributes+0x1c0>)
   11b40:	47b0      	blx	r6
   11b42:	2808      	cmp	r0, #8
   11b44:	d141      	bne.n	11bca <RADIO_InitDefaultAttributes+0x16e>
   11b46:	4836      	ldr	r0, [pc, #216]	; (11c20 <RADIO_InitDefaultAttributes+0x1c4>)
   11b48:	47b0      	blx	r6
   11b4a:	2808      	cmp	r0, #8
   11b4c:	d13d      	bne.n	11bca <RADIO_InitDefaultAttributes+0x16e>
   11b4e:	703d      	strb	r5, [r7, #0]
   11b50:	4b34      	ldr	r3, [pc, #208]	; (11c24 <RADIO_InitDefaultAttributes+0x1c8>)
   11b52:	4798      	blx	r3
   11b54:	4b34      	ldr	r3, [pc, #208]	; (11c28 <RADIO_InitDefaultAttributes+0x1cc>)
   11b56:	4798      	blx	r3
   11b58:	2800      	cmp	r0, #0
   11b5a:	d107      	bne.n	11b6c <RADIO_InitDefaultAttributes+0x110>
   11b5c:	0023      	movs	r3, r4
   11b5e:	3355      	adds	r3, #85	; 0x55
   11b60:	7018      	strb	r0, [r3, #0]
   11b62:	4b32      	ldr	r3, [pc, #200]	; (11c2c <RADIO_InitDefaultAttributes+0x1d0>)
   11b64:	4798      	blx	r3
   11b66:	0023      	movs	r3, r4
   11b68:	3354      	adds	r3, #84	; 0x54
   11b6a:	7018      	strb	r0, [r3, #0]
   11b6c:	4b30      	ldr	r3, [pc, #192]	; (11c30 <RADIO_InitDefaultAttributes+0x1d4>)
   11b6e:	4798      	blx	r3
   11b70:	2201      	movs	r2, #1
   11b72:	2100      	movs	r1, #0
   11b74:	0010      	movs	r0, r2
   11b76:	4f2f      	ldr	r7, [pc, #188]	; (11c34 <RADIO_InitDefaultAttributes+0x1d8>)
   11b78:	47b8      	blx	r7
   11b7a:	6820      	ldr	r0, [r4, #0]
   11b7c:	4b2e      	ldr	r3, [pc, #184]	; (11c38 <RADIO_InitDefaultAttributes+0x1dc>)
   11b7e:	4798      	blx	r3
   11b80:	2142      	movs	r1, #66	; 0x42
   11b82:	203b      	movs	r0, #59	; 0x3b
   11b84:	4d2d      	ldr	r5, [pc, #180]	; (11c3c <RADIO_InitDefaultAttributes+0x1e0>)
   11b86:	47a8      	blx	r5
   11b88:	203b      	movs	r0, #59	; 0x3b
   11b8a:	4b2d      	ldr	r3, [pc, #180]	; (11c40 <RADIO_InitDefaultAttributes+0x1e4>)
   11b8c:	4798      	blx	r3
   11b8e:	2620      	movs	r6, #32
   11b90:	4006      	ands	r6, r0
   11b92:	d1f9      	bne.n	11b88 <RADIO_InitDefaultAttributes+0x12c>
   11b94:	2123      	movs	r1, #35	; 0x23
   11b96:	200c      	movs	r0, #12
   11b98:	47a8      	blx	r5
   11b9a:	21aa      	movs	r1, #170	; 0xaa
   11b9c:	201f      	movs	r0, #31
   11b9e:	47a8      	blx	r5
   11ba0:	21ff      	movs	r1, #255	; 0xff
   11ba2:	2032      	movs	r0, #50	; 0x32
   11ba4:	47a8      	blx	r5
   11ba6:	2140      	movs	r1, #64	; 0x40
   11ba8:	2031      	movs	r0, #49	; 0x31
   11baa:	47a8      	blx	r5
   11bac:	2201      	movs	r2, #1
   11bae:	0030      	movs	r0, r6
   11bb0:	0011      	movs	r1, r2
   11bb2:	47b8      	blx	r7
   11bb4:	21ff      	movs	r1, #255	; 0xff
   11bb6:	2023      	movs	r0, #35	; 0x23
   11bb8:	47a8      	blx	r5
   11bba:	4b21      	ldr	r3, [pc, #132]	; (11c40 <RADIO_InitDefaultAttributes+0x1e4>)
   11bbc:	2042      	movs	r0, #66	; 0x42
   11bbe:	4798      	blx	r3
   11bc0:	3431      	adds	r4, #49	; 0x31
   11bc2:	4b20      	ldr	r3, [pc, #128]	; (11c44 <RADIO_InitDefaultAttributes+0x1e8>)
   11bc4:	7020      	strb	r0, [r4, #0]
   11bc6:	4798      	blx	r3
   11bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11bca:	4b1f      	ldr	r3, [pc, #124]	; (11c48 <RADIO_InitDefaultAttributes+0x1ec>)
   11bcc:	4798      	blx	r3
   11bce:	e7bf      	b.n	11b50 <RADIO_InitDefaultAttributes+0xf4>
   11bd0:	0023      	movs	r3, r4
   11bd2:	332d      	adds	r3, #45	; 0x2d
   11bd4:	4d1d      	ldr	r5, [pc, #116]	; (11c4c <RADIO_InitDefaultAttributes+0x1f0>)
   11bd6:	7818      	ldrb	r0, [r3, #0]
   11bd8:	47a8      	blx	r5
   11bda:	0023      	movs	r3, r4
   11bdc:	332e      	adds	r3, #46	; 0x2e
   11bde:	7818      	ldrb	r0, [r3, #0]
   11be0:	47a8      	blx	r5
   11be2:	0023      	movs	r3, r4
   11be4:	332f      	adds	r3, #47	; 0x2f
   11be6:	7818      	ldrb	r0, [r3, #0]
   11be8:	47a8      	blx	r5
   11bea:	0023      	movs	r3, r4
   11bec:	3350      	adds	r3, #80	; 0x50
   11bee:	7818      	ldrb	r0, [r3, #0]
   11bf0:	47a8      	blx	r5
   11bf2:	e7ad      	b.n	11b50 <RADIO_InitDefaultAttributes+0xf4>
   11bf4:	20001e5f 	.word	0x20001e5f
   11bf8:	20001820 	.word	0x20001820
   11bfc:	33be27a0 	.word	0x33be27a0
   11c00:	000061a8 	.word	0x000061a8
   11c04:	0000c350 	.word	0x0000c350
   11c08:	00003a98 	.word	0x00003a98
   11c0c:	20001d5c 	.word	0x20001d5c
   11c10:	2000184d 	.word	0x2000184d
   11c14:	0000ae81 	.word	0x0000ae81
   11c18:	2000184e 	.word	0x2000184e
   11c1c:	2000184f 	.word	0x2000184f
   11c20:	20001870 	.word	0x20001870
   11c24:	000042ad 	.word	0x000042ad
   11c28:	00004431 	.word	0x00004431
   11c2c:	0000442d 	.word	0x0000442d
   11c30:	00011a0d 	.word	0x00011a0d
   11c34:	0000b581 	.word	0x0000b581
   11c38:	00010ca1 	.word	0x00010ca1
   11c3c:	000042ed 	.word	0x000042ed
   11c40:	00004315 	.word	0x00004315
   11c44:	00011a41 	.word	0x00011a41
   11c48:	0000adc5 	.word	0x0000adc5
   11c4c:	0000b1cd 	.word	0x0000b1cd

00011c50 <RADIO_Receive>:
   11c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11c52:	7803      	ldrb	r3, [r0, #0]
   11c54:	0006      	movs	r6, r0
   11c56:	4d24      	ldr	r5, [pc, #144]	; (11ce8 <RADIO_Receive+0x98>)
   11c58:	2b00      	cmp	r3, #0
   11c5a:	d11d      	bne.n	11c98 <RADIO_Receive+0x48>
   11c5c:	782b      	ldrb	r3, [r5, #0]
   11c5e:	2004      	movs	r0, #4
   11c60:	2b01      	cmp	r3, #1
   11c62:	d118      	bne.n	11c96 <RADIO_Receive+0x46>
   11c64:	4c21      	ldr	r4, [pc, #132]	; (11cec <RADIO_Receive+0x9c>)
   11c66:	4f22      	ldr	r7, [pc, #136]	; (11cf0 <RADIO_Receive+0xa0>)
   11c68:	0023      	movs	r3, r4
   11c6a:	332f      	adds	r3, #47	; 0x2f
   11c6c:	7818      	ldrb	r0, [r3, #0]
   11c6e:	47b8      	blx	r7
   11c70:	0023      	movs	r3, r4
   11c72:	3334      	adds	r3, #52	; 0x34
   11c74:	781b      	ldrb	r3, [r3, #0]
   11c76:	2b00      	cmp	r3, #0
   11c78:	d102      	bne.n	11c80 <RADIO_Receive+0x30>
   11c7a:	342e      	adds	r4, #46	; 0x2e
   11c7c:	7820      	ldrb	r0, [r4, #0]
   11c7e:	47b8      	blx	r7
   11c80:	8872      	ldrh	r2, [r6, #2]
   11c82:	4b1c      	ldr	r3, [pc, #112]	; (11cf4 <RADIO_Receive+0xa4>)
   11c84:	2008      	movs	r0, #8
   11c86:	801a      	strh	r2, [r3, #0]
   11c88:	2304      	movs	r3, #4
   11c8a:	702b      	strb	r3, [r5, #0]
   11c8c:	4b1a      	ldr	r3, [pc, #104]	; (11cf8 <RADIO_Receive+0xa8>)
   11c8e:	4798      	blx	r3
   11c90:	4b1a      	ldr	r3, [pc, #104]	; (11cfc <RADIO_Receive+0xac>)
   11c92:	4798      	blx	r3
   11c94:	2000      	movs	r0, #0
   11c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11c98:	782b      	ldrb	r3, [r5, #0]
   11c9a:	2000      	movs	r0, #0
   11c9c:	2b01      	cmp	r3, #1
   11c9e:	d0fa      	beq.n	11c96 <RADIO_Receive+0x46>
   11ca0:	782b      	ldrb	r3, [r5, #0]
   11ca2:	3003      	adds	r0, #3
   11ca4:	2b04      	cmp	r3, #4
   11ca6:	d1f6      	bne.n	11c96 <RADIO_Receive+0x46>
   11ca8:	4c10      	ldr	r4, [pc, #64]	; (11cec <RADIO_Receive+0x9c>)
   11caa:	4e11      	ldr	r6, [pc, #68]	; (11cf0 <RADIO_Receive+0xa0>)
   11cac:	0023      	movs	r3, r4
   11cae:	332f      	adds	r3, #47	; 0x2f
   11cb0:	7818      	ldrb	r0, [r3, #0]
   11cb2:	47b0      	blx	r6
   11cb4:	0023      	movs	r3, r4
   11cb6:	3334      	adds	r3, #52	; 0x34
   11cb8:	781b      	ldrb	r3, [r3, #0]
   11cba:	2b00      	cmp	r3, #0
   11cbc:	d103      	bne.n	11cc6 <RADIO_Receive+0x76>
   11cbe:	0023      	movs	r3, r4
   11cc0:	332e      	adds	r3, #46	; 0x2e
   11cc2:	7818      	ldrb	r0, [r3, #0]
   11cc4:	47b0      	blx	r6
   11cc6:	2200      	movs	r2, #0
   11cc8:	3434      	adds	r4, #52	; 0x34
   11cca:	7821      	ldrb	r1, [r4, #0]
   11ccc:	0010      	movs	r0, r2
   11cce:	4b0c      	ldr	r3, [pc, #48]	; (11d00 <RADIO_Receive+0xb0>)
   11cd0:	4798      	blx	r3
   11cd2:	4b0c      	ldr	r3, [pc, #48]	; (11d04 <RADIO_Receive+0xb4>)
   11cd4:	4798      	blx	r3
   11cd6:	2301      	movs	r3, #1
   11cd8:	2008      	movs	r0, #8
   11cda:	4c0b      	ldr	r4, [pc, #44]	; (11d08 <RADIO_Receive+0xb8>)
   11cdc:	702b      	strb	r3, [r5, #0]
   11cde:	47a0      	blx	r4
   11ce0:	2002      	movs	r0, #2
   11ce2:	47a0      	blx	r4
   11ce4:	e7d6      	b.n	11c94 <RADIO_Receive+0x44>
   11ce6:	46c0      	nop			; (mov r8, r8)
   11ce8:	20001e5f 	.word	0x20001e5f
   11cec:	20001820 	.word	0x20001820
   11cf0:	0000b1cd 	.word	0x0000b1cd
   11cf4:	2000100e 	.word	0x2000100e
   11cf8:	000112a9 	.word	0x000112a9
   11cfc:	00011a0d 	.word	0x00011a0d
   11d00:	0000b581 	.word	0x0000b581
   11d04:	00011a41 	.word	0x00011a41
   11d08:	000112d5 	.word	0x000112d5

00011d0c <RADIO_TxHandler>:
   11d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   11d0e:	4e56      	ldr	r6, [pc, #344]	; (11e68 <RADIO_TxHandler+0x15c>)
   11d10:	b087      	sub	sp, #28
   11d12:	47b0      	blx	r6
   11d14:	4c55      	ldr	r4, [pc, #340]	; (11e6c <RADIO_TxHandler+0x160>)
   11d16:	0023      	movs	r3, r4
   11d18:	332d      	adds	r3, #45	; 0x2d
   11d1a:	7818      	ldrb	r0, [r3, #0]
   11d1c:	4b54      	ldr	r3, [pc, #336]	; (11e70 <RADIO_TxHandler+0x164>)
   11d1e:	4798      	blx	r3
   11d20:	0023      	movs	r3, r4
   11d22:	3341      	adds	r3, #65	; 0x41
   11d24:	781b      	ldrb	r3, [r3, #0]
   11d26:	4d53      	ldr	r5, [pc, #332]	; (11e74 <RADIO_TxHandler+0x168>)
   11d28:	2b00      	cmp	r3, #0
   11d2a:	d022      	beq.n	11d72 <RADIO_TxHandler+0x66>
   11d2c:	2214      	movs	r2, #20
   11d2e:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
   11d30:	4353      	muls	r3, r2
   11d32:	0022      	movs	r2, r4
   11d34:	3240      	adds	r2, #64	; 0x40
   11d36:	7013      	strb	r3, [r2, #0]
   11d38:	47b0      	blx	r6
   11d3a:	2000      	movs	r0, #0
   11d3c:	4b4e      	ldr	r3, [pc, #312]	; (11e78 <RADIO_TxHandler+0x16c>)
   11d3e:	4798      	blx	r3
   11d40:	6820      	ldr	r0, [r4, #0]
   11d42:	4b4e      	ldr	r3, [pc, #312]	; (11e7c <RADIO_TxHandler+0x170>)
   11d44:	4798      	blx	r3
   11d46:	0023      	movs	r3, r4
   11d48:	2600      	movs	r6, #0
   11d4a:	334c      	adds	r3, #76	; 0x4c
   11d4c:	2201      	movs	r2, #1
   11d4e:	801e      	strh	r6, [r3, #0]
   11d50:	0031      	movs	r1, r6
   11d52:	4b4b      	ldr	r3, [pc, #300]	; (11e80 <RADIO_TxHandler+0x174>)
   11d54:	0030      	movs	r0, r6
   11d56:	4798      	blx	r3
   11d58:	2109      	movs	r1, #9
   11d5a:	2012      	movs	r0, #18
   11d5c:	47a8      	blx	r5
   11d5e:	2201      	movs	r2, #1
   11d60:	0031      	movs	r1, r6
   11d62:	2005      	movs	r0, #5
   11d64:	4b46      	ldr	r3, [pc, #280]	; (11e80 <RADIO_TxHandler+0x174>)
   11d66:	4798      	blx	r3
   11d68:	0023      	movs	r3, r4
   11d6a:	3340      	adds	r3, #64	; 0x40
   11d6c:	781b      	ldrb	r3, [r3, #0]
   11d6e:	42b3      	cmp	r3, r6
   11d70:	d844      	bhi.n	11dfc <RADIO_TxHandler+0xf0>
   11d72:	2001      	movs	r0, #1
   11d74:	4b40      	ldr	r3, [pc, #256]	; (11e78 <RADIO_TxHandler+0x16c>)
   11d76:	4798      	blx	r3
   11d78:	4b42      	ldr	r3, [pc, #264]	; (11e84 <RADIO_TxHandler+0x178>)
   11d7a:	2004      	movs	r0, #4
   11d7c:	4798      	blx	r3
   11d7e:	4b42      	ldr	r3, [pc, #264]	; (11e88 <RADIO_TxHandler+0x17c>)
   11d80:	4e42      	ldr	r6, [pc, #264]	; (11e8c <RADIO_TxHandler+0x180>)
   11d82:	781f      	ldrb	r7, [r3, #0]
   11d84:	2f01      	cmp	r7, #1
   11d86:	d146      	bne.n	11e16 <RADIO_TxHandler+0x10a>
   11d88:	7831      	ldrb	r1, [r6, #0]
   11d8a:	2022      	movs	r0, #34	; 0x22
   11d8c:	47a8      	blx	r5
   11d8e:	4b40      	ldr	r3, [pc, #256]	; (11e90 <RADIO_TxHandler+0x184>)
   11d90:	200a      	movs	r0, #10
   11d92:	4798      	blx	r3
   11d94:	21f0      	movs	r1, #240	; 0xf0
   11d96:	4008      	ands	r0, r1
   11d98:	39e8      	subs	r1, #232	; 0xe8
   11d9a:	4301      	orrs	r1, r0
   11d9c:	200a      	movs	r0, #10
   11d9e:	47a8      	blx	r5
   11da0:	2140      	movs	r1, #64	; 0x40
   11da2:	0008      	movs	r0, r1
   11da4:	47a8      	blx	r5
   11da6:	2100      	movs	r1, #0
   11da8:	2041      	movs	r0, #65	; 0x41
   11daa:	47a8      	blx	r5
   11dac:	4b36      	ldr	r3, [pc, #216]	; (11e88 <RADIO_TxHandler+0x17c>)
   11dae:	003a      	movs	r2, r7
   11db0:	7819      	ldrb	r1, [r3, #0]
   11db2:	0038      	movs	r0, r7
   11db4:	4b32      	ldr	r3, [pc, #200]	; (11e80 <RADIO_TxHandler+0x174>)
   11db6:	4798      	blx	r3
   11db8:	4b36      	ldr	r3, [pc, #216]	; (11e94 <RADIO_TxHandler+0x188>)
   11dba:	7832      	ldrb	r2, [r6, #0]
   11dbc:	6819      	ldr	r1, [r3, #0]
   11dbe:	2000      	movs	r0, #0
   11dc0:	4b35      	ldr	r3, [pc, #212]	; (11e98 <RADIO_TxHandler+0x18c>)
   11dc2:	4798      	blx	r3
   11dc4:	0023      	movs	r3, r4
   11dc6:	3334      	adds	r3, #52	; 0x34
   11dc8:	7819      	ldrb	r1, [r3, #0]
   11dca:	2200      	movs	r2, #0
   11dcc:	2003      	movs	r0, #3
   11dce:	4b2c      	ldr	r3, [pc, #176]	; (11e80 <RADIO_TxHandler+0x174>)
   11dd0:	4798      	blx	r3
   11dd2:	4b32      	ldr	r3, [pc, #200]	; (11e9c <RADIO_TxHandler+0x190>)
   11dd4:	4798      	blx	r3
   11dd6:	4b32      	ldr	r3, [pc, #200]	; (11ea0 <RADIO_TxHandler+0x194>)
   11dd8:	6018      	str	r0, [r3, #0]
   11dda:	6059      	str	r1, [r3, #4]
   11ddc:	68e3      	ldr	r3, [r4, #12]
   11dde:	2b00      	cmp	r3, #0
   11de0:	d009      	beq.n	11df6 <RADIO_TxHandler+0xea>
   11de2:	21fa      	movs	r1, #250	; 0xfa
   11de4:	2200      	movs	r2, #0
   11de6:	342f      	adds	r4, #47	; 0x2f
   11de8:	0089      	lsls	r1, r1, #2
   11dea:	7820      	ldrb	r0, [r4, #0]
   11dec:	4359      	muls	r1, r3
   11dee:	9200      	str	r2, [sp, #0]
   11df0:	4b2c      	ldr	r3, [pc, #176]	; (11ea4 <RADIO_TxHandler+0x198>)
   11df2:	4c2d      	ldr	r4, [pc, #180]	; (11ea8 <RADIO_TxHandler+0x19c>)
   11df4:	47a0      	blx	r4
   11df6:	2000      	movs	r0, #0
   11df8:	b007      	add	sp, #28
   11dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11dfc:	4f2b      	ldr	r7, [pc, #172]	; (11eac <RADIO_TxHandler+0x1a0>)
   11dfe:	4b2c      	ldr	r3, [pc, #176]	; (11eb0 <RADIO_TxHandler+0x1a4>)
   11e00:	0038      	movs	r0, r7
   11e02:	4798      	blx	r3
   11e04:	233e      	movs	r3, #62	; 0x3e
   11e06:	5ee2      	ldrsh	r2, [r4, r3]
   11e08:	2100      	movs	r1, #0
   11e0a:	5e7b      	ldrsh	r3, [r7, r1]
   11e0c:	429a      	cmp	r2, r3
   11e0e:	db14      	blt.n	11e3a <RADIO_TxHandler+0x12e>
   11e10:	3601      	adds	r6, #1
   11e12:	b2f6      	uxtb	r6, r6
   11e14:	e7a8      	b.n	11d68 <RADIO_TxHandler+0x5c>
   11e16:	2100      	movs	r1, #0
   11e18:	2040      	movs	r0, #64	; 0x40
   11e1a:	47a8      	blx	r5
   11e1c:	2100      	movs	r1, #0
   11e1e:	2041      	movs	r0, #65	; 0x41
   11e20:	47a8      	blx	r5
   11e22:	0023      	movs	r3, r4
   11e24:	2000      	movs	r0, #0
   11e26:	3358      	adds	r3, #88	; 0x58
   11e28:	7831      	ldrb	r1, [r6, #0]
   11e2a:	7018      	strb	r0, [r3, #0]
   11e2c:	47a8      	blx	r5
   11e2e:	4b19      	ldr	r3, [pc, #100]	; (11e94 <RADIO_TxHandler+0x188>)
   11e30:	7831      	ldrb	r1, [r6, #0]
   11e32:	6818      	ldr	r0, [r3, #0]
   11e34:	4b1f      	ldr	r3, [pc, #124]	; (11eb4 <RADIO_TxHandler+0x1a8>)
   11e36:	4798      	blx	r3
   11e38:	e7c4      	b.n	11dc4 <RADIO_TxHandler+0xb8>
   11e3a:	2000      	movs	r0, #0
   11e3c:	4b1e      	ldr	r3, [pc, #120]	; (11eb8 <RADIO_TxHandler+0x1ac>)
   11e3e:	4798      	blx	r3
   11e40:	4b1e      	ldr	r3, [pc, #120]	; (11ebc <RADIO_TxHandler+0x1b0>)
   11e42:	4798      	blx	r3
   11e44:	2307      	movs	r3, #7
   11e46:	2201      	movs	r2, #1
   11e48:	a903      	add	r1, sp, #12
   11e4a:	700b      	strb	r3, [r1, #0]
   11e4c:	4b1c      	ldr	r3, [pc, #112]	; (11ec0 <RADIO_TxHandler+0x1b4>)
   11e4e:	701a      	strb	r2, [r3, #0]
   11e50:	4b1c      	ldr	r3, [pc, #112]	; (11ec4 <RADIO_TxHandler+0x1b8>)
   11e52:	781b      	ldrb	r3, [r3, #0]
   11e54:	079b      	lsls	r3, r3, #30
   11e56:	d400      	bmi.n	11e5a <RADIO_TxHandler+0x14e>
   11e58:	e78b      	b.n	11d72 <RADIO_TxHandler+0x66>
   11e5a:	6923      	ldr	r3, [r4, #16]
   11e5c:	2b00      	cmp	r3, #0
   11e5e:	d100      	bne.n	11e62 <RADIO_TxHandler+0x156>
   11e60:	e787      	b.n	11d72 <RADIO_TxHandler+0x66>
   11e62:	2002      	movs	r0, #2
   11e64:	4798      	blx	r3
   11e66:	e784      	b.n	11d72 <RADIO_TxHandler+0x66>
   11e68:	00011a0d 	.word	0x00011a0d
   11e6c:	20001820 	.word	0x20001820
   11e70:	0000b1cd 	.word	0x0000b1cd
   11e74:	000042ed 	.word	0x000042ed
   11e78:	0001155d 	.word	0x0001155d
   11e7c:	00010ca1 	.word	0x00010ca1
   11e80:	0000b581 	.word	0x0000b581
   11e84:	00010ce9 	.word	0x00010ce9
   11e88:	20001854 	.word	0x20001854
   11e8c:	2000101c 	.word	0x2000101c
   11e90:	00004315 	.word	0x00004315
   11e94:	20001018 	.word	0x20001018
   11e98:	00004341 	.word	0x00004341
   11e9c:	0000ae5d 	.word	0x0000ae5d
   11ea0:	20001010 	.word	0x20001010
   11ea4:	000116b9 	.word	0x000116b9
   11ea8:	0000aeb5 	.word	0x0000aeb5
   11eac:	2000100c 	.word	0x2000100c
   11eb0:	0000b745 	.word	0x0000b745
   11eb4:	000113d9 	.word	0x000113d9
   11eb8:	00011685 	.word	0x00011685
   11ebc:	00011a41 	.word	0x00011a41
   11ec0:	20001e5f 	.word	0x20001e5f
   11ec4:	20001e5e 	.word	0x20001e5e

00011ec8 <RADIO_TxDoneHandler>:
   11ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   11eca:	4b35      	ldr	r3, [pc, #212]	; (11fa0 <RADIO_TxDoneHandler+0xd8>)
   11ecc:	b087      	sub	sp, #28
   11ece:	881a      	ldrh	r2, [r3, #0]
   11ed0:	06d2      	lsls	r2, r2, #27
   11ed2:	0fd2      	lsrs	r2, r2, #31
   11ed4:	9200      	str	r2, [sp, #0]
   11ed6:	466a      	mov	r2, sp
   11ed8:	7810      	ldrb	r0, [r2, #0]
   11eda:	881a      	ldrh	r2, [r3, #0]
   11edc:	2801      	cmp	r0, #1
   11ede:	d12b      	bne.n	11f38 <RADIO_TxDoneHandler+0x70>
   11ee0:	4c30      	ldr	r4, [pc, #192]	; (11fa4 <RADIO_TxDoneHandler+0xdc>)
   11ee2:	2110      	movs	r1, #16
   11ee4:	0027      	movs	r7, r4
   11ee6:	2500      	movs	r5, #0
   11ee8:	438a      	bics	r2, r1
   11eea:	801a      	strh	r2, [r3, #0]
   11eec:	3734      	adds	r7, #52	; 0x34
   11eee:	0002      	movs	r2, r0
   11ef0:	7839      	ldrb	r1, [r7, #0]
   11ef2:	4b2d      	ldr	r3, [pc, #180]	; (11fa8 <RADIO_TxDoneHandler+0xe0>)
   11ef4:	4798      	blx	r3
   11ef6:	68e3      	ldr	r3, [r4, #12]
   11ef8:	ae03      	add	r6, sp, #12
   11efa:	9304      	str	r3, [sp, #16]
   11efc:	7035      	strb	r5, [r6, #0]
   11efe:	002a      	movs	r2, r5
   11f00:	4b29      	ldr	r3, [pc, #164]	; (11fa8 <RADIO_TxDoneHandler+0xe0>)
   11f02:	7839      	ldrb	r1, [r7, #0]
   11f04:	0028      	movs	r0, r5
   11f06:	4798      	blx	r3
   11f08:	466a      	mov	r2, sp
   11f0a:	4b28      	ldr	r3, [pc, #160]	; (11fac <RADIO_TxDoneHandler+0xe4>)
   11f0c:	7812      	ldrb	r2, [r2, #0]
   11f0e:	701a      	strb	r2, [r3, #0]
   11f10:	0023      	movs	r3, r4
   11f12:	3358      	adds	r3, #88	; 0x58
   11f14:	701d      	strb	r5, [r3, #0]
   11f16:	4b26      	ldr	r3, [pc, #152]	; (11fb0 <RADIO_TxDoneHandler+0xe8>)
   11f18:	781b      	ldrb	r3, [r3, #0]
   11f1a:	075b      	lsls	r3, r3, #29
   11f1c:	d505      	bpl.n	11f2a <RADIO_TxDoneHandler+0x62>
   11f1e:	6923      	ldr	r3, [r4, #16]
   11f20:	42ab      	cmp	r3, r5
   11f22:	d002      	beq.n	11f2a <RADIO_TxDoneHandler+0x62>
   11f24:	0031      	movs	r1, r6
   11f26:	2004      	movs	r0, #4
   11f28:	4798      	blx	r3
   11f2a:	4b22      	ldr	r3, [pc, #136]	; (11fb4 <RADIO_TxDoneHandler+0xec>)
   11f2c:	4798      	blx	r3
   11f2e:	4b22      	ldr	r3, [pc, #136]	; (11fb8 <RADIO_TxDoneHandler+0xf0>)
   11f30:	4798      	blx	r3
   11f32:	2000      	movs	r0, #0
   11f34:	b007      	add	sp, #28
   11f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11f38:	07d2      	lsls	r2, r2, #31
   11f3a:	d402      	bmi.n	11f42 <RADIO_TxDoneHandler+0x7a>
   11f3c:	881a      	ldrh	r2, [r3, #0]
   11f3e:	0752      	lsls	r2, r2, #29
   11f40:	d527      	bpl.n	11f92 <RADIO_TxDoneHandler+0xca>
   11f42:	2601      	movs	r6, #1
   11f44:	2104      	movs	r1, #4
   11f46:	881a      	ldrh	r2, [r3, #0]
   11f48:	4f16      	ldr	r7, [pc, #88]	; (11fa4 <RADIO_TxDoneHandler+0xdc>)
   11f4a:	43b2      	bics	r2, r6
   11f4c:	801a      	strh	r2, [r3, #0]
   11f4e:	881a      	ldrh	r2, [r3, #0]
   11f50:	2400      	movs	r4, #0
   11f52:	438a      	bics	r2, r1
   11f54:	801a      	strh	r2, [r3, #0]
   11f56:	4b19      	ldr	r3, [pc, #100]	; (11fbc <RADIO_TxDoneHandler+0xf4>)
   11f58:	ad03      	add	r5, sp, #12
   11f5a:	681b      	ldr	r3, [r3, #0]
   11f5c:	702c      	strb	r4, [r5, #0]
   11f5e:	9304      	str	r3, [sp, #16]
   11f60:	003b      	movs	r3, r7
   11f62:	3334      	adds	r3, #52	; 0x34
   11f64:	7819      	ldrb	r1, [r3, #0]
   11f66:	0022      	movs	r2, r4
   11f68:	0020      	movs	r0, r4
   11f6a:	4b0f      	ldr	r3, [pc, #60]	; (11fa8 <RADIO_TxDoneHandler+0xe0>)
   11f6c:	4798      	blx	r3
   11f6e:	4b14      	ldr	r3, [pc, #80]	; (11fc0 <RADIO_TxDoneHandler+0xf8>)
   11f70:	4798      	blx	r3
   11f72:	4b0e      	ldr	r3, [pc, #56]	; (11fac <RADIO_TxDoneHandler+0xe4>)
   11f74:	701e      	strb	r6, [r3, #0]
   11f76:	003b      	movs	r3, r7
   11f78:	3358      	adds	r3, #88	; 0x58
   11f7a:	701c      	strb	r4, [r3, #0]
   11f7c:	4b0c      	ldr	r3, [pc, #48]	; (11fb0 <RADIO_TxDoneHandler+0xe8>)
   11f7e:	781b      	ldrb	r3, [r3, #0]
   11f80:	079b      	lsls	r3, r3, #30
   11f82:	d5d6      	bpl.n	11f32 <RADIO_TxDoneHandler+0x6a>
   11f84:	693b      	ldr	r3, [r7, #16]
   11f86:	42a3      	cmp	r3, r4
   11f88:	d0d3      	beq.n	11f32 <RADIO_TxDoneHandler+0x6a>
   11f8a:	0029      	movs	r1, r5
   11f8c:	2002      	movs	r0, #2
   11f8e:	4798      	blx	r3
   11f90:	e7cf      	b.n	11f32 <RADIO_TxDoneHandler+0x6a>
   11f92:	881b      	ldrh	r3, [r3, #0]
   11f94:	059b      	lsls	r3, r3, #22
   11f96:	d5cc      	bpl.n	11f32 <RADIO_TxDoneHandler+0x6a>
   11f98:	4b0a      	ldr	r3, [pc, #40]	; (11fc4 <RADIO_TxDoneHandler+0xfc>)
   11f9a:	4798      	blx	r3
   11f9c:	e7c9      	b.n	11f32 <RADIO_TxDoneHandler+0x6a>
   11f9e:	46c0      	nop			; (mov r8, r8)
   11fa0:	20001e5c 	.word	0x20001e5c
   11fa4:	20001820 	.word	0x20001820
   11fa8:	0000b581 	.word	0x0000b581
   11fac:	20001e5f 	.word	0x20001e5f
   11fb0:	20001e5e 	.word	0x20001e5e
   11fb4:	000042ad 	.word	0x000042ad
   11fb8:	00011a5d 	.word	0x00011a5d
   11fbc:	20001010 	.word	0x20001010
   11fc0:	00011a41 	.word	0x00011a41
   11fc4:	00012361 	.word	0x00012361

00011fc8 <RADIO_RxDoneHandler>:
   11fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
   11fca:	4b97      	ldr	r3, [pc, #604]	; (12228 <RADIO_RxDoneHandler+0x260>)
   11fcc:	b085      	sub	sp, #20
   11fce:	881c      	ldrh	r4, [r3, #0]
   11fd0:	881a      	ldrh	r2, [r3, #0]
   11fd2:	06a4      	lsls	r4, r4, #26
   11fd4:	0fe4      	lsrs	r4, r4, #31
   11fd6:	b2e0      	uxtb	r0, r4
   11fd8:	2801      	cmp	r0, #1
   11fda:	d126      	bne.n	1202a <RADIO_RxDoneHandler+0x62>
   11fdc:	4d93      	ldr	r5, [pc, #588]	; (1222c <RADIO_RxDoneHandler+0x264>)
   11fde:	2120      	movs	r1, #32
   11fe0:	002e      	movs	r6, r5
   11fe2:	438a      	bics	r2, r1
   11fe4:	801a      	strh	r2, [r3, #0]
   11fe6:	3634      	adds	r6, #52	; 0x34
   11fe8:	0002      	movs	r2, r0
   11fea:	7831      	ldrb	r1, [r6, #0]
   11fec:	4f90      	ldr	r7, [pc, #576]	; (12230 <RADIO_RxDoneHandler+0x268>)
   11fee:	47b8      	blx	r7
   11ff0:	2200      	movs	r2, #0
   11ff2:	7831      	ldrb	r1, [r6, #0]
   11ff4:	0010      	movs	r0, r2
   11ff6:	47b8      	blx	r7
   11ff8:	4b8e      	ldr	r3, [pc, #568]	; (12234 <RADIO_RxDoneHandler+0x26c>)
   11ffa:	4798      	blx	r3
   11ffc:	4b8e      	ldr	r3, [pc, #568]	; (12238 <RADIO_RxDoneHandler+0x270>)
   11ffe:	002a      	movs	r2, r5
   12000:	701c      	strb	r4, [r3, #0]
   12002:	2300      	movs	r3, #0
   12004:	322c      	adds	r2, #44	; 0x2c
   12006:	7013      	strb	r3, [r2, #0]
   12008:	002a      	movs	r2, r5
   1200a:	a901      	add	r1, sp, #4
   1200c:	3258      	adds	r2, #88	; 0x58
   1200e:	7013      	strb	r3, [r2, #0]
   12010:	700b      	strb	r3, [r1, #0]
   12012:	4b8a      	ldr	r3, [pc, #552]	; (1223c <RADIO_RxDoneHandler+0x274>)
   12014:	781b      	ldrb	r3, [r3, #0]
   12016:	071b      	lsls	r3, r3, #28
   12018:	d504      	bpl.n	12024 <RADIO_RxDoneHandler+0x5c>
   1201a:	692b      	ldr	r3, [r5, #16]
   1201c:	2008      	movs	r0, #8
   1201e:	2b00      	cmp	r3, #0
   12020:	d000      	beq.n	12024 <RADIO_RxDoneHandler+0x5c>
   12022:	e084      	b.n	1212e <RADIO_RxDoneHandler+0x166>
   12024:	2000      	movs	r0, #0
   12026:	b005      	add	sp, #20
   12028:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1202a:	0652      	lsls	r2, r2, #25
   1202c:	d402      	bmi.n	12034 <RADIO_RxDoneHandler+0x6c>
   1202e:	881a      	ldrh	r2, [r3, #0]
   12030:	0612      	lsls	r2, r2, #24
   12032:	d523      	bpl.n	1207c <RADIO_RxDoneHandler+0xb4>
   12034:	2140      	movs	r1, #64	; 0x40
   12036:	881a      	ldrh	r2, [r3, #0]
   12038:	4c7c      	ldr	r4, [pc, #496]	; (1222c <RADIO_RxDoneHandler+0x264>)
   1203a:	438a      	bics	r2, r1
   1203c:	801a      	strh	r2, [r3, #0]
   1203e:	881a      	ldrh	r2, [r3, #0]
   12040:	1849      	adds	r1, r1, r1
   12042:	438a      	bics	r2, r1
   12044:	801a      	strh	r2, [r3, #0]
   12046:	0023      	movs	r3, r4
   12048:	2200      	movs	r2, #0
   1204a:	3334      	adds	r3, #52	; 0x34
   1204c:	7819      	ldrb	r1, [r3, #0]
   1204e:	0010      	movs	r0, r2
   12050:	4b77      	ldr	r3, [pc, #476]	; (12230 <RADIO_RxDoneHandler+0x268>)
   12052:	4798      	blx	r3
   12054:	4b77      	ldr	r3, [pc, #476]	; (12234 <RADIO_RxDoneHandler+0x26c>)
   12056:	4798      	blx	r3
   12058:	2201      	movs	r2, #1
   1205a:	4b77      	ldr	r3, [pc, #476]	; (12238 <RADIO_RxDoneHandler+0x270>)
   1205c:	a901      	add	r1, sp, #4
   1205e:	701a      	strb	r2, [r3, #0]
   12060:	0022      	movs	r2, r4
   12062:	2300      	movs	r3, #0
   12064:	322c      	adds	r2, #44	; 0x2c
   12066:	7013      	strb	r3, [r2, #0]
   12068:	0022      	movs	r2, r4
   1206a:	3258      	adds	r2, #88	; 0x58
   1206c:	7013      	strb	r3, [r2, #0]
   1206e:	700b      	strb	r3, [r1, #0]
   12070:	4b72      	ldr	r3, [pc, #456]	; (1223c <RADIO_RxDoneHandler+0x274>)
   12072:	781b      	ldrb	r3, [r3, #0]
   12074:	071b      	lsls	r3, r3, #28
   12076:	d5d5      	bpl.n	12024 <RADIO_RxDoneHandler+0x5c>
   12078:	6923      	ldr	r3, [r4, #16]
   1207a:	e7cf      	b.n	1201c <RADIO_RxDoneHandler+0x54>
   1207c:	881a      	ldrh	r2, [r3, #0]
   1207e:	0792      	lsls	r2, r2, #30
   12080:	d571      	bpl.n	12166 <RADIO_RxDoneHandler+0x19e>
   12082:	2102      	movs	r1, #2
   12084:	881a      	ldrh	r2, [r3, #0]
   12086:	4d6e      	ldr	r5, [pc, #440]	; (12240 <RADIO_RxDoneHandler+0x278>)
   12088:	438a      	bics	r2, r1
   1208a:	801a      	strh	r2, [r3, #0]
   1208c:	2013      	movs	r0, #19
   1208e:	47a8      	blx	r5
   12090:	4c66      	ldr	r4, [pc, #408]	; (1222c <RADIO_RxDoneHandler+0x264>)
   12092:	2100      	movs	r1, #0
   12094:	0026      	movs	r6, r4
   12096:	362c      	adds	r6, #44	; 0x2c
   12098:	7030      	strb	r0, [r6, #0]
   1209a:	4b6a      	ldr	r3, [pc, #424]	; (12244 <RADIO_RxDoneHandler+0x27c>)
   1209c:	200d      	movs	r0, #13
   1209e:	4798      	blx	r3
   120a0:	7832      	ldrb	r2, [r6, #0]
   120a2:	4b69      	ldr	r3, [pc, #420]	; (12248 <RADIO_RxDoneHandler+0x280>)
   120a4:	b2d2      	uxtb	r2, r2
   120a6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   120a8:	2000      	movs	r0, #0
   120aa:	4798      	blx	r3
   120ac:	2019      	movs	r0, #25
   120ae:	47a8      	blx	r5
   120b0:	0023      	movs	r3, r4
   120b2:	b240      	sxtb	r0, r0
   120b4:	3332      	adds	r3, #50	; 0x32
   120b6:	2800      	cmp	r0, #0
   120b8:	da3b      	bge.n	12132 <RADIO_RxDoneHandler+0x16a>
   120ba:	4240      	negs	r0, r0
   120bc:	1080      	asrs	r0, r0, #2
   120be:	4240      	negs	r0, r0
   120c0:	7018      	strb	r0, [r3, #0]
   120c2:	201a      	movs	r0, #26
   120c4:	47a8      	blx	r5
   120c6:	0023      	movs	r3, r4
   120c8:	3332      	adds	r3, #50	; 0x32
   120ca:	781b      	ldrb	r3, [r3, #0]
   120cc:	b202      	sxth	r2, r0
   120ce:	b25b      	sxtb	r3, r3
   120d0:	4d5e      	ldr	r5, [pc, #376]	; (1224c <RADIO_RxDoneHandler+0x284>)
   120d2:	2b00      	cmp	r3, #0
   120d4:	da36      	bge.n	12144 <RADIO_RxDoneHandler+0x17c>
   120d6:	6821      	ldr	r1, [r4, #0]
   120d8:	4e5d      	ldr	r6, [pc, #372]	; (12250 <RADIO_RxDoneHandler+0x288>)
   120da:	198e      	adds	r6, r1, r6
   120dc:	42ae      	cmp	r6, r5
   120de:	d82a      	bhi.n	12136 <RADIO_RxDoneHandler+0x16e>
   120e0:	3b9d      	subs	r3, #157	; 0x9d
   120e2:	181b      	adds	r3, r3, r0
   120e4:	1112      	asrs	r2, r2, #4
   120e6:	189b      	adds	r3, r3, r2
   120e8:	0022      	movs	r2, r4
   120ea:	3256      	adds	r2, #86	; 0x56
   120ec:	8013      	strh	r3, [r2, #0]
   120ee:	0023      	movs	r3, r4
   120f0:	2200      	movs	r2, #0
   120f2:	3334      	adds	r3, #52	; 0x34
   120f4:	7819      	ldrb	r1, [r3, #0]
   120f6:	0010      	movs	r0, r2
   120f8:	4b4d      	ldr	r3, [pc, #308]	; (12230 <RADIO_RxDoneHandler+0x268>)
   120fa:	4798      	blx	r3
   120fc:	4b4d      	ldr	r3, [pc, #308]	; (12234 <RADIO_RxDoneHandler+0x26c>)
   120fe:	4798      	blx	r3
   12100:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   12102:	a901      	add	r1, sp, #4
   12104:	604b      	str	r3, [r1, #4]
   12106:	0023      	movs	r3, r4
   12108:	332c      	adds	r3, #44	; 0x2c
   1210a:	781b      	ldrb	r3, [r3, #0]
   1210c:	2201      	movs	r2, #1
   1210e:	720b      	strb	r3, [r1, #8]
   12110:	2300      	movs	r3, #0
   12112:	700b      	strb	r3, [r1, #0]
   12114:	4b48      	ldr	r3, [pc, #288]	; (12238 <RADIO_RxDoneHandler+0x270>)
   12116:	701a      	strb	r2, [r3, #0]
   12118:	4b48      	ldr	r3, [pc, #288]	; (1223c <RADIO_RxDoneHandler+0x274>)
   1211a:	7818      	ldrb	r0, [r3, #0]
   1211c:	07c0      	lsls	r0, r0, #31
   1211e:	0fc0      	lsrs	r0, r0, #31
   12120:	4290      	cmp	r0, r2
   12122:	d000      	beq.n	12126 <RADIO_RxDoneHandler+0x15e>
   12124:	e77e      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   12126:	6923      	ldr	r3, [r4, #16]
   12128:	2b00      	cmp	r3, #0
   1212a:	d100      	bne.n	1212e <RADIO_RxDoneHandler+0x166>
   1212c:	e77a      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   1212e:	4798      	blx	r3
   12130:	e778      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   12132:	1080      	asrs	r0, r0, #2
   12134:	e7c4      	b.n	120c0 <RADIO_RxDoneHandler+0xf8>
   12136:	4d47      	ldr	r5, [pc, #284]	; (12254 <RADIO_RxDoneHandler+0x28c>)
   12138:	1949      	adds	r1, r1, r5
   1213a:	4d47      	ldr	r5, [pc, #284]	; (12258 <RADIO_RxDoneHandler+0x290>)
   1213c:	42a9      	cmp	r1, r5
   1213e:	d8d6      	bhi.n	120ee <RADIO_RxDoneHandler+0x126>
   12140:	3ba4      	subs	r3, #164	; 0xa4
   12142:	e7ce      	b.n	120e2 <RADIO_RxDoneHandler+0x11a>
   12144:	6823      	ldr	r3, [r4, #0]
   12146:	4942      	ldr	r1, [pc, #264]	; (12250 <RADIO_RxDoneHandler+0x288>)
   12148:	1859      	adds	r1, r3, r1
   1214a:	42a9      	cmp	r1, r5
   1214c:	d802      	bhi.n	12154 <RADIO_RxDoneHandler+0x18c>
   1214e:	0003      	movs	r3, r0
   12150:	3b9d      	subs	r3, #157	; 0x9d
   12152:	e7c7      	b.n	120e4 <RADIO_RxDoneHandler+0x11c>
   12154:	493f      	ldr	r1, [pc, #252]	; (12254 <RADIO_RxDoneHandler+0x28c>)
   12156:	185b      	adds	r3, r3, r1
   12158:	493f      	ldr	r1, [pc, #252]	; (12258 <RADIO_RxDoneHandler+0x290>)
   1215a:	428b      	cmp	r3, r1
   1215c:	d8c7      	bhi.n	120ee <RADIO_RxDoneHandler+0x126>
   1215e:	38a4      	subs	r0, #164	; 0xa4
   12160:	1113      	asrs	r3, r2, #4
   12162:	18c3      	adds	r3, r0, r3
   12164:	e7c0      	b.n	120e8 <RADIO_RxDoneHandler+0x120>
   12166:	881a      	ldrh	r2, [r3, #0]
   12168:	0712      	lsls	r2, r2, #28
   1216a:	0fd5      	lsrs	r5, r2, #31
   1216c:	2a00      	cmp	r2, #0
   1216e:	da27      	bge.n	121c0 <RADIO_RxDoneHandler+0x1f8>
   12170:	2108      	movs	r1, #8
   12172:	881a      	ldrh	r2, [r3, #0]
   12174:	4c2d      	ldr	r4, [pc, #180]	; (1222c <RADIO_RxDoneHandler+0x264>)
   12176:	438a      	bics	r2, r1
   12178:	801a      	strh	r2, [r3, #0]
   1217a:	0023      	movs	r3, r4
   1217c:	2280      	movs	r2, #128	; 0x80
   1217e:	3332      	adds	r3, #50	; 0x32
   12180:	701a      	strb	r2, [r3, #0]
   12182:	0023      	movs	r3, r4
   12184:	2200      	movs	r2, #0
   12186:	3334      	adds	r3, #52	; 0x34
   12188:	7819      	ldrb	r1, [r3, #0]
   1218a:	0010      	movs	r0, r2
   1218c:	4b28      	ldr	r3, [pc, #160]	; (12230 <RADIO_RxDoneHandler+0x268>)
   1218e:	4798      	blx	r3
   12190:	4b28      	ldr	r3, [pc, #160]	; (12234 <RADIO_RxDoneHandler+0x26c>)
   12192:	4798      	blx	r3
   12194:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   12196:	a901      	add	r1, sp, #4
   12198:	604b      	str	r3, [r1, #4]
   1219a:	0023      	movs	r3, r4
   1219c:	332c      	adds	r3, #44	; 0x2c
   1219e:	781b      	ldrb	r3, [r3, #0]
   121a0:	0022      	movs	r2, r4
   121a2:	720b      	strb	r3, [r1, #8]
   121a4:	2300      	movs	r3, #0
   121a6:	3258      	adds	r2, #88	; 0x58
   121a8:	7013      	strb	r3, [r2, #0]
   121aa:	700b      	strb	r3, [r1, #0]
   121ac:	4b22      	ldr	r3, [pc, #136]	; (12238 <RADIO_RxDoneHandler+0x270>)
   121ae:	701d      	strb	r5, [r3, #0]
   121b0:	4b22      	ldr	r3, [pc, #136]	; (1223c <RADIO_RxDoneHandler+0x274>)
   121b2:	7818      	ldrb	r0, [r3, #0]
   121b4:	07c0      	lsls	r0, r0, #31
   121b6:	0fc0      	lsrs	r0, r0, #31
   121b8:	2801      	cmp	r0, #1
   121ba:	d000      	beq.n	121be <RADIO_RxDoneHandler+0x1f6>
   121bc:	e732      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   121be:	e7b2      	b.n	12126 <RADIO_RxDoneHandler+0x15e>
   121c0:	881a      	ldrh	r2, [r3, #0]
   121c2:	05d2      	lsls	r2, r2, #23
   121c4:	0fd5      	lsrs	r5, r2, #31
   121c6:	2a00      	cmp	r2, #0
   121c8:	db00      	blt.n	121cc <RADIO_RxDoneHandler+0x204>
   121ca:	e72b      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   121cc:	4c17      	ldr	r4, [pc, #92]	; (1222c <RADIO_RxDoneHandler+0x264>)
   121ce:	881a      	ldrh	r2, [r3, #0]
   121d0:	0026      	movs	r6, r4
   121d2:	4922      	ldr	r1, [pc, #136]	; (1225c <RADIO_RxDoneHandler+0x294>)
   121d4:	362c      	adds	r6, #44	; 0x2c
   121d6:	400a      	ands	r2, r1
   121d8:	801a      	strh	r2, [r3, #0]
   121da:	7832      	ldrb	r2, [r6, #0]
   121dc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   121de:	b2d2      	uxtb	r2, r2
   121e0:	2000      	movs	r0, #0
   121e2:	4b19      	ldr	r3, [pc, #100]	; (12248 <RADIO_RxDoneHandler+0x280>)
   121e4:	4798      	blx	r3
   121e6:	0023      	movs	r3, r4
   121e8:	2200      	movs	r2, #0
   121ea:	3334      	adds	r3, #52	; 0x34
   121ec:	7819      	ldrb	r1, [r3, #0]
   121ee:	0010      	movs	r0, r2
   121f0:	4b0f      	ldr	r3, [pc, #60]	; (12230 <RADIO_RxDoneHandler+0x268>)
   121f2:	4798      	blx	r3
   121f4:	4b0f      	ldr	r3, [pc, #60]	; (12234 <RADIO_RxDoneHandler+0x26c>)
   121f6:	4798      	blx	r3
   121f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   121fa:	a901      	add	r1, sp, #4
   121fc:	604b      	str	r3, [r1, #4]
   121fe:	7833      	ldrb	r3, [r6, #0]
   12200:	0022      	movs	r2, r4
   12202:	720b      	strb	r3, [r1, #8]
   12204:	2300      	movs	r3, #0
   12206:	3258      	adds	r2, #88	; 0x58
   12208:	7013      	strb	r3, [r2, #0]
   1220a:	700b      	strb	r3, [r1, #0]
   1220c:	4b0a      	ldr	r3, [pc, #40]	; (12238 <RADIO_RxDoneHandler+0x270>)
   1220e:	701d      	strb	r5, [r3, #0]
   12210:	4b0a      	ldr	r3, [pc, #40]	; (1223c <RADIO_RxDoneHandler+0x274>)
   12212:	781b      	ldrb	r3, [r3, #0]
   12214:	06db      	lsls	r3, r3, #27
   12216:	d400      	bmi.n	1221a <RADIO_RxDoneHandler+0x252>
   12218:	e704      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   1221a:	6923      	ldr	r3, [r4, #16]
   1221c:	2b00      	cmp	r3, #0
   1221e:	d100      	bne.n	12222 <RADIO_RxDoneHandler+0x25a>
   12220:	e700      	b.n	12024 <RADIO_RxDoneHandler+0x5c>
   12222:	2010      	movs	r0, #16
   12224:	e783      	b.n	1212e <RADIO_RxDoneHandler+0x166>
   12226:	46c0      	nop			; (mov r8, r8)
   12228:	20001e5c 	.word	0x20001e5c
   1222c:	20001820 	.word	0x20001820
   12230:	0000b581 	.word	0x0000b581
   12234:	00011a41 	.word	0x00011a41
   12238:	20001e5f 	.word	0x20001e5f
   1223c:	20001e5e 	.word	0x20001e5e
   12240:	00004315 	.word	0x00004315
   12244:	000042ed 	.word	0x000042ed
   12248:	00004381 	.word	0x00004381
   1224c:	096ae380 	.word	0x096ae380
   12250:	cc9eec80 	.word	0xcc9eec80
   12254:	e78fe580 	.word	0xe78fe580
   12258:	06dac2c0 	.word	0x06dac2c0
   1225c:	fffffeff 	.word	0xfffffeff

00012260 <Radio_LBTScanTimeout>:
   12260:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   12262:	4c1c      	ldr	r4, [pc, #112]	; (122d4 <Radio_LBTScanTimeout+0x74>)
   12264:	0025      	movs	r5, r4
   12266:	0023      	movs	r3, r4
   12268:	354f      	adds	r5, #79	; 0x4f
   1226a:	7829      	ldrb	r1, [r5, #0]
   1226c:	3340      	adds	r3, #64	; 0x40
   1226e:	3101      	adds	r1, #1
   12270:	b2c9      	uxtb	r1, r1
   12272:	7029      	strb	r1, [r5, #0]
   12274:	781b      	ldrb	r3, [r3, #0]
   12276:	428b      	cmp	r3, r1
   12278:	d315      	bcc.n	122a6 <Radio_LBTScanTimeout+0x46>
   1227a:	260e      	movs	r6, #14
   1227c:	446e      	add	r6, sp
   1227e:	4b16      	ldr	r3, [pc, #88]	; (122d8 <Radio_LBTScanTimeout+0x78>)
   12280:	0030      	movs	r0, r6
   12282:	4798      	blx	r3
   12284:	2300      	movs	r3, #0
   12286:	5ef2      	ldrsh	r2, [r6, r3]
   12288:	782b      	ldrb	r3, [r5, #0]
   1228a:	4353      	muls	r3, r2
   1228c:	6c62      	ldr	r2, [r4, #68]	; 0x44
   1228e:	189b      	adds	r3, r3, r2
   12290:	6463      	str	r3, [r4, #68]	; 0x44
   12292:	0023      	movs	r3, r4
   12294:	2200      	movs	r2, #0
   12296:	3350      	adds	r3, #80	; 0x50
   12298:	7818      	ldrb	r0, [r3, #0]
   1229a:	9200      	str	r2, [sp, #0]
   1229c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   1229e:	4b0f      	ldr	r3, [pc, #60]	; (122dc <Radio_LBTScanTimeout+0x7c>)
   122a0:	4c0f      	ldr	r4, [pc, #60]	; (122e0 <Radio_LBTScanTimeout+0x80>)
   122a2:	47a0      	blx	r4
   122a4:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   122a6:	2380      	movs	r3, #128	; 0x80
   122a8:	4a0e      	ldr	r2, [pc, #56]	; (122e4 <Radio_LBTScanTimeout+0x84>)
   122aa:	009b      	lsls	r3, r3, #2
   122ac:	8810      	ldrh	r0, [r2, #0]
   122ae:	4303      	orrs	r3, r0
   122b0:	8013      	strh	r3, [r2, #0]
   122b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
   122b4:	0058      	lsls	r0, r3, #1
   122b6:	1e4b      	subs	r3, r1, #1
   122b8:	4359      	muls	r1, r3
   122ba:	4b0b      	ldr	r3, [pc, #44]	; (122e8 <Radio_LBTScanTimeout+0x88>)
   122bc:	b289      	uxth	r1, r1
   122be:	4798      	blx	r3
   122c0:	0023      	movs	r3, r4
   122c2:	334c      	adds	r3, #76	; 0x4c
   122c4:	8018      	strh	r0, [r3, #0]
   122c6:	2300      	movs	r3, #0
   122c8:	2001      	movs	r0, #1
   122ca:	702b      	strb	r3, [r5, #0]
   122cc:	6463      	str	r3, [r4, #68]	; 0x44
   122ce:	4b07      	ldr	r3, [pc, #28]	; (122ec <Radio_LBTScanTimeout+0x8c>)
   122d0:	4798      	blx	r3
   122d2:	e7e7      	b.n	122a4 <Radio_LBTScanTimeout+0x44>
   122d4:	20001820 	.word	0x20001820
   122d8:	0000b745 	.word	0x0000b745
   122dc:	00012261 	.word	0x00012261
   122e0:	0000aeb5 	.word	0x0000aeb5
   122e4:	20001e5c 	.word	0x20001e5c
   122e8:	00012539 	.word	0x00012539
   122ec:	000112a9 	.word	0x000112a9

000122f0 <RADIO_ScanHandler>:
   122f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   122f2:	4b12      	ldr	r3, [pc, #72]	; (1233c <RADIO_ScanHandler+0x4c>)
   122f4:	4798      	blx	r3
   122f6:	2000      	movs	r0, #0
   122f8:	4b11      	ldr	r3, [pc, #68]	; (12340 <RADIO_ScanHandler+0x50>)
   122fa:	4798      	blx	r3
   122fc:	4d11      	ldr	r5, [pc, #68]	; (12344 <RADIO_ScanHandler+0x54>)
   122fe:	4b12      	ldr	r3, [pc, #72]	; (12348 <RADIO_ScanHandler+0x58>)
   12300:	6828      	ldr	r0, [r5, #0]
   12302:	2400      	movs	r4, #0
   12304:	4798      	blx	r3
   12306:	002b      	movs	r3, r5
   12308:	4e10      	ldr	r6, [pc, #64]	; (1234c <RADIO_ScanHandler+0x5c>)
   1230a:	334c      	adds	r3, #76	; 0x4c
   1230c:	2201      	movs	r2, #1
   1230e:	0021      	movs	r1, r4
   12310:	0020      	movs	r0, r4
   12312:	801c      	strh	r4, [r3, #0]
   12314:	47b0      	blx	r6
   12316:	4b0e      	ldr	r3, [pc, #56]	; (12350 <RADIO_ScanHandler+0x60>)
   12318:	2109      	movs	r1, #9
   1231a:	2012      	movs	r0, #18
   1231c:	4798      	blx	r3
   1231e:	3550      	adds	r5, #80	; 0x50
   12320:	0022      	movs	r2, r4
   12322:	0021      	movs	r1, r4
   12324:	2005      	movs	r0, #5
   12326:	47b0      	blx	r6
   12328:	7828      	ldrb	r0, [r5, #0]
   1232a:	4b0a      	ldr	r3, [pc, #40]	; (12354 <RADIO_ScanHandler+0x64>)
   1232c:	4d0a      	ldr	r5, [pc, #40]	; (12358 <RADIO_ScanHandler+0x68>)
   1232e:	9400      	str	r4, [sp, #0]
   12330:	0022      	movs	r2, r4
   12332:	490a      	ldr	r1, [pc, #40]	; (1235c <RADIO_ScanHandler+0x6c>)
   12334:	47a8      	blx	r5
   12336:	0020      	movs	r0, r4
   12338:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   1233a:	46c0      	nop			; (mov r8, r8)
   1233c:	00011a0d 	.word	0x00011a0d
   12340:	0001155d 	.word	0x0001155d
   12344:	20001820 	.word	0x20001820
   12348:	00010ca1 	.word	0x00010ca1
   1234c:	0000b581 	.word	0x0000b581
   12350:	000042ed 	.word	0x000042ed
   12354:	00012261 	.word	0x00012261
   12358:	0000aeb5 	.word	0x0000aeb5
   1235c:	00002328 	.word	0x00002328

00012360 <radioScanDoneHandler>:
   12360:	b530      	push	{r4, r5, lr}
   12362:	4a18      	ldr	r2, [pc, #96]	; (123c4 <radioScanDoneHandler+0x64>)
   12364:	4918      	ldr	r1, [pc, #96]	; (123c8 <radioScanDoneHandler+0x68>)
   12366:	8813      	ldrh	r3, [r2, #0]
   12368:	b085      	sub	sp, #20
   1236a:	400b      	ands	r3, r1
   1236c:	8013      	strh	r3, [r2, #0]
   1236e:	2200      	movs	r2, #0
   12370:	4b16      	ldr	r3, [pc, #88]	; (123cc <radioScanDoneHandler+0x6c>)
   12372:	0011      	movs	r1, r2
   12374:	0010      	movs	r0, r2
   12376:	4798      	blx	r3
   12378:	2000      	movs	r0, #0
   1237a:	4b15      	ldr	r3, [pc, #84]	; (123d0 <radioScanDoneHandler+0x70>)
   1237c:	4798      	blx	r3
   1237e:	4b15      	ldr	r3, [pc, #84]	; (123d4 <radioScanDoneHandler+0x74>)
   12380:	4798      	blx	r3
   12382:	4c15      	ldr	r4, [pc, #84]	; (123d8 <radioScanDoneHandler+0x78>)
   12384:	0023      	movs	r3, r4
   12386:	334c      	adds	r3, #76	; 0x4c
   12388:	2100      	movs	r1, #0
   1238a:	5e59      	ldrsh	r1, [r3, r1]
   1238c:	233e      	movs	r3, #62	; 0x3e
   1238e:	5ee2      	ldrsh	r2, [r4, r3]
   12390:	4b12      	ldr	r3, [pc, #72]	; (123dc <radioScanDoneHandler+0x7c>)
   12392:	4291      	cmp	r1, r2
   12394:	da06      	bge.n	123a4 <radioScanDoneHandler+0x44>
   12396:	2002      	movs	r0, #2
   12398:	4798      	blx	r3
   1239a:	4b11      	ldr	r3, [pc, #68]	; (123e0 <radioScanDoneHandler+0x80>)
   1239c:	4798      	blx	r3
   1239e:	2000      	movs	r0, #0
   123a0:	b005      	add	sp, #20
   123a2:	bd30      	pop	{r4, r5, pc}
   123a4:	2207      	movs	r2, #7
   123a6:	ad01      	add	r5, sp, #4
   123a8:	2001      	movs	r0, #1
   123aa:	702a      	strb	r2, [r5, #0]
   123ac:	4798      	blx	r3
   123ae:	4b0d      	ldr	r3, [pc, #52]	; (123e4 <radioScanDoneHandler+0x84>)
   123b0:	781b      	ldrb	r3, [r3, #0]
   123b2:	079b      	lsls	r3, r3, #30
   123b4:	d5f3      	bpl.n	1239e <radioScanDoneHandler+0x3e>
   123b6:	6923      	ldr	r3, [r4, #16]
   123b8:	2b00      	cmp	r3, #0
   123ba:	d0f0      	beq.n	1239e <radioScanDoneHandler+0x3e>
   123bc:	0029      	movs	r1, r5
   123be:	2002      	movs	r0, #2
   123c0:	4798      	blx	r3
   123c2:	e7ec      	b.n	1239e <radioScanDoneHandler+0x3e>
   123c4:	20001e5c 	.word	0x20001e5c
   123c8:	fffffdff 	.word	0xfffffdff
   123cc:	0000b581 	.word	0x0000b581
   123d0:	00011685 	.word	0x00011685
   123d4:	00011a41 	.word	0x00011a41
   123d8:	20001820 	.word	0x20001820
   123dc:	00011355 	.word	0x00011355
   123e0:	00011d0d 	.word	0x00011d0d
   123e4:	20001e5e 	.word	0x20001e5e

000123e8 <__gnu_thumb1_case_sqi>:
   123e8:	b402      	push	{r1}
   123ea:	4671      	mov	r1, lr
   123ec:	0849      	lsrs	r1, r1, #1
   123ee:	0049      	lsls	r1, r1, #1
   123f0:	5609      	ldrsb	r1, [r1, r0]
   123f2:	0049      	lsls	r1, r1, #1
   123f4:	448e      	add	lr, r1
   123f6:	bc02      	pop	{r1}
   123f8:	4770      	bx	lr
   123fa:	46c0      	nop			; (mov r8, r8)

000123fc <__gnu_thumb1_case_uqi>:
   123fc:	b402      	push	{r1}
   123fe:	4671      	mov	r1, lr
   12400:	0849      	lsrs	r1, r1, #1
   12402:	0049      	lsls	r1, r1, #1
   12404:	5c09      	ldrb	r1, [r1, r0]
   12406:	0049      	lsls	r1, r1, #1
   12408:	448e      	add	lr, r1
   1240a:	bc02      	pop	{r1}
   1240c:	4770      	bx	lr
   1240e:	46c0      	nop			; (mov r8, r8)

00012410 <__gnu_thumb1_case_uhi>:
   12410:	b403      	push	{r0, r1}
   12412:	4671      	mov	r1, lr
   12414:	0849      	lsrs	r1, r1, #1
   12416:	0040      	lsls	r0, r0, #1
   12418:	0049      	lsls	r1, r1, #1
   1241a:	5a09      	ldrh	r1, [r1, r0]
   1241c:	0049      	lsls	r1, r1, #1
   1241e:	448e      	add	lr, r1
   12420:	bc03      	pop	{r0, r1}
   12422:	4770      	bx	lr

00012424 <__udivsi3>:
   12424:	2200      	movs	r2, #0
   12426:	0843      	lsrs	r3, r0, #1
   12428:	428b      	cmp	r3, r1
   1242a:	d374      	bcc.n	12516 <__udivsi3+0xf2>
   1242c:	0903      	lsrs	r3, r0, #4
   1242e:	428b      	cmp	r3, r1
   12430:	d35f      	bcc.n	124f2 <__udivsi3+0xce>
   12432:	0a03      	lsrs	r3, r0, #8
   12434:	428b      	cmp	r3, r1
   12436:	d344      	bcc.n	124c2 <__udivsi3+0x9e>
   12438:	0b03      	lsrs	r3, r0, #12
   1243a:	428b      	cmp	r3, r1
   1243c:	d328      	bcc.n	12490 <__udivsi3+0x6c>
   1243e:	0c03      	lsrs	r3, r0, #16
   12440:	428b      	cmp	r3, r1
   12442:	d30d      	bcc.n	12460 <__udivsi3+0x3c>
   12444:	22ff      	movs	r2, #255	; 0xff
   12446:	0209      	lsls	r1, r1, #8
   12448:	ba12      	rev	r2, r2
   1244a:	0c03      	lsrs	r3, r0, #16
   1244c:	428b      	cmp	r3, r1
   1244e:	d302      	bcc.n	12456 <__udivsi3+0x32>
   12450:	1212      	asrs	r2, r2, #8
   12452:	0209      	lsls	r1, r1, #8
   12454:	d065      	beq.n	12522 <__udivsi3+0xfe>
   12456:	0b03      	lsrs	r3, r0, #12
   12458:	428b      	cmp	r3, r1
   1245a:	d319      	bcc.n	12490 <__udivsi3+0x6c>
   1245c:	e000      	b.n	12460 <__udivsi3+0x3c>
   1245e:	0a09      	lsrs	r1, r1, #8
   12460:	0bc3      	lsrs	r3, r0, #15
   12462:	428b      	cmp	r3, r1
   12464:	d301      	bcc.n	1246a <__udivsi3+0x46>
   12466:	03cb      	lsls	r3, r1, #15
   12468:	1ac0      	subs	r0, r0, r3
   1246a:	4152      	adcs	r2, r2
   1246c:	0b83      	lsrs	r3, r0, #14
   1246e:	428b      	cmp	r3, r1
   12470:	d301      	bcc.n	12476 <__udivsi3+0x52>
   12472:	038b      	lsls	r3, r1, #14
   12474:	1ac0      	subs	r0, r0, r3
   12476:	4152      	adcs	r2, r2
   12478:	0b43      	lsrs	r3, r0, #13
   1247a:	428b      	cmp	r3, r1
   1247c:	d301      	bcc.n	12482 <__udivsi3+0x5e>
   1247e:	034b      	lsls	r3, r1, #13
   12480:	1ac0      	subs	r0, r0, r3
   12482:	4152      	adcs	r2, r2
   12484:	0b03      	lsrs	r3, r0, #12
   12486:	428b      	cmp	r3, r1
   12488:	d301      	bcc.n	1248e <__udivsi3+0x6a>
   1248a:	030b      	lsls	r3, r1, #12
   1248c:	1ac0      	subs	r0, r0, r3
   1248e:	4152      	adcs	r2, r2
   12490:	0ac3      	lsrs	r3, r0, #11
   12492:	428b      	cmp	r3, r1
   12494:	d301      	bcc.n	1249a <__udivsi3+0x76>
   12496:	02cb      	lsls	r3, r1, #11
   12498:	1ac0      	subs	r0, r0, r3
   1249a:	4152      	adcs	r2, r2
   1249c:	0a83      	lsrs	r3, r0, #10
   1249e:	428b      	cmp	r3, r1
   124a0:	d301      	bcc.n	124a6 <__udivsi3+0x82>
   124a2:	028b      	lsls	r3, r1, #10
   124a4:	1ac0      	subs	r0, r0, r3
   124a6:	4152      	adcs	r2, r2
   124a8:	0a43      	lsrs	r3, r0, #9
   124aa:	428b      	cmp	r3, r1
   124ac:	d301      	bcc.n	124b2 <__udivsi3+0x8e>
   124ae:	024b      	lsls	r3, r1, #9
   124b0:	1ac0      	subs	r0, r0, r3
   124b2:	4152      	adcs	r2, r2
   124b4:	0a03      	lsrs	r3, r0, #8
   124b6:	428b      	cmp	r3, r1
   124b8:	d301      	bcc.n	124be <__udivsi3+0x9a>
   124ba:	020b      	lsls	r3, r1, #8
   124bc:	1ac0      	subs	r0, r0, r3
   124be:	4152      	adcs	r2, r2
   124c0:	d2cd      	bcs.n	1245e <__udivsi3+0x3a>
   124c2:	09c3      	lsrs	r3, r0, #7
   124c4:	428b      	cmp	r3, r1
   124c6:	d301      	bcc.n	124cc <__udivsi3+0xa8>
   124c8:	01cb      	lsls	r3, r1, #7
   124ca:	1ac0      	subs	r0, r0, r3
   124cc:	4152      	adcs	r2, r2
   124ce:	0983      	lsrs	r3, r0, #6
   124d0:	428b      	cmp	r3, r1
   124d2:	d301      	bcc.n	124d8 <__udivsi3+0xb4>
   124d4:	018b      	lsls	r3, r1, #6
   124d6:	1ac0      	subs	r0, r0, r3
   124d8:	4152      	adcs	r2, r2
   124da:	0943      	lsrs	r3, r0, #5
   124dc:	428b      	cmp	r3, r1
   124de:	d301      	bcc.n	124e4 <__udivsi3+0xc0>
   124e0:	014b      	lsls	r3, r1, #5
   124e2:	1ac0      	subs	r0, r0, r3
   124e4:	4152      	adcs	r2, r2
   124e6:	0903      	lsrs	r3, r0, #4
   124e8:	428b      	cmp	r3, r1
   124ea:	d301      	bcc.n	124f0 <__udivsi3+0xcc>
   124ec:	010b      	lsls	r3, r1, #4
   124ee:	1ac0      	subs	r0, r0, r3
   124f0:	4152      	adcs	r2, r2
   124f2:	08c3      	lsrs	r3, r0, #3
   124f4:	428b      	cmp	r3, r1
   124f6:	d301      	bcc.n	124fc <__udivsi3+0xd8>
   124f8:	00cb      	lsls	r3, r1, #3
   124fa:	1ac0      	subs	r0, r0, r3
   124fc:	4152      	adcs	r2, r2
   124fe:	0883      	lsrs	r3, r0, #2
   12500:	428b      	cmp	r3, r1
   12502:	d301      	bcc.n	12508 <__udivsi3+0xe4>
   12504:	008b      	lsls	r3, r1, #2
   12506:	1ac0      	subs	r0, r0, r3
   12508:	4152      	adcs	r2, r2
   1250a:	0843      	lsrs	r3, r0, #1
   1250c:	428b      	cmp	r3, r1
   1250e:	d301      	bcc.n	12514 <__udivsi3+0xf0>
   12510:	004b      	lsls	r3, r1, #1
   12512:	1ac0      	subs	r0, r0, r3
   12514:	4152      	adcs	r2, r2
   12516:	1a41      	subs	r1, r0, r1
   12518:	d200      	bcs.n	1251c <__udivsi3+0xf8>
   1251a:	4601      	mov	r1, r0
   1251c:	4152      	adcs	r2, r2
   1251e:	4610      	mov	r0, r2
   12520:	4770      	bx	lr
   12522:	e7ff      	b.n	12524 <__udivsi3+0x100>
   12524:	b501      	push	{r0, lr}
   12526:	2000      	movs	r0, #0
   12528:	f000 f8f0 	bl	1270c <__aeabi_idiv0>
   1252c:	bd02      	pop	{r1, pc}
   1252e:	46c0      	nop			; (mov r8, r8)

00012530 <__aeabi_uidivmod>:
   12530:	2900      	cmp	r1, #0
   12532:	d0f7      	beq.n	12524 <__udivsi3+0x100>
   12534:	e776      	b.n	12424 <__udivsi3>
   12536:	4770      	bx	lr

00012538 <__divsi3>:
   12538:	4603      	mov	r3, r0
   1253a:	430b      	orrs	r3, r1
   1253c:	d47f      	bmi.n	1263e <__divsi3+0x106>
   1253e:	2200      	movs	r2, #0
   12540:	0843      	lsrs	r3, r0, #1
   12542:	428b      	cmp	r3, r1
   12544:	d374      	bcc.n	12630 <__divsi3+0xf8>
   12546:	0903      	lsrs	r3, r0, #4
   12548:	428b      	cmp	r3, r1
   1254a:	d35f      	bcc.n	1260c <__divsi3+0xd4>
   1254c:	0a03      	lsrs	r3, r0, #8
   1254e:	428b      	cmp	r3, r1
   12550:	d344      	bcc.n	125dc <__divsi3+0xa4>
   12552:	0b03      	lsrs	r3, r0, #12
   12554:	428b      	cmp	r3, r1
   12556:	d328      	bcc.n	125aa <__divsi3+0x72>
   12558:	0c03      	lsrs	r3, r0, #16
   1255a:	428b      	cmp	r3, r1
   1255c:	d30d      	bcc.n	1257a <__divsi3+0x42>
   1255e:	22ff      	movs	r2, #255	; 0xff
   12560:	0209      	lsls	r1, r1, #8
   12562:	ba12      	rev	r2, r2
   12564:	0c03      	lsrs	r3, r0, #16
   12566:	428b      	cmp	r3, r1
   12568:	d302      	bcc.n	12570 <__divsi3+0x38>
   1256a:	1212      	asrs	r2, r2, #8
   1256c:	0209      	lsls	r1, r1, #8
   1256e:	d065      	beq.n	1263c <__divsi3+0x104>
   12570:	0b03      	lsrs	r3, r0, #12
   12572:	428b      	cmp	r3, r1
   12574:	d319      	bcc.n	125aa <__divsi3+0x72>
   12576:	e000      	b.n	1257a <__divsi3+0x42>
   12578:	0a09      	lsrs	r1, r1, #8
   1257a:	0bc3      	lsrs	r3, r0, #15
   1257c:	428b      	cmp	r3, r1
   1257e:	d301      	bcc.n	12584 <__divsi3+0x4c>
   12580:	03cb      	lsls	r3, r1, #15
   12582:	1ac0      	subs	r0, r0, r3
   12584:	4152      	adcs	r2, r2
   12586:	0b83      	lsrs	r3, r0, #14
   12588:	428b      	cmp	r3, r1
   1258a:	d301      	bcc.n	12590 <__divsi3+0x58>
   1258c:	038b      	lsls	r3, r1, #14
   1258e:	1ac0      	subs	r0, r0, r3
   12590:	4152      	adcs	r2, r2
   12592:	0b43      	lsrs	r3, r0, #13
   12594:	428b      	cmp	r3, r1
   12596:	d301      	bcc.n	1259c <__divsi3+0x64>
   12598:	034b      	lsls	r3, r1, #13
   1259a:	1ac0      	subs	r0, r0, r3
   1259c:	4152      	adcs	r2, r2
   1259e:	0b03      	lsrs	r3, r0, #12
   125a0:	428b      	cmp	r3, r1
   125a2:	d301      	bcc.n	125a8 <__divsi3+0x70>
   125a4:	030b      	lsls	r3, r1, #12
   125a6:	1ac0      	subs	r0, r0, r3
   125a8:	4152      	adcs	r2, r2
   125aa:	0ac3      	lsrs	r3, r0, #11
   125ac:	428b      	cmp	r3, r1
   125ae:	d301      	bcc.n	125b4 <__divsi3+0x7c>
   125b0:	02cb      	lsls	r3, r1, #11
   125b2:	1ac0      	subs	r0, r0, r3
   125b4:	4152      	adcs	r2, r2
   125b6:	0a83      	lsrs	r3, r0, #10
   125b8:	428b      	cmp	r3, r1
   125ba:	d301      	bcc.n	125c0 <__divsi3+0x88>
   125bc:	028b      	lsls	r3, r1, #10
   125be:	1ac0      	subs	r0, r0, r3
   125c0:	4152      	adcs	r2, r2
   125c2:	0a43      	lsrs	r3, r0, #9
   125c4:	428b      	cmp	r3, r1
   125c6:	d301      	bcc.n	125cc <__divsi3+0x94>
   125c8:	024b      	lsls	r3, r1, #9
   125ca:	1ac0      	subs	r0, r0, r3
   125cc:	4152      	adcs	r2, r2
   125ce:	0a03      	lsrs	r3, r0, #8
   125d0:	428b      	cmp	r3, r1
   125d2:	d301      	bcc.n	125d8 <__divsi3+0xa0>
   125d4:	020b      	lsls	r3, r1, #8
   125d6:	1ac0      	subs	r0, r0, r3
   125d8:	4152      	adcs	r2, r2
   125da:	d2cd      	bcs.n	12578 <__divsi3+0x40>
   125dc:	09c3      	lsrs	r3, r0, #7
   125de:	428b      	cmp	r3, r1
   125e0:	d301      	bcc.n	125e6 <__divsi3+0xae>
   125e2:	01cb      	lsls	r3, r1, #7
   125e4:	1ac0      	subs	r0, r0, r3
   125e6:	4152      	adcs	r2, r2
   125e8:	0983      	lsrs	r3, r0, #6
   125ea:	428b      	cmp	r3, r1
   125ec:	d301      	bcc.n	125f2 <__divsi3+0xba>
   125ee:	018b      	lsls	r3, r1, #6
   125f0:	1ac0      	subs	r0, r0, r3
   125f2:	4152      	adcs	r2, r2
   125f4:	0943      	lsrs	r3, r0, #5
   125f6:	428b      	cmp	r3, r1
   125f8:	d301      	bcc.n	125fe <__divsi3+0xc6>
   125fa:	014b      	lsls	r3, r1, #5
   125fc:	1ac0      	subs	r0, r0, r3
   125fe:	4152      	adcs	r2, r2
   12600:	0903      	lsrs	r3, r0, #4
   12602:	428b      	cmp	r3, r1
   12604:	d301      	bcc.n	1260a <__divsi3+0xd2>
   12606:	010b      	lsls	r3, r1, #4
   12608:	1ac0      	subs	r0, r0, r3
   1260a:	4152      	adcs	r2, r2
   1260c:	08c3      	lsrs	r3, r0, #3
   1260e:	428b      	cmp	r3, r1
   12610:	d301      	bcc.n	12616 <__divsi3+0xde>
   12612:	00cb      	lsls	r3, r1, #3
   12614:	1ac0      	subs	r0, r0, r3
   12616:	4152      	adcs	r2, r2
   12618:	0883      	lsrs	r3, r0, #2
   1261a:	428b      	cmp	r3, r1
   1261c:	d301      	bcc.n	12622 <__divsi3+0xea>
   1261e:	008b      	lsls	r3, r1, #2
   12620:	1ac0      	subs	r0, r0, r3
   12622:	4152      	adcs	r2, r2
   12624:	0843      	lsrs	r3, r0, #1
   12626:	428b      	cmp	r3, r1
   12628:	d301      	bcc.n	1262e <__divsi3+0xf6>
   1262a:	004b      	lsls	r3, r1, #1
   1262c:	1ac0      	subs	r0, r0, r3
   1262e:	4152      	adcs	r2, r2
   12630:	1a41      	subs	r1, r0, r1
   12632:	d200      	bcs.n	12636 <__divsi3+0xfe>
   12634:	4601      	mov	r1, r0
   12636:	4152      	adcs	r2, r2
   12638:	4610      	mov	r0, r2
   1263a:	4770      	bx	lr
   1263c:	e05d      	b.n	126fa <__divsi3+0x1c2>
   1263e:	0fca      	lsrs	r2, r1, #31
   12640:	d000      	beq.n	12644 <__divsi3+0x10c>
   12642:	4249      	negs	r1, r1
   12644:	1003      	asrs	r3, r0, #32
   12646:	d300      	bcc.n	1264a <__divsi3+0x112>
   12648:	4240      	negs	r0, r0
   1264a:	4053      	eors	r3, r2
   1264c:	2200      	movs	r2, #0
   1264e:	469c      	mov	ip, r3
   12650:	0903      	lsrs	r3, r0, #4
   12652:	428b      	cmp	r3, r1
   12654:	d32d      	bcc.n	126b2 <__divsi3+0x17a>
   12656:	0a03      	lsrs	r3, r0, #8
   12658:	428b      	cmp	r3, r1
   1265a:	d312      	bcc.n	12682 <__divsi3+0x14a>
   1265c:	22fc      	movs	r2, #252	; 0xfc
   1265e:	0189      	lsls	r1, r1, #6
   12660:	ba12      	rev	r2, r2
   12662:	0a03      	lsrs	r3, r0, #8
   12664:	428b      	cmp	r3, r1
   12666:	d30c      	bcc.n	12682 <__divsi3+0x14a>
   12668:	0189      	lsls	r1, r1, #6
   1266a:	1192      	asrs	r2, r2, #6
   1266c:	428b      	cmp	r3, r1
   1266e:	d308      	bcc.n	12682 <__divsi3+0x14a>
   12670:	0189      	lsls	r1, r1, #6
   12672:	1192      	asrs	r2, r2, #6
   12674:	428b      	cmp	r3, r1
   12676:	d304      	bcc.n	12682 <__divsi3+0x14a>
   12678:	0189      	lsls	r1, r1, #6
   1267a:	d03a      	beq.n	126f2 <__divsi3+0x1ba>
   1267c:	1192      	asrs	r2, r2, #6
   1267e:	e000      	b.n	12682 <__divsi3+0x14a>
   12680:	0989      	lsrs	r1, r1, #6
   12682:	09c3      	lsrs	r3, r0, #7
   12684:	428b      	cmp	r3, r1
   12686:	d301      	bcc.n	1268c <__divsi3+0x154>
   12688:	01cb      	lsls	r3, r1, #7
   1268a:	1ac0      	subs	r0, r0, r3
   1268c:	4152      	adcs	r2, r2
   1268e:	0983      	lsrs	r3, r0, #6
   12690:	428b      	cmp	r3, r1
   12692:	d301      	bcc.n	12698 <__divsi3+0x160>
   12694:	018b      	lsls	r3, r1, #6
   12696:	1ac0      	subs	r0, r0, r3
   12698:	4152      	adcs	r2, r2
   1269a:	0943      	lsrs	r3, r0, #5
   1269c:	428b      	cmp	r3, r1
   1269e:	d301      	bcc.n	126a4 <__divsi3+0x16c>
   126a0:	014b      	lsls	r3, r1, #5
   126a2:	1ac0      	subs	r0, r0, r3
   126a4:	4152      	adcs	r2, r2
   126a6:	0903      	lsrs	r3, r0, #4
   126a8:	428b      	cmp	r3, r1
   126aa:	d301      	bcc.n	126b0 <__divsi3+0x178>
   126ac:	010b      	lsls	r3, r1, #4
   126ae:	1ac0      	subs	r0, r0, r3
   126b0:	4152      	adcs	r2, r2
   126b2:	08c3      	lsrs	r3, r0, #3
   126b4:	428b      	cmp	r3, r1
   126b6:	d301      	bcc.n	126bc <__divsi3+0x184>
   126b8:	00cb      	lsls	r3, r1, #3
   126ba:	1ac0      	subs	r0, r0, r3
   126bc:	4152      	adcs	r2, r2
   126be:	0883      	lsrs	r3, r0, #2
   126c0:	428b      	cmp	r3, r1
   126c2:	d301      	bcc.n	126c8 <__divsi3+0x190>
   126c4:	008b      	lsls	r3, r1, #2
   126c6:	1ac0      	subs	r0, r0, r3
   126c8:	4152      	adcs	r2, r2
   126ca:	d2d9      	bcs.n	12680 <__divsi3+0x148>
   126cc:	0843      	lsrs	r3, r0, #1
   126ce:	428b      	cmp	r3, r1
   126d0:	d301      	bcc.n	126d6 <__divsi3+0x19e>
   126d2:	004b      	lsls	r3, r1, #1
   126d4:	1ac0      	subs	r0, r0, r3
   126d6:	4152      	adcs	r2, r2
   126d8:	1a41      	subs	r1, r0, r1
   126da:	d200      	bcs.n	126de <__divsi3+0x1a6>
   126dc:	4601      	mov	r1, r0
   126de:	4663      	mov	r3, ip
   126e0:	4152      	adcs	r2, r2
   126e2:	105b      	asrs	r3, r3, #1
   126e4:	4610      	mov	r0, r2
   126e6:	d301      	bcc.n	126ec <__divsi3+0x1b4>
   126e8:	4240      	negs	r0, r0
   126ea:	2b00      	cmp	r3, #0
   126ec:	d500      	bpl.n	126f0 <__divsi3+0x1b8>
   126ee:	4249      	negs	r1, r1
   126f0:	4770      	bx	lr
   126f2:	4663      	mov	r3, ip
   126f4:	105b      	asrs	r3, r3, #1
   126f6:	d300      	bcc.n	126fa <__divsi3+0x1c2>
   126f8:	4240      	negs	r0, r0
   126fa:	b501      	push	{r0, lr}
   126fc:	2000      	movs	r0, #0
   126fe:	f000 f805 	bl	1270c <__aeabi_idiv0>
   12702:	bd02      	pop	{r1, pc}

00012704 <__aeabi_idivmod>:
   12704:	2900      	cmp	r1, #0
   12706:	d0f8      	beq.n	126fa <__divsi3+0x1c2>
   12708:	e716      	b.n	12538 <__divsi3>
   1270a:	4770      	bx	lr

0001270c <__aeabi_idiv0>:
   1270c:	4770      	bx	lr
   1270e:	46c0      	nop			; (mov r8, r8)

00012710 <__aeabi_cdrcmple>:
   12710:	4684      	mov	ip, r0
   12712:	1c10      	adds	r0, r2, #0
   12714:	4662      	mov	r2, ip
   12716:	468c      	mov	ip, r1
   12718:	1c19      	adds	r1, r3, #0
   1271a:	4663      	mov	r3, ip
   1271c:	e000      	b.n	12720 <__aeabi_cdcmpeq>
   1271e:	46c0      	nop			; (mov r8, r8)

00012720 <__aeabi_cdcmpeq>:
   12720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   12722:	f001 ffa3 	bl	1466c <__ledf2>
   12726:	2800      	cmp	r0, #0
   12728:	d401      	bmi.n	1272e <__aeabi_cdcmpeq+0xe>
   1272a:	2100      	movs	r1, #0
   1272c:	42c8      	cmn	r0, r1
   1272e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00012730 <__aeabi_dcmpeq>:
   12730:	b510      	push	{r4, lr}
   12732:	f001 fefd 	bl	14530 <__eqdf2>
   12736:	4240      	negs	r0, r0
   12738:	3001      	adds	r0, #1
   1273a:	bd10      	pop	{r4, pc}

0001273c <__aeabi_dcmplt>:
   1273c:	b510      	push	{r4, lr}
   1273e:	f001 ff95 	bl	1466c <__ledf2>
   12742:	2800      	cmp	r0, #0
   12744:	db01      	blt.n	1274a <__aeabi_dcmplt+0xe>
   12746:	2000      	movs	r0, #0
   12748:	bd10      	pop	{r4, pc}
   1274a:	2001      	movs	r0, #1
   1274c:	bd10      	pop	{r4, pc}
   1274e:	46c0      	nop			; (mov r8, r8)

00012750 <__aeabi_dcmple>:
   12750:	b510      	push	{r4, lr}
   12752:	f001 ff8b 	bl	1466c <__ledf2>
   12756:	2800      	cmp	r0, #0
   12758:	dd01      	ble.n	1275e <__aeabi_dcmple+0xe>
   1275a:	2000      	movs	r0, #0
   1275c:	bd10      	pop	{r4, pc}
   1275e:	2001      	movs	r0, #1
   12760:	bd10      	pop	{r4, pc}
   12762:	46c0      	nop			; (mov r8, r8)

00012764 <__aeabi_dcmpgt>:
   12764:	b510      	push	{r4, lr}
   12766:	f001 ff1d 	bl	145a4 <__gedf2>
   1276a:	2800      	cmp	r0, #0
   1276c:	dc01      	bgt.n	12772 <__aeabi_dcmpgt+0xe>
   1276e:	2000      	movs	r0, #0
   12770:	bd10      	pop	{r4, pc}
   12772:	2001      	movs	r0, #1
   12774:	bd10      	pop	{r4, pc}
   12776:	46c0      	nop			; (mov r8, r8)

00012778 <__aeabi_dcmpge>:
   12778:	b510      	push	{r4, lr}
   1277a:	f001 ff13 	bl	145a4 <__gedf2>
   1277e:	2800      	cmp	r0, #0
   12780:	da01      	bge.n	12786 <__aeabi_dcmpge+0xe>
   12782:	2000      	movs	r0, #0
   12784:	bd10      	pop	{r4, pc}
   12786:	2001      	movs	r0, #1
   12788:	bd10      	pop	{r4, pc}
   1278a:	46c0      	nop			; (mov r8, r8)

0001278c <__aeabi_cfrcmple>:
   1278c:	4684      	mov	ip, r0
   1278e:	1c08      	adds	r0, r1, #0
   12790:	4661      	mov	r1, ip
   12792:	e7ff      	b.n	12794 <__aeabi_cfcmpeq>

00012794 <__aeabi_cfcmpeq>:
   12794:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   12796:	f000 fcd3 	bl	13140 <__lesf2>
   1279a:	2800      	cmp	r0, #0
   1279c:	d401      	bmi.n	127a2 <__aeabi_cfcmpeq+0xe>
   1279e:	2100      	movs	r1, #0
   127a0:	42c8      	cmn	r0, r1
   127a2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000127a4 <__aeabi_fcmpeq>:
   127a4:	b510      	push	{r4, lr}
   127a6:	f000 fc65 	bl	13074 <__eqsf2>
   127aa:	4240      	negs	r0, r0
   127ac:	3001      	adds	r0, #1
   127ae:	bd10      	pop	{r4, pc}

000127b0 <__aeabi_fcmplt>:
   127b0:	b510      	push	{r4, lr}
   127b2:	f000 fcc5 	bl	13140 <__lesf2>
   127b6:	2800      	cmp	r0, #0
   127b8:	db01      	blt.n	127be <__aeabi_fcmplt+0xe>
   127ba:	2000      	movs	r0, #0
   127bc:	bd10      	pop	{r4, pc}
   127be:	2001      	movs	r0, #1
   127c0:	bd10      	pop	{r4, pc}
   127c2:	46c0      	nop			; (mov r8, r8)

000127c4 <__aeabi_fcmple>:
   127c4:	b510      	push	{r4, lr}
   127c6:	f000 fcbb 	bl	13140 <__lesf2>
   127ca:	2800      	cmp	r0, #0
   127cc:	dd01      	ble.n	127d2 <__aeabi_fcmple+0xe>
   127ce:	2000      	movs	r0, #0
   127d0:	bd10      	pop	{r4, pc}
   127d2:	2001      	movs	r0, #1
   127d4:	bd10      	pop	{r4, pc}
   127d6:	46c0      	nop			; (mov r8, r8)

000127d8 <__aeabi_fcmpgt>:
   127d8:	b510      	push	{r4, lr}
   127da:	f000 fc71 	bl	130c0 <__gesf2>
   127de:	2800      	cmp	r0, #0
   127e0:	dc01      	bgt.n	127e6 <__aeabi_fcmpgt+0xe>
   127e2:	2000      	movs	r0, #0
   127e4:	bd10      	pop	{r4, pc}
   127e6:	2001      	movs	r0, #1
   127e8:	bd10      	pop	{r4, pc}
   127ea:	46c0      	nop			; (mov r8, r8)

000127ec <__aeabi_fcmpge>:
   127ec:	b510      	push	{r4, lr}
   127ee:	f000 fc67 	bl	130c0 <__gesf2>
   127f2:	2800      	cmp	r0, #0
   127f4:	da01      	bge.n	127fa <__aeabi_fcmpge+0xe>
   127f6:	2000      	movs	r0, #0
   127f8:	bd10      	pop	{r4, pc}
   127fa:	2001      	movs	r0, #1
   127fc:	bd10      	pop	{r4, pc}
   127fe:	46c0      	nop			; (mov r8, r8)

00012800 <__aeabi_uldivmod>:
   12800:	2b00      	cmp	r3, #0
   12802:	d111      	bne.n	12828 <__aeabi_uldivmod+0x28>
   12804:	2a00      	cmp	r2, #0
   12806:	d10f      	bne.n	12828 <__aeabi_uldivmod+0x28>
   12808:	2900      	cmp	r1, #0
   1280a:	d100      	bne.n	1280e <__aeabi_uldivmod+0xe>
   1280c:	2800      	cmp	r0, #0
   1280e:	d002      	beq.n	12816 <__aeabi_uldivmod+0x16>
   12810:	2100      	movs	r1, #0
   12812:	43c9      	mvns	r1, r1
   12814:	1c08      	adds	r0, r1, #0
   12816:	b407      	push	{r0, r1, r2}
   12818:	4802      	ldr	r0, [pc, #8]	; (12824 <__aeabi_uldivmod+0x24>)
   1281a:	a102      	add	r1, pc, #8	; (adr r1, 12824 <__aeabi_uldivmod+0x24>)
   1281c:	1840      	adds	r0, r0, r1
   1281e:	9002      	str	r0, [sp, #8]
   12820:	bd03      	pop	{r0, r1, pc}
   12822:	46c0      	nop			; (mov r8, r8)
   12824:	fffffee9 	.word	0xfffffee9
   12828:	b403      	push	{r0, r1}
   1282a:	4668      	mov	r0, sp
   1282c:	b501      	push	{r0, lr}
   1282e:	9802      	ldr	r0, [sp, #8]
   12830:	f000 f886 	bl	12940 <__udivmoddi4>
   12834:	9b01      	ldr	r3, [sp, #4]
   12836:	469e      	mov	lr, r3
   12838:	b002      	add	sp, #8
   1283a:	bc0c      	pop	{r2, r3}
   1283c:	4770      	bx	lr
   1283e:	46c0      	nop			; (mov r8, r8)

00012840 <__aeabi_lmul>:
   12840:	b5f0      	push	{r4, r5, r6, r7, lr}
   12842:	46ce      	mov	lr, r9
   12844:	4647      	mov	r7, r8
   12846:	0415      	lsls	r5, r2, #16
   12848:	0c2d      	lsrs	r5, r5, #16
   1284a:	002e      	movs	r6, r5
   1284c:	b580      	push	{r7, lr}
   1284e:	0407      	lsls	r7, r0, #16
   12850:	0c14      	lsrs	r4, r2, #16
   12852:	0c3f      	lsrs	r7, r7, #16
   12854:	4699      	mov	r9, r3
   12856:	0c03      	lsrs	r3, r0, #16
   12858:	437e      	muls	r6, r7
   1285a:	435d      	muls	r5, r3
   1285c:	4367      	muls	r7, r4
   1285e:	4363      	muls	r3, r4
   12860:	197f      	adds	r7, r7, r5
   12862:	0c34      	lsrs	r4, r6, #16
   12864:	19e4      	adds	r4, r4, r7
   12866:	469c      	mov	ip, r3
   12868:	42a5      	cmp	r5, r4
   1286a:	d903      	bls.n	12874 <__aeabi_lmul+0x34>
   1286c:	2380      	movs	r3, #128	; 0x80
   1286e:	025b      	lsls	r3, r3, #9
   12870:	4698      	mov	r8, r3
   12872:	44c4      	add	ip, r8
   12874:	464b      	mov	r3, r9
   12876:	4351      	muls	r1, r2
   12878:	4343      	muls	r3, r0
   1287a:	0436      	lsls	r6, r6, #16
   1287c:	0c36      	lsrs	r6, r6, #16
   1287e:	0c25      	lsrs	r5, r4, #16
   12880:	0424      	lsls	r4, r4, #16
   12882:	4465      	add	r5, ip
   12884:	19a4      	adds	r4, r4, r6
   12886:	1859      	adds	r1, r3, r1
   12888:	1949      	adds	r1, r1, r5
   1288a:	0020      	movs	r0, r4
   1288c:	bc0c      	pop	{r2, r3}
   1288e:	4690      	mov	r8, r2
   12890:	4699      	mov	r9, r3
   12892:	bdf0      	pop	{r4, r5, r6, r7, pc}

00012894 <__aeabi_f2uiz>:
   12894:	219e      	movs	r1, #158	; 0x9e
   12896:	b510      	push	{r4, lr}
   12898:	05c9      	lsls	r1, r1, #23
   1289a:	1c04      	adds	r4, r0, #0
   1289c:	f7ff ffa6 	bl	127ec <__aeabi_fcmpge>
   128a0:	2800      	cmp	r0, #0
   128a2:	d103      	bne.n	128ac <__aeabi_f2uiz+0x18>
   128a4:	1c20      	adds	r0, r4, #0
   128a6:	f000 ff49 	bl	1373c <__aeabi_f2iz>
   128aa:	bd10      	pop	{r4, pc}
   128ac:	219e      	movs	r1, #158	; 0x9e
   128ae:	1c20      	adds	r0, r4, #0
   128b0:	05c9      	lsls	r1, r1, #23
   128b2:	f000 fda7 	bl	13404 <__aeabi_fsub>
   128b6:	f000 ff41 	bl	1373c <__aeabi_f2iz>
   128ba:	2380      	movs	r3, #128	; 0x80
   128bc:	061b      	lsls	r3, r3, #24
   128be:	469c      	mov	ip, r3
   128c0:	4460      	add	r0, ip
   128c2:	e7f2      	b.n	128aa <__aeabi_f2uiz+0x16>

000128c4 <__aeabi_d2uiz>:
   128c4:	b570      	push	{r4, r5, r6, lr}
   128c6:	2200      	movs	r2, #0
   128c8:	4b0c      	ldr	r3, [pc, #48]	; (128fc <__aeabi_d2uiz+0x38>)
   128ca:	0004      	movs	r4, r0
   128cc:	000d      	movs	r5, r1
   128ce:	f7ff ff53 	bl	12778 <__aeabi_dcmpge>
   128d2:	2800      	cmp	r0, #0
   128d4:	d104      	bne.n	128e0 <__aeabi_d2uiz+0x1c>
   128d6:	0020      	movs	r0, r4
   128d8:	0029      	movs	r1, r5
   128da:	f002 fcbf 	bl	1525c <__aeabi_d2iz>
   128de:	bd70      	pop	{r4, r5, r6, pc}
   128e0:	4b06      	ldr	r3, [pc, #24]	; (128fc <__aeabi_d2uiz+0x38>)
   128e2:	2200      	movs	r2, #0
   128e4:	0020      	movs	r0, r4
   128e6:	0029      	movs	r1, r5
   128e8:	f002 f9a2 	bl	14c30 <__aeabi_dsub>
   128ec:	f002 fcb6 	bl	1525c <__aeabi_d2iz>
   128f0:	2380      	movs	r3, #128	; 0x80
   128f2:	061b      	lsls	r3, r3, #24
   128f4:	469c      	mov	ip, r3
   128f6:	4460      	add	r0, ip
   128f8:	e7f1      	b.n	128de <__aeabi_d2uiz+0x1a>
   128fa:	46c0      	nop			; (mov r8, r8)
   128fc:	41e00000 	.word	0x41e00000

00012900 <__aeabi_f2ulz>:
   12900:	b570      	push	{r4, r5, r6, lr}
   12902:	f002 fd59 	bl	153b8 <__aeabi_f2d>
   12906:	2200      	movs	r2, #0
   12908:	4b0b      	ldr	r3, [pc, #44]	; (12938 <__aeabi_f2ulz+0x38>)
   1290a:	000d      	movs	r5, r1
   1290c:	0004      	movs	r4, r0
   1290e:	f001 ff0f 	bl	14730 <__aeabi_dmul>
   12912:	f7ff ffd7 	bl	128c4 <__aeabi_d2uiz>
   12916:	0006      	movs	r6, r0
   12918:	f002 fd16 	bl	15348 <__aeabi_ui2d>
   1291c:	2200      	movs	r2, #0
   1291e:	4b07      	ldr	r3, [pc, #28]	; (1293c <__aeabi_f2ulz+0x3c>)
   12920:	f001 ff06 	bl	14730 <__aeabi_dmul>
   12924:	0002      	movs	r2, r0
   12926:	000b      	movs	r3, r1
   12928:	0020      	movs	r0, r4
   1292a:	0029      	movs	r1, r5
   1292c:	f002 f980 	bl	14c30 <__aeabi_dsub>
   12930:	f7ff ffc8 	bl	128c4 <__aeabi_d2uiz>
   12934:	0031      	movs	r1, r6
   12936:	bd70      	pop	{r4, r5, r6, pc}
   12938:	3df00000 	.word	0x3df00000
   1293c:	41f00000 	.word	0x41f00000

00012940 <__udivmoddi4>:
   12940:	b5f0      	push	{r4, r5, r6, r7, lr}
   12942:	4657      	mov	r7, sl
   12944:	464e      	mov	r6, r9
   12946:	4645      	mov	r5, r8
   12948:	46de      	mov	lr, fp
   1294a:	b5e0      	push	{r5, r6, r7, lr}
   1294c:	0004      	movs	r4, r0
   1294e:	b083      	sub	sp, #12
   12950:	000d      	movs	r5, r1
   12952:	4692      	mov	sl, r2
   12954:	4699      	mov	r9, r3
   12956:	428b      	cmp	r3, r1
   12958:	d82f      	bhi.n	129ba <__udivmoddi4+0x7a>
   1295a:	d02c      	beq.n	129b6 <__udivmoddi4+0x76>
   1295c:	4649      	mov	r1, r9
   1295e:	4650      	mov	r0, sl
   12960:	f002 fe24 	bl	155ac <__clzdi2>
   12964:	0029      	movs	r1, r5
   12966:	0006      	movs	r6, r0
   12968:	0020      	movs	r0, r4
   1296a:	f002 fe1f 	bl	155ac <__clzdi2>
   1296e:	1a33      	subs	r3, r6, r0
   12970:	4698      	mov	r8, r3
   12972:	3b20      	subs	r3, #32
   12974:	469b      	mov	fp, r3
   12976:	d500      	bpl.n	1297a <__udivmoddi4+0x3a>
   12978:	e074      	b.n	12a64 <__udivmoddi4+0x124>
   1297a:	4653      	mov	r3, sl
   1297c:	465a      	mov	r2, fp
   1297e:	4093      	lsls	r3, r2
   12980:	001f      	movs	r7, r3
   12982:	4653      	mov	r3, sl
   12984:	4642      	mov	r2, r8
   12986:	4093      	lsls	r3, r2
   12988:	001e      	movs	r6, r3
   1298a:	42af      	cmp	r7, r5
   1298c:	d829      	bhi.n	129e2 <__udivmoddi4+0xa2>
   1298e:	d026      	beq.n	129de <__udivmoddi4+0x9e>
   12990:	465b      	mov	r3, fp
   12992:	1ba4      	subs	r4, r4, r6
   12994:	41bd      	sbcs	r5, r7
   12996:	2b00      	cmp	r3, #0
   12998:	da00      	bge.n	1299c <__udivmoddi4+0x5c>
   1299a:	e079      	b.n	12a90 <__udivmoddi4+0x150>
   1299c:	2200      	movs	r2, #0
   1299e:	2300      	movs	r3, #0
   129a0:	9200      	str	r2, [sp, #0]
   129a2:	9301      	str	r3, [sp, #4]
   129a4:	2301      	movs	r3, #1
   129a6:	465a      	mov	r2, fp
   129a8:	4093      	lsls	r3, r2
   129aa:	9301      	str	r3, [sp, #4]
   129ac:	2301      	movs	r3, #1
   129ae:	4642      	mov	r2, r8
   129b0:	4093      	lsls	r3, r2
   129b2:	9300      	str	r3, [sp, #0]
   129b4:	e019      	b.n	129ea <__udivmoddi4+0xaa>
   129b6:	4282      	cmp	r2, r0
   129b8:	d9d0      	bls.n	1295c <__udivmoddi4+0x1c>
   129ba:	2200      	movs	r2, #0
   129bc:	2300      	movs	r3, #0
   129be:	9200      	str	r2, [sp, #0]
   129c0:	9301      	str	r3, [sp, #4]
   129c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   129c4:	2b00      	cmp	r3, #0
   129c6:	d001      	beq.n	129cc <__udivmoddi4+0x8c>
   129c8:	601c      	str	r4, [r3, #0]
   129ca:	605d      	str	r5, [r3, #4]
   129cc:	9800      	ldr	r0, [sp, #0]
   129ce:	9901      	ldr	r1, [sp, #4]
   129d0:	b003      	add	sp, #12
   129d2:	bc3c      	pop	{r2, r3, r4, r5}
   129d4:	4690      	mov	r8, r2
   129d6:	4699      	mov	r9, r3
   129d8:	46a2      	mov	sl, r4
   129da:	46ab      	mov	fp, r5
   129dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   129de:	42a3      	cmp	r3, r4
   129e0:	d9d6      	bls.n	12990 <__udivmoddi4+0x50>
   129e2:	2200      	movs	r2, #0
   129e4:	2300      	movs	r3, #0
   129e6:	9200      	str	r2, [sp, #0]
   129e8:	9301      	str	r3, [sp, #4]
   129ea:	4643      	mov	r3, r8
   129ec:	2b00      	cmp	r3, #0
   129ee:	d0e8      	beq.n	129c2 <__udivmoddi4+0x82>
   129f0:	07fb      	lsls	r3, r7, #31
   129f2:	0872      	lsrs	r2, r6, #1
   129f4:	431a      	orrs	r2, r3
   129f6:	4646      	mov	r6, r8
   129f8:	087b      	lsrs	r3, r7, #1
   129fa:	e00e      	b.n	12a1a <__udivmoddi4+0xda>
   129fc:	42ab      	cmp	r3, r5
   129fe:	d101      	bne.n	12a04 <__udivmoddi4+0xc4>
   12a00:	42a2      	cmp	r2, r4
   12a02:	d80c      	bhi.n	12a1e <__udivmoddi4+0xde>
   12a04:	1aa4      	subs	r4, r4, r2
   12a06:	419d      	sbcs	r5, r3
   12a08:	2001      	movs	r0, #1
   12a0a:	1924      	adds	r4, r4, r4
   12a0c:	416d      	adcs	r5, r5
   12a0e:	2100      	movs	r1, #0
   12a10:	3e01      	subs	r6, #1
   12a12:	1824      	adds	r4, r4, r0
   12a14:	414d      	adcs	r5, r1
   12a16:	2e00      	cmp	r6, #0
   12a18:	d006      	beq.n	12a28 <__udivmoddi4+0xe8>
   12a1a:	42ab      	cmp	r3, r5
   12a1c:	d9ee      	bls.n	129fc <__udivmoddi4+0xbc>
   12a1e:	3e01      	subs	r6, #1
   12a20:	1924      	adds	r4, r4, r4
   12a22:	416d      	adcs	r5, r5
   12a24:	2e00      	cmp	r6, #0
   12a26:	d1f8      	bne.n	12a1a <__udivmoddi4+0xda>
   12a28:	465b      	mov	r3, fp
   12a2a:	9800      	ldr	r0, [sp, #0]
   12a2c:	9901      	ldr	r1, [sp, #4]
   12a2e:	1900      	adds	r0, r0, r4
   12a30:	4169      	adcs	r1, r5
   12a32:	2b00      	cmp	r3, #0
   12a34:	db22      	blt.n	12a7c <__udivmoddi4+0x13c>
   12a36:	002b      	movs	r3, r5
   12a38:	465a      	mov	r2, fp
   12a3a:	40d3      	lsrs	r3, r2
   12a3c:	002a      	movs	r2, r5
   12a3e:	4644      	mov	r4, r8
   12a40:	40e2      	lsrs	r2, r4
   12a42:	001c      	movs	r4, r3
   12a44:	465b      	mov	r3, fp
   12a46:	0015      	movs	r5, r2
   12a48:	2b00      	cmp	r3, #0
   12a4a:	db2c      	blt.n	12aa6 <__udivmoddi4+0x166>
   12a4c:	0026      	movs	r6, r4
   12a4e:	409e      	lsls	r6, r3
   12a50:	0033      	movs	r3, r6
   12a52:	0026      	movs	r6, r4
   12a54:	4647      	mov	r7, r8
   12a56:	40be      	lsls	r6, r7
   12a58:	0032      	movs	r2, r6
   12a5a:	1a80      	subs	r0, r0, r2
   12a5c:	4199      	sbcs	r1, r3
   12a5e:	9000      	str	r0, [sp, #0]
   12a60:	9101      	str	r1, [sp, #4]
   12a62:	e7ae      	b.n	129c2 <__udivmoddi4+0x82>
   12a64:	4642      	mov	r2, r8
   12a66:	2320      	movs	r3, #32
   12a68:	1a9b      	subs	r3, r3, r2
   12a6a:	4652      	mov	r2, sl
   12a6c:	40da      	lsrs	r2, r3
   12a6e:	4641      	mov	r1, r8
   12a70:	0013      	movs	r3, r2
   12a72:	464a      	mov	r2, r9
   12a74:	408a      	lsls	r2, r1
   12a76:	0017      	movs	r7, r2
   12a78:	431f      	orrs	r7, r3
   12a7a:	e782      	b.n	12982 <__udivmoddi4+0x42>
   12a7c:	4642      	mov	r2, r8
   12a7e:	2320      	movs	r3, #32
   12a80:	1a9b      	subs	r3, r3, r2
   12a82:	002a      	movs	r2, r5
   12a84:	4646      	mov	r6, r8
   12a86:	409a      	lsls	r2, r3
   12a88:	0023      	movs	r3, r4
   12a8a:	40f3      	lsrs	r3, r6
   12a8c:	4313      	orrs	r3, r2
   12a8e:	e7d5      	b.n	12a3c <__udivmoddi4+0xfc>
   12a90:	4642      	mov	r2, r8
   12a92:	2320      	movs	r3, #32
   12a94:	2100      	movs	r1, #0
   12a96:	1a9b      	subs	r3, r3, r2
   12a98:	2200      	movs	r2, #0
   12a9a:	9100      	str	r1, [sp, #0]
   12a9c:	9201      	str	r2, [sp, #4]
   12a9e:	2201      	movs	r2, #1
   12aa0:	40da      	lsrs	r2, r3
   12aa2:	9201      	str	r2, [sp, #4]
   12aa4:	e782      	b.n	129ac <__udivmoddi4+0x6c>
   12aa6:	4642      	mov	r2, r8
   12aa8:	2320      	movs	r3, #32
   12aaa:	0026      	movs	r6, r4
   12aac:	1a9b      	subs	r3, r3, r2
   12aae:	40de      	lsrs	r6, r3
   12ab0:	002f      	movs	r7, r5
   12ab2:	46b4      	mov	ip, r6
   12ab4:	4097      	lsls	r7, r2
   12ab6:	4666      	mov	r6, ip
   12ab8:	003b      	movs	r3, r7
   12aba:	4333      	orrs	r3, r6
   12abc:	e7c9      	b.n	12a52 <__udivmoddi4+0x112>
   12abe:	46c0      	nop			; (mov r8, r8)

00012ac0 <__aeabi_fadd>:
   12ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
   12ac2:	46c6      	mov	lr, r8
   12ac4:	024e      	lsls	r6, r1, #9
   12ac6:	0247      	lsls	r7, r0, #9
   12ac8:	0a76      	lsrs	r6, r6, #9
   12aca:	0a7b      	lsrs	r3, r7, #9
   12acc:	0044      	lsls	r4, r0, #1
   12ace:	0fc5      	lsrs	r5, r0, #31
   12ad0:	00f7      	lsls	r7, r6, #3
   12ad2:	0048      	lsls	r0, r1, #1
   12ad4:	4698      	mov	r8, r3
   12ad6:	b500      	push	{lr}
   12ad8:	0e24      	lsrs	r4, r4, #24
   12ada:	002a      	movs	r2, r5
   12adc:	00db      	lsls	r3, r3, #3
   12ade:	0e00      	lsrs	r0, r0, #24
   12ae0:	0fc9      	lsrs	r1, r1, #31
   12ae2:	46bc      	mov	ip, r7
   12ae4:	428d      	cmp	r5, r1
   12ae6:	d067      	beq.n	12bb8 <__aeabi_fadd+0xf8>
   12ae8:	1a22      	subs	r2, r4, r0
   12aea:	2a00      	cmp	r2, #0
   12aec:	dc00      	bgt.n	12af0 <__aeabi_fadd+0x30>
   12aee:	e0a5      	b.n	12c3c <__aeabi_fadd+0x17c>
   12af0:	2800      	cmp	r0, #0
   12af2:	d13a      	bne.n	12b6a <__aeabi_fadd+0xaa>
   12af4:	2f00      	cmp	r7, #0
   12af6:	d100      	bne.n	12afa <__aeabi_fadd+0x3a>
   12af8:	e093      	b.n	12c22 <__aeabi_fadd+0x162>
   12afa:	1e51      	subs	r1, r2, #1
   12afc:	2900      	cmp	r1, #0
   12afe:	d000      	beq.n	12b02 <__aeabi_fadd+0x42>
   12b00:	e0bc      	b.n	12c7c <__aeabi_fadd+0x1bc>
   12b02:	2401      	movs	r4, #1
   12b04:	1bdb      	subs	r3, r3, r7
   12b06:	015a      	lsls	r2, r3, #5
   12b08:	d546      	bpl.n	12b98 <__aeabi_fadd+0xd8>
   12b0a:	019b      	lsls	r3, r3, #6
   12b0c:	099e      	lsrs	r6, r3, #6
   12b0e:	0030      	movs	r0, r6
   12b10:	f002 fd2e 	bl	15570 <__clzsi2>
   12b14:	3805      	subs	r0, #5
   12b16:	4086      	lsls	r6, r0
   12b18:	4284      	cmp	r4, r0
   12b1a:	dd00      	ble.n	12b1e <__aeabi_fadd+0x5e>
   12b1c:	e09d      	b.n	12c5a <__aeabi_fadd+0x19a>
   12b1e:	1b04      	subs	r4, r0, r4
   12b20:	0032      	movs	r2, r6
   12b22:	2020      	movs	r0, #32
   12b24:	3401      	adds	r4, #1
   12b26:	40e2      	lsrs	r2, r4
   12b28:	1b04      	subs	r4, r0, r4
   12b2a:	40a6      	lsls	r6, r4
   12b2c:	0033      	movs	r3, r6
   12b2e:	1e5e      	subs	r6, r3, #1
   12b30:	41b3      	sbcs	r3, r6
   12b32:	2400      	movs	r4, #0
   12b34:	4313      	orrs	r3, r2
   12b36:	075a      	lsls	r2, r3, #29
   12b38:	d004      	beq.n	12b44 <__aeabi_fadd+0x84>
   12b3a:	220f      	movs	r2, #15
   12b3c:	401a      	ands	r2, r3
   12b3e:	2a04      	cmp	r2, #4
   12b40:	d000      	beq.n	12b44 <__aeabi_fadd+0x84>
   12b42:	3304      	adds	r3, #4
   12b44:	015a      	lsls	r2, r3, #5
   12b46:	d529      	bpl.n	12b9c <__aeabi_fadd+0xdc>
   12b48:	3401      	adds	r4, #1
   12b4a:	2cff      	cmp	r4, #255	; 0xff
   12b4c:	d100      	bne.n	12b50 <__aeabi_fadd+0x90>
   12b4e:	e081      	b.n	12c54 <__aeabi_fadd+0x194>
   12b50:	002a      	movs	r2, r5
   12b52:	019b      	lsls	r3, r3, #6
   12b54:	0a5b      	lsrs	r3, r3, #9
   12b56:	b2e4      	uxtb	r4, r4
   12b58:	025b      	lsls	r3, r3, #9
   12b5a:	05e4      	lsls	r4, r4, #23
   12b5c:	0a58      	lsrs	r0, r3, #9
   12b5e:	07d2      	lsls	r2, r2, #31
   12b60:	4320      	orrs	r0, r4
   12b62:	4310      	orrs	r0, r2
   12b64:	bc04      	pop	{r2}
   12b66:	4690      	mov	r8, r2
   12b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12b6a:	2cff      	cmp	r4, #255	; 0xff
   12b6c:	d0e3      	beq.n	12b36 <__aeabi_fadd+0x76>
   12b6e:	2180      	movs	r1, #128	; 0x80
   12b70:	0038      	movs	r0, r7
   12b72:	04c9      	lsls	r1, r1, #19
   12b74:	4308      	orrs	r0, r1
   12b76:	4684      	mov	ip, r0
   12b78:	2a1b      	cmp	r2, #27
   12b7a:	dd00      	ble.n	12b7e <__aeabi_fadd+0xbe>
   12b7c:	e082      	b.n	12c84 <__aeabi_fadd+0x1c4>
   12b7e:	2020      	movs	r0, #32
   12b80:	4661      	mov	r1, ip
   12b82:	40d1      	lsrs	r1, r2
   12b84:	1a82      	subs	r2, r0, r2
   12b86:	4660      	mov	r0, ip
   12b88:	4090      	lsls	r0, r2
   12b8a:	0002      	movs	r2, r0
   12b8c:	1e50      	subs	r0, r2, #1
   12b8e:	4182      	sbcs	r2, r0
   12b90:	430a      	orrs	r2, r1
   12b92:	1a9b      	subs	r3, r3, r2
   12b94:	015a      	lsls	r2, r3, #5
   12b96:	d4b8      	bmi.n	12b0a <__aeabi_fadd+0x4a>
   12b98:	075a      	lsls	r2, r3, #29
   12b9a:	d1ce      	bne.n	12b3a <__aeabi_fadd+0x7a>
   12b9c:	08de      	lsrs	r6, r3, #3
   12b9e:	002a      	movs	r2, r5
   12ba0:	2cff      	cmp	r4, #255	; 0xff
   12ba2:	d13a      	bne.n	12c1a <__aeabi_fadd+0x15a>
   12ba4:	2e00      	cmp	r6, #0
   12ba6:	d100      	bne.n	12baa <__aeabi_fadd+0xea>
   12ba8:	e0ae      	b.n	12d08 <__aeabi_fadd+0x248>
   12baa:	2380      	movs	r3, #128	; 0x80
   12bac:	03db      	lsls	r3, r3, #15
   12bae:	4333      	orrs	r3, r6
   12bb0:	025b      	lsls	r3, r3, #9
   12bb2:	0a5b      	lsrs	r3, r3, #9
   12bb4:	24ff      	movs	r4, #255	; 0xff
   12bb6:	e7cf      	b.n	12b58 <__aeabi_fadd+0x98>
   12bb8:	1a21      	subs	r1, r4, r0
   12bba:	2900      	cmp	r1, #0
   12bbc:	dd52      	ble.n	12c64 <__aeabi_fadd+0x1a4>
   12bbe:	2800      	cmp	r0, #0
   12bc0:	d031      	beq.n	12c26 <__aeabi_fadd+0x166>
   12bc2:	2cff      	cmp	r4, #255	; 0xff
   12bc4:	d0b7      	beq.n	12b36 <__aeabi_fadd+0x76>
   12bc6:	2080      	movs	r0, #128	; 0x80
   12bc8:	003e      	movs	r6, r7
   12bca:	04c0      	lsls	r0, r0, #19
   12bcc:	4306      	orrs	r6, r0
   12bce:	46b4      	mov	ip, r6
   12bd0:	291b      	cmp	r1, #27
   12bd2:	dd00      	ble.n	12bd6 <__aeabi_fadd+0x116>
   12bd4:	e0aa      	b.n	12d2c <__aeabi_fadd+0x26c>
   12bd6:	2620      	movs	r6, #32
   12bd8:	4660      	mov	r0, ip
   12bda:	40c8      	lsrs	r0, r1
   12bdc:	1a71      	subs	r1, r6, r1
   12bde:	4666      	mov	r6, ip
   12be0:	408e      	lsls	r6, r1
   12be2:	0031      	movs	r1, r6
   12be4:	1e4e      	subs	r6, r1, #1
   12be6:	41b1      	sbcs	r1, r6
   12be8:	4301      	orrs	r1, r0
   12bea:	185b      	adds	r3, r3, r1
   12bec:	0159      	lsls	r1, r3, #5
   12bee:	d5d3      	bpl.n	12b98 <__aeabi_fadd+0xd8>
   12bf0:	3401      	adds	r4, #1
   12bf2:	2cff      	cmp	r4, #255	; 0xff
   12bf4:	d100      	bne.n	12bf8 <__aeabi_fadd+0x138>
   12bf6:	e087      	b.n	12d08 <__aeabi_fadd+0x248>
   12bf8:	2201      	movs	r2, #1
   12bfa:	4978      	ldr	r1, [pc, #480]	; (12ddc <__aeabi_fadd+0x31c>)
   12bfc:	401a      	ands	r2, r3
   12bfe:	085b      	lsrs	r3, r3, #1
   12c00:	400b      	ands	r3, r1
   12c02:	4313      	orrs	r3, r2
   12c04:	e797      	b.n	12b36 <__aeabi_fadd+0x76>
   12c06:	2c00      	cmp	r4, #0
   12c08:	d000      	beq.n	12c0c <__aeabi_fadd+0x14c>
   12c0a:	e0a7      	b.n	12d5c <__aeabi_fadd+0x29c>
   12c0c:	2b00      	cmp	r3, #0
   12c0e:	d000      	beq.n	12c12 <__aeabi_fadd+0x152>
   12c10:	e0b6      	b.n	12d80 <__aeabi_fadd+0x2c0>
   12c12:	1e3b      	subs	r3, r7, #0
   12c14:	d162      	bne.n	12cdc <__aeabi_fadd+0x21c>
   12c16:	2600      	movs	r6, #0
   12c18:	2200      	movs	r2, #0
   12c1a:	0273      	lsls	r3, r6, #9
   12c1c:	0a5b      	lsrs	r3, r3, #9
   12c1e:	b2e4      	uxtb	r4, r4
   12c20:	e79a      	b.n	12b58 <__aeabi_fadd+0x98>
   12c22:	0014      	movs	r4, r2
   12c24:	e787      	b.n	12b36 <__aeabi_fadd+0x76>
   12c26:	2f00      	cmp	r7, #0
   12c28:	d04d      	beq.n	12cc6 <__aeabi_fadd+0x206>
   12c2a:	1e48      	subs	r0, r1, #1
   12c2c:	2800      	cmp	r0, #0
   12c2e:	d157      	bne.n	12ce0 <__aeabi_fadd+0x220>
   12c30:	4463      	add	r3, ip
   12c32:	2401      	movs	r4, #1
   12c34:	015a      	lsls	r2, r3, #5
   12c36:	d5af      	bpl.n	12b98 <__aeabi_fadd+0xd8>
   12c38:	2402      	movs	r4, #2
   12c3a:	e7dd      	b.n	12bf8 <__aeabi_fadd+0x138>
   12c3c:	2a00      	cmp	r2, #0
   12c3e:	d124      	bne.n	12c8a <__aeabi_fadd+0x1ca>
   12c40:	1c62      	adds	r2, r4, #1
   12c42:	b2d2      	uxtb	r2, r2
   12c44:	2a01      	cmp	r2, #1
   12c46:	ddde      	ble.n	12c06 <__aeabi_fadd+0x146>
   12c48:	1bde      	subs	r6, r3, r7
   12c4a:	0172      	lsls	r2, r6, #5
   12c4c:	d535      	bpl.n	12cba <__aeabi_fadd+0x1fa>
   12c4e:	1afe      	subs	r6, r7, r3
   12c50:	000d      	movs	r5, r1
   12c52:	e75c      	b.n	12b0e <__aeabi_fadd+0x4e>
   12c54:	002a      	movs	r2, r5
   12c56:	2300      	movs	r3, #0
   12c58:	e77e      	b.n	12b58 <__aeabi_fadd+0x98>
   12c5a:	0033      	movs	r3, r6
   12c5c:	4a60      	ldr	r2, [pc, #384]	; (12de0 <__aeabi_fadd+0x320>)
   12c5e:	1a24      	subs	r4, r4, r0
   12c60:	4013      	ands	r3, r2
   12c62:	e768      	b.n	12b36 <__aeabi_fadd+0x76>
   12c64:	2900      	cmp	r1, #0
   12c66:	d163      	bne.n	12d30 <__aeabi_fadd+0x270>
   12c68:	1c61      	adds	r1, r4, #1
   12c6a:	b2c8      	uxtb	r0, r1
   12c6c:	2801      	cmp	r0, #1
   12c6e:	dd4e      	ble.n	12d0e <__aeabi_fadd+0x24e>
   12c70:	29ff      	cmp	r1, #255	; 0xff
   12c72:	d049      	beq.n	12d08 <__aeabi_fadd+0x248>
   12c74:	4463      	add	r3, ip
   12c76:	085b      	lsrs	r3, r3, #1
   12c78:	000c      	movs	r4, r1
   12c7a:	e75c      	b.n	12b36 <__aeabi_fadd+0x76>
   12c7c:	2aff      	cmp	r2, #255	; 0xff
   12c7e:	d041      	beq.n	12d04 <__aeabi_fadd+0x244>
   12c80:	000a      	movs	r2, r1
   12c82:	e779      	b.n	12b78 <__aeabi_fadd+0xb8>
   12c84:	2201      	movs	r2, #1
   12c86:	1a9b      	subs	r3, r3, r2
   12c88:	e784      	b.n	12b94 <__aeabi_fadd+0xd4>
   12c8a:	2c00      	cmp	r4, #0
   12c8c:	d01d      	beq.n	12cca <__aeabi_fadd+0x20a>
   12c8e:	28ff      	cmp	r0, #255	; 0xff
   12c90:	d022      	beq.n	12cd8 <__aeabi_fadd+0x218>
   12c92:	2480      	movs	r4, #128	; 0x80
   12c94:	04e4      	lsls	r4, r4, #19
   12c96:	4252      	negs	r2, r2
   12c98:	4323      	orrs	r3, r4
   12c9a:	2a1b      	cmp	r2, #27
   12c9c:	dd00      	ble.n	12ca0 <__aeabi_fadd+0x1e0>
   12c9e:	e08a      	b.n	12db6 <__aeabi_fadd+0x2f6>
   12ca0:	001c      	movs	r4, r3
   12ca2:	2520      	movs	r5, #32
   12ca4:	40d4      	lsrs	r4, r2
   12ca6:	1aaa      	subs	r2, r5, r2
   12ca8:	4093      	lsls	r3, r2
   12caa:	1e5a      	subs	r2, r3, #1
   12cac:	4193      	sbcs	r3, r2
   12cae:	4323      	orrs	r3, r4
   12cb0:	4662      	mov	r2, ip
   12cb2:	0004      	movs	r4, r0
   12cb4:	1ad3      	subs	r3, r2, r3
   12cb6:	000d      	movs	r5, r1
   12cb8:	e725      	b.n	12b06 <__aeabi_fadd+0x46>
   12cba:	2e00      	cmp	r6, #0
   12cbc:	d000      	beq.n	12cc0 <__aeabi_fadd+0x200>
   12cbe:	e726      	b.n	12b0e <__aeabi_fadd+0x4e>
   12cc0:	2200      	movs	r2, #0
   12cc2:	2400      	movs	r4, #0
   12cc4:	e7a9      	b.n	12c1a <__aeabi_fadd+0x15a>
   12cc6:	000c      	movs	r4, r1
   12cc8:	e735      	b.n	12b36 <__aeabi_fadd+0x76>
   12cca:	2b00      	cmp	r3, #0
   12ccc:	d04d      	beq.n	12d6a <__aeabi_fadd+0x2aa>
   12cce:	43d2      	mvns	r2, r2
   12cd0:	2a00      	cmp	r2, #0
   12cd2:	d0ed      	beq.n	12cb0 <__aeabi_fadd+0x1f0>
   12cd4:	28ff      	cmp	r0, #255	; 0xff
   12cd6:	d1e0      	bne.n	12c9a <__aeabi_fadd+0x1da>
   12cd8:	4663      	mov	r3, ip
   12cda:	24ff      	movs	r4, #255	; 0xff
   12cdc:	000d      	movs	r5, r1
   12cde:	e72a      	b.n	12b36 <__aeabi_fadd+0x76>
   12ce0:	29ff      	cmp	r1, #255	; 0xff
   12ce2:	d00f      	beq.n	12d04 <__aeabi_fadd+0x244>
   12ce4:	0001      	movs	r1, r0
   12ce6:	e773      	b.n	12bd0 <__aeabi_fadd+0x110>
   12ce8:	2b00      	cmp	r3, #0
   12cea:	d061      	beq.n	12db0 <__aeabi_fadd+0x2f0>
   12cec:	24ff      	movs	r4, #255	; 0xff
   12cee:	2f00      	cmp	r7, #0
   12cf0:	d100      	bne.n	12cf4 <__aeabi_fadd+0x234>
   12cf2:	e720      	b.n	12b36 <__aeabi_fadd+0x76>
   12cf4:	2280      	movs	r2, #128	; 0x80
   12cf6:	4641      	mov	r1, r8
   12cf8:	03d2      	lsls	r2, r2, #15
   12cfa:	4211      	tst	r1, r2
   12cfc:	d002      	beq.n	12d04 <__aeabi_fadd+0x244>
   12cfe:	4216      	tst	r6, r2
   12d00:	d100      	bne.n	12d04 <__aeabi_fadd+0x244>
   12d02:	003b      	movs	r3, r7
   12d04:	24ff      	movs	r4, #255	; 0xff
   12d06:	e716      	b.n	12b36 <__aeabi_fadd+0x76>
   12d08:	24ff      	movs	r4, #255	; 0xff
   12d0a:	2300      	movs	r3, #0
   12d0c:	e724      	b.n	12b58 <__aeabi_fadd+0x98>
   12d0e:	2c00      	cmp	r4, #0
   12d10:	d1ea      	bne.n	12ce8 <__aeabi_fadd+0x228>
   12d12:	2b00      	cmp	r3, #0
   12d14:	d058      	beq.n	12dc8 <__aeabi_fadd+0x308>
   12d16:	2f00      	cmp	r7, #0
   12d18:	d100      	bne.n	12d1c <__aeabi_fadd+0x25c>
   12d1a:	e70c      	b.n	12b36 <__aeabi_fadd+0x76>
   12d1c:	4463      	add	r3, ip
   12d1e:	015a      	lsls	r2, r3, #5
   12d20:	d400      	bmi.n	12d24 <__aeabi_fadd+0x264>
   12d22:	e739      	b.n	12b98 <__aeabi_fadd+0xd8>
   12d24:	4a2e      	ldr	r2, [pc, #184]	; (12de0 <__aeabi_fadd+0x320>)
   12d26:	000c      	movs	r4, r1
   12d28:	4013      	ands	r3, r2
   12d2a:	e704      	b.n	12b36 <__aeabi_fadd+0x76>
   12d2c:	2101      	movs	r1, #1
   12d2e:	e75c      	b.n	12bea <__aeabi_fadd+0x12a>
   12d30:	2c00      	cmp	r4, #0
   12d32:	d11e      	bne.n	12d72 <__aeabi_fadd+0x2b2>
   12d34:	2b00      	cmp	r3, #0
   12d36:	d040      	beq.n	12dba <__aeabi_fadd+0x2fa>
   12d38:	43c9      	mvns	r1, r1
   12d3a:	2900      	cmp	r1, #0
   12d3c:	d00b      	beq.n	12d56 <__aeabi_fadd+0x296>
   12d3e:	28ff      	cmp	r0, #255	; 0xff
   12d40:	d036      	beq.n	12db0 <__aeabi_fadd+0x2f0>
   12d42:	291b      	cmp	r1, #27
   12d44:	dc47      	bgt.n	12dd6 <__aeabi_fadd+0x316>
   12d46:	001c      	movs	r4, r3
   12d48:	2620      	movs	r6, #32
   12d4a:	40cc      	lsrs	r4, r1
   12d4c:	1a71      	subs	r1, r6, r1
   12d4e:	408b      	lsls	r3, r1
   12d50:	1e59      	subs	r1, r3, #1
   12d52:	418b      	sbcs	r3, r1
   12d54:	4323      	orrs	r3, r4
   12d56:	4463      	add	r3, ip
   12d58:	0004      	movs	r4, r0
   12d5a:	e747      	b.n	12bec <__aeabi_fadd+0x12c>
   12d5c:	2b00      	cmp	r3, #0
   12d5e:	d118      	bne.n	12d92 <__aeabi_fadd+0x2d2>
   12d60:	1e3b      	subs	r3, r7, #0
   12d62:	d02d      	beq.n	12dc0 <__aeabi_fadd+0x300>
   12d64:	000d      	movs	r5, r1
   12d66:	24ff      	movs	r4, #255	; 0xff
   12d68:	e6e5      	b.n	12b36 <__aeabi_fadd+0x76>
   12d6a:	003b      	movs	r3, r7
   12d6c:	0004      	movs	r4, r0
   12d6e:	000d      	movs	r5, r1
   12d70:	e6e1      	b.n	12b36 <__aeabi_fadd+0x76>
   12d72:	28ff      	cmp	r0, #255	; 0xff
   12d74:	d01c      	beq.n	12db0 <__aeabi_fadd+0x2f0>
   12d76:	2480      	movs	r4, #128	; 0x80
   12d78:	04e4      	lsls	r4, r4, #19
   12d7a:	4249      	negs	r1, r1
   12d7c:	4323      	orrs	r3, r4
   12d7e:	e7e0      	b.n	12d42 <__aeabi_fadd+0x282>
   12d80:	2f00      	cmp	r7, #0
   12d82:	d100      	bne.n	12d86 <__aeabi_fadd+0x2c6>
   12d84:	e6d7      	b.n	12b36 <__aeabi_fadd+0x76>
   12d86:	1bde      	subs	r6, r3, r7
   12d88:	0172      	lsls	r2, r6, #5
   12d8a:	d51f      	bpl.n	12dcc <__aeabi_fadd+0x30c>
   12d8c:	1afb      	subs	r3, r7, r3
   12d8e:	000d      	movs	r5, r1
   12d90:	e6d1      	b.n	12b36 <__aeabi_fadd+0x76>
   12d92:	24ff      	movs	r4, #255	; 0xff
   12d94:	2f00      	cmp	r7, #0
   12d96:	d100      	bne.n	12d9a <__aeabi_fadd+0x2da>
   12d98:	e6cd      	b.n	12b36 <__aeabi_fadd+0x76>
   12d9a:	2280      	movs	r2, #128	; 0x80
   12d9c:	4640      	mov	r0, r8
   12d9e:	03d2      	lsls	r2, r2, #15
   12da0:	4210      	tst	r0, r2
   12da2:	d0af      	beq.n	12d04 <__aeabi_fadd+0x244>
   12da4:	4216      	tst	r6, r2
   12da6:	d1ad      	bne.n	12d04 <__aeabi_fadd+0x244>
   12da8:	003b      	movs	r3, r7
   12daa:	000d      	movs	r5, r1
   12dac:	24ff      	movs	r4, #255	; 0xff
   12dae:	e6c2      	b.n	12b36 <__aeabi_fadd+0x76>
   12db0:	4663      	mov	r3, ip
   12db2:	24ff      	movs	r4, #255	; 0xff
   12db4:	e6bf      	b.n	12b36 <__aeabi_fadd+0x76>
   12db6:	2301      	movs	r3, #1
   12db8:	e77a      	b.n	12cb0 <__aeabi_fadd+0x1f0>
   12dba:	003b      	movs	r3, r7
   12dbc:	0004      	movs	r4, r0
   12dbe:	e6ba      	b.n	12b36 <__aeabi_fadd+0x76>
   12dc0:	2680      	movs	r6, #128	; 0x80
   12dc2:	2200      	movs	r2, #0
   12dc4:	03f6      	lsls	r6, r6, #15
   12dc6:	e6f0      	b.n	12baa <__aeabi_fadd+0xea>
   12dc8:	003b      	movs	r3, r7
   12dca:	e6b4      	b.n	12b36 <__aeabi_fadd+0x76>
   12dcc:	1e33      	subs	r3, r6, #0
   12dce:	d000      	beq.n	12dd2 <__aeabi_fadd+0x312>
   12dd0:	e6e2      	b.n	12b98 <__aeabi_fadd+0xd8>
   12dd2:	2200      	movs	r2, #0
   12dd4:	e721      	b.n	12c1a <__aeabi_fadd+0x15a>
   12dd6:	2301      	movs	r3, #1
   12dd8:	e7bd      	b.n	12d56 <__aeabi_fadd+0x296>
   12dda:	46c0      	nop			; (mov r8, r8)
   12ddc:	7dffffff 	.word	0x7dffffff
   12de0:	fbffffff 	.word	0xfbffffff

00012de4 <__aeabi_fdiv>:
   12de4:	b5f0      	push	{r4, r5, r6, r7, lr}
   12de6:	4657      	mov	r7, sl
   12de8:	464e      	mov	r6, r9
   12dea:	46de      	mov	lr, fp
   12dec:	4645      	mov	r5, r8
   12dee:	b5e0      	push	{r5, r6, r7, lr}
   12df0:	0244      	lsls	r4, r0, #9
   12df2:	0043      	lsls	r3, r0, #1
   12df4:	0fc6      	lsrs	r6, r0, #31
   12df6:	b083      	sub	sp, #12
   12df8:	1c0f      	adds	r7, r1, #0
   12dfa:	0a64      	lsrs	r4, r4, #9
   12dfc:	0e1b      	lsrs	r3, r3, #24
   12dfe:	46b2      	mov	sl, r6
   12e00:	d053      	beq.n	12eaa <__aeabi_fdiv+0xc6>
   12e02:	2bff      	cmp	r3, #255	; 0xff
   12e04:	d027      	beq.n	12e56 <__aeabi_fdiv+0x72>
   12e06:	2280      	movs	r2, #128	; 0x80
   12e08:	00e4      	lsls	r4, r4, #3
   12e0a:	04d2      	lsls	r2, r2, #19
   12e0c:	4314      	orrs	r4, r2
   12e0e:	227f      	movs	r2, #127	; 0x7f
   12e10:	4252      	negs	r2, r2
   12e12:	4690      	mov	r8, r2
   12e14:	4498      	add	r8, r3
   12e16:	2300      	movs	r3, #0
   12e18:	4699      	mov	r9, r3
   12e1a:	469b      	mov	fp, r3
   12e1c:	027d      	lsls	r5, r7, #9
   12e1e:	0078      	lsls	r0, r7, #1
   12e20:	0ffb      	lsrs	r3, r7, #31
   12e22:	0a6d      	lsrs	r5, r5, #9
   12e24:	0e00      	lsrs	r0, r0, #24
   12e26:	9300      	str	r3, [sp, #0]
   12e28:	d024      	beq.n	12e74 <__aeabi_fdiv+0x90>
   12e2a:	28ff      	cmp	r0, #255	; 0xff
   12e2c:	d046      	beq.n	12ebc <__aeabi_fdiv+0xd8>
   12e2e:	2380      	movs	r3, #128	; 0x80
   12e30:	2100      	movs	r1, #0
   12e32:	00ed      	lsls	r5, r5, #3
   12e34:	04db      	lsls	r3, r3, #19
   12e36:	431d      	orrs	r5, r3
   12e38:	387f      	subs	r0, #127	; 0x7f
   12e3a:	4647      	mov	r7, r8
   12e3c:	1a38      	subs	r0, r7, r0
   12e3e:	464f      	mov	r7, r9
   12e40:	430f      	orrs	r7, r1
   12e42:	00bf      	lsls	r7, r7, #2
   12e44:	46b9      	mov	r9, r7
   12e46:	0033      	movs	r3, r6
   12e48:	9a00      	ldr	r2, [sp, #0]
   12e4a:	4f87      	ldr	r7, [pc, #540]	; (13068 <__aeabi_fdiv+0x284>)
   12e4c:	4053      	eors	r3, r2
   12e4e:	464a      	mov	r2, r9
   12e50:	58ba      	ldr	r2, [r7, r2]
   12e52:	9301      	str	r3, [sp, #4]
   12e54:	4697      	mov	pc, r2
   12e56:	2c00      	cmp	r4, #0
   12e58:	d14e      	bne.n	12ef8 <__aeabi_fdiv+0x114>
   12e5a:	2308      	movs	r3, #8
   12e5c:	4699      	mov	r9, r3
   12e5e:	33f7      	adds	r3, #247	; 0xf7
   12e60:	4698      	mov	r8, r3
   12e62:	3bfd      	subs	r3, #253	; 0xfd
   12e64:	469b      	mov	fp, r3
   12e66:	027d      	lsls	r5, r7, #9
   12e68:	0078      	lsls	r0, r7, #1
   12e6a:	0ffb      	lsrs	r3, r7, #31
   12e6c:	0a6d      	lsrs	r5, r5, #9
   12e6e:	0e00      	lsrs	r0, r0, #24
   12e70:	9300      	str	r3, [sp, #0]
   12e72:	d1da      	bne.n	12e2a <__aeabi_fdiv+0x46>
   12e74:	2d00      	cmp	r5, #0
   12e76:	d126      	bne.n	12ec6 <__aeabi_fdiv+0xe2>
   12e78:	2000      	movs	r0, #0
   12e7a:	2101      	movs	r1, #1
   12e7c:	0033      	movs	r3, r6
   12e7e:	9a00      	ldr	r2, [sp, #0]
   12e80:	4f7a      	ldr	r7, [pc, #488]	; (1306c <__aeabi_fdiv+0x288>)
   12e82:	4053      	eors	r3, r2
   12e84:	4642      	mov	r2, r8
   12e86:	1a10      	subs	r0, r2, r0
   12e88:	464a      	mov	r2, r9
   12e8a:	430a      	orrs	r2, r1
   12e8c:	0092      	lsls	r2, r2, #2
   12e8e:	58ba      	ldr	r2, [r7, r2]
   12e90:	001d      	movs	r5, r3
   12e92:	4697      	mov	pc, r2
   12e94:	9b00      	ldr	r3, [sp, #0]
   12e96:	002c      	movs	r4, r5
   12e98:	469a      	mov	sl, r3
   12e9a:	468b      	mov	fp, r1
   12e9c:	465b      	mov	r3, fp
   12e9e:	2b02      	cmp	r3, #2
   12ea0:	d131      	bne.n	12f06 <__aeabi_fdiv+0x122>
   12ea2:	4653      	mov	r3, sl
   12ea4:	21ff      	movs	r1, #255	; 0xff
   12ea6:	2400      	movs	r4, #0
   12ea8:	e038      	b.n	12f1c <__aeabi_fdiv+0x138>
   12eaa:	2c00      	cmp	r4, #0
   12eac:	d117      	bne.n	12ede <__aeabi_fdiv+0xfa>
   12eae:	2304      	movs	r3, #4
   12eb0:	4699      	mov	r9, r3
   12eb2:	2300      	movs	r3, #0
   12eb4:	4698      	mov	r8, r3
   12eb6:	3301      	adds	r3, #1
   12eb8:	469b      	mov	fp, r3
   12eba:	e7af      	b.n	12e1c <__aeabi_fdiv+0x38>
   12ebc:	20ff      	movs	r0, #255	; 0xff
   12ebe:	2d00      	cmp	r5, #0
   12ec0:	d10b      	bne.n	12eda <__aeabi_fdiv+0xf6>
   12ec2:	2102      	movs	r1, #2
   12ec4:	e7da      	b.n	12e7c <__aeabi_fdiv+0x98>
   12ec6:	0028      	movs	r0, r5
   12ec8:	f002 fb52 	bl	15570 <__clzsi2>
   12ecc:	1f43      	subs	r3, r0, #5
   12ece:	409d      	lsls	r5, r3
   12ed0:	2376      	movs	r3, #118	; 0x76
   12ed2:	425b      	negs	r3, r3
   12ed4:	1a18      	subs	r0, r3, r0
   12ed6:	2100      	movs	r1, #0
   12ed8:	e7af      	b.n	12e3a <__aeabi_fdiv+0x56>
   12eda:	2103      	movs	r1, #3
   12edc:	e7ad      	b.n	12e3a <__aeabi_fdiv+0x56>
   12ede:	0020      	movs	r0, r4
   12ee0:	f002 fb46 	bl	15570 <__clzsi2>
   12ee4:	1f43      	subs	r3, r0, #5
   12ee6:	409c      	lsls	r4, r3
   12ee8:	2376      	movs	r3, #118	; 0x76
   12eea:	425b      	negs	r3, r3
   12eec:	1a1b      	subs	r3, r3, r0
   12eee:	4698      	mov	r8, r3
   12ef0:	2300      	movs	r3, #0
   12ef2:	4699      	mov	r9, r3
   12ef4:	469b      	mov	fp, r3
   12ef6:	e791      	b.n	12e1c <__aeabi_fdiv+0x38>
   12ef8:	230c      	movs	r3, #12
   12efa:	4699      	mov	r9, r3
   12efc:	33f3      	adds	r3, #243	; 0xf3
   12efe:	4698      	mov	r8, r3
   12f00:	3bfc      	subs	r3, #252	; 0xfc
   12f02:	469b      	mov	fp, r3
   12f04:	e78a      	b.n	12e1c <__aeabi_fdiv+0x38>
   12f06:	2b03      	cmp	r3, #3
   12f08:	d100      	bne.n	12f0c <__aeabi_fdiv+0x128>
   12f0a:	e0a5      	b.n	13058 <__aeabi_fdiv+0x274>
   12f0c:	4655      	mov	r5, sl
   12f0e:	2b01      	cmp	r3, #1
   12f10:	d000      	beq.n	12f14 <__aeabi_fdiv+0x130>
   12f12:	e081      	b.n	13018 <__aeabi_fdiv+0x234>
   12f14:	2301      	movs	r3, #1
   12f16:	2100      	movs	r1, #0
   12f18:	2400      	movs	r4, #0
   12f1a:	402b      	ands	r3, r5
   12f1c:	0264      	lsls	r4, r4, #9
   12f1e:	05c9      	lsls	r1, r1, #23
   12f20:	0a60      	lsrs	r0, r4, #9
   12f22:	07db      	lsls	r3, r3, #31
   12f24:	4308      	orrs	r0, r1
   12f26:	4318      	orrs	r0, r3
   12f28:	b003      	add	sp, #12
   12f2a:	bc3c      	pop	{r2, r3, r4, r5}
   12f2c:	4690      	mov	r8, r2
   12f2e:	4699      	mov	r9, r3
   12f30:	46a2      	mov	sl, r4
   12f32:	46ab      	mov	fp, r5
   12f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12f36:	2480      	movs	r4, #128	; 0x80
   12f38:	2300      	movs	r3, #0
   12f3a:	03e4      	lsls	r4, r4, #15
   12f3c:	21ff      	movs	r1, #255	; 0xff
   12f3e:	e7ed      	b.n	12f1c <__aeabi_fdiv+0x138>
   12f40:	21ff      	movs	r1, #255	; 0xff
   12f42:	2400      	movs	r4, #0
   12f44:	e7ea      	b.n	12f1c <__aeabi_fdiv+0x138>
   12f46:	2301      	movs	r3, #1
   12f48:	1a59      	subs	r1, r3, r1
   12f4a:	291b      	cmp	r1, #27
   12f4c:	dd66      	ble.n	1301c <__aeabi_fdiv+0x238>
   12f4e:	9a01      	ldr	r2, [sp, #4]
   12f50:	4013      	ands	r3, r2
   12f52:	2100      	movs	r1, #0
   12f54:	2400      	movs	r4, #0
   12f56:	e7e1      	b.n	12f1c <__aeabi_fdiv+0x138>
   12f58:	2380      	movs	r3, #128	; 0x80
   12f5a:	03db      	lsls	r3, r3, #15
   12f5c:	421c      	tst	r4, r3
   12f5e:	d038      	beq.n	12fd2 <__aeabi_fdiv+0x1ee>
   12f60:	421d      	tst	r5, r3
   12f62:	d051      	beq.n	13008 <__aeabi_fdiv+0x224>
   12f64:	431c      	orrs	r4, r3
   12f66:	0264      	lsls	r4, r4, #9
   12f68:	0a64      	lsrs	r4, r4, #9
   12f6a:	0033      	movs	r3, r6
   12f6c:	21ff      	movs	r1, #255	; 0xff
   12f6e:	e7d5      	b.n	12f1c <__aeabi_fdiv+0x138>
   12f70:	0163      	lsls	r3, r4, #5
   12f72:	016c      	lsls	r4, r5, #5
   12f74:	42a3      	cmp	r3, r4
   12f76:	d23b      	bcs.n	12ff0 <__aeabi_fdiv+0x20c>
   12f78:	261b      	movs	r6, #27
   12f7a:	2100      	movs	r1, #0
   12f7c:	3801      	subs	r0, #1
   12f7e:	2501      	movs	r5, #1
   12f80:	001f      	movs	r7, r3
   12f82:	0049      	lsls	r1, r1, #1
   12f84:	005b      	lsls	r3, r3, #1
   12f86:	2f00      	cmp	r7, #0
   12f88:	db01      	blt.n	12f8e <__aeabi_fdiv+0x1aa>
   12f8a:	429c      	cmp	r4, r3
   12f8c:	d801      	bhi.n	12f92 <__aeabi_fdiv+0x1ae>
   12f8e:	1b1b      	subs	r3, r3, r4
   12f90:	4329      	orrs	r1, r5
   12f92:	3e01      	subs	r6, #1
   12f94:	2e00      	cmp	r6, #0
   12f96:	d1f3      	bne.n	12f80 <__aeabi_fdiv+0x19c>
   12f98:	001c      	movs	r4, r3
   12f9a:	1e63      	subs	r3, r4, #1
   12f9c:	419c      	sbcs	r4, r3
   12f9e:	430c      	orrs	r4, r1
   12fa0:	0001      	movs	r1, r0
   12fa2:	317f      	adds	r1, #127	; 0x7f
   12fa4:	2900      	cmp	r1, #0
   12fa6:	ddce      	ble.n	12f46 <__aeabi_fdiv+0x162>
   12fa8:	0763      	lsls	r3, r4, #29
   12faa:	d004      	beq.n	12fb6 <__aeabi_fdiv+0x1d2>
   12fac:	230f      	movs	r3, #15
   12fae:	4023      	ands	r3, r4
   12fb0:	2b04      	cmp	r3, #4
   12fb2:	d000      	beq.n	12fb6 <__aeabi_fdiv+0x1d2>
   12fb4:	3404      	adds	r4, #4
   12fb6:	0123      	lsls	r3, r4, #4
   12fb8:	d503      	bpl.n	12fc2 <__aeabi_fdiv+0x1de>
   12fba:	0001      	movs	r1, r0
   12fbc:	4b2c      	ldr	r3, [pc, #176]	; (13070 <__aeabi_fdiv+0x28c>)
   12fbe:	3180      	adds	r1, #128	; 0x80
   12fc0:	401c      	ands	r4, r3
   12fc2:	29fe      	cmp	r1, #254	; 0xfe
   12fc4:	dd0d      	ble.n	12fe2 <__aeabi_fdiv+0x1fe>
   12fc6:	2301      	movs	r3, #1
   12fc8:	9a01      	ldr	r2, [sp, #4]
   12fca:	21ff      	movs	r1, #255	; 0xff
   12fcc:	4013      	ands	r3, r2
   12fce:	2400      	movs	r4, #0
   12fd0:	e7a4      	b.n	12f1c <__aeabi_fdiv+0x138>
   12fd2:	2380      	movs	r3, #128	; 0x80
   12fd4:	03db      	lsls	r3, r3, #15
   12fd6:	431c      	orrs	r4, r3
   12fd8:	0264      	lsls	r4, r4, #9
   12fda:	0a64      	lsrs	r4, r4, #9
   12fdc:	0033      	movs	r3, r6
   12fde:	21ff      	movs	r1, #255	; 0xff
   12fe0:	e79c      	b.n	12f1c <__aeabi_fdiv+0x138>
   12fe2:	2301      	movs	r3, #1
   12fe4:	9a01      	ldr	r2, [sp, #4]
   12fe6:	01a4      	lsls	r4, r4, #6
   12fe8:	0a64      	lsrs	r4, r4, #9
   12fea:	b2c9      	uxtb	r1, r1
   12fec:	4013      	ands	r3, r2
   12fee:	e795      	b.n	12f1c <__aeabi_fdiv+0x138>
   12ff0:	1b1b      	subs	r3, r3, r4
   12ff2:	261a      	movs	r6, #26
   12ff4:	2101      	movs	r1, #1
   12ff6:	e7c2      	b.n	12f7e <__aeabi_fdiv+0x19a>
   12ff8:	9b00      	ldr	r3, [sp, #0]
   12ffa:	468b      	mov	fp, r1
   12ffc:	469a      	mov	sl, r3
   12ffe:	2400      	movs	r4, #0
   13000:	e74c      	b.n	12e9c <__aeabi_fdiv+0xb8>
   13002:	0263      	lsls	r3, r4, #9
   13004:	d5e5      	bpl.n	12fd2 <__aeabi_fdiv+0x1ee>
   13006:	2500      	movs	r5, #0
   13008:	2480      	movs	r4, #128	; 0x80
   1300a:	03e4      	lsls	r4, r4, #15
   1300c:	432c      	orrs	r4, r5
   1300e:	0264      	lsls	r4, r4, #9
   13010:	0a64      	lsrs	r4, r4, #9
   13012:	9b00      	ldr	r3, [sp, #0]
   13014:	21ff      	movs	r1, #255	; 0xff
   13016:	e781      	b.n	12f1c <__aeabi_fdiv+0x138>
   13018:	9501      	str	r5, [sp, #4]
   1301a:	e7c1      	b.n	12fa0 <__aeabi_fdiv+0x1bc>
   1301c:	0023      	movs	r3, r4
   1301e:	2020      	movs	r0, #32
   13020:	40cb      	lsrs	r3, r1
   13022:	1a41      	subs	r1, r0, r1
   13024:	408c      	lsls	r4, r1
   13026:	1e61      	subs	r1, r4, #1
   13028:	418c      	sbcs	r4, r1
   1302a:	431c      	orrs	r4, r3
   1302c:	0763      	lsls	r3, r4, #29
   1302e:	d004      	beq.n	1303a <__aeabi_fdiv+0x256>
   13030:	230f      	movs	r3, #15
   13032:	4023      	ands	r3, r4
   13034:	2b04      	cmp	r3, #4
   13036:	d000      	beq.n	1303a <__aeabi_fdiv+0x256>
   13038:	3404      	adds	r4, #4
   1303a:	0163      	lsls	r3, r4, #5
   1303c:	d505      	bpl.n	1304a <__aeabi_fdiv+0x266>
   1303e:	2301      	movs	r3, #1
   13040:	9a01      	ldr	r2, [sp, #4]
   13042:	2101      	movs	r1, #1
   13044:	4013      	ands	r3, r2
   13046:	2400      	movs	r4, #0
   13048:	e768      	b.n	12f1c <__aeabi_fdiv+0x138>
   1304a:	2301      	movs	r3, #1
   1304c:	9a01      	ldr	r2, [sp, #4]
   1304e:	01a4      	lsls	r4, r4, #6
   13050:	0a64      	lsrs	r4, r4, #9
   13052:	4013      	ands	r3, r2
   13054:	2100      	movs	r1, #0
   13056:	e761      	b.n	12f1c <__aeabi_fdiv+0x138>
   13058:	2380      	movs	r3, #128	; 0x80
   1305a:	03db      	lsls	r3, r3, #15
   1305c:	431c      	orrs	r4, r3
   1305e:	0264      	lsls	r4, r4, #9
   13060:	0a64      	lsrs	r4, r4, #9
   13062:	4653      	mov	r3, sl
   13064:	21ff      	movs	r1, #255	; 0xff
   13066:	e759      	b.n	12f1c <__aeabi_fdiv+0x138>
   13068:	0001cda4 	.word	0x0001cda4
   1306c:	0001cde4 	.word	0x0001cde4
   13070:	f7ffffff 	.word	0xf7ffffff

00013074 <__eqsf2>:
   13074:	b570      	push	{r4, r5, r6, lr}
   13076:	0042      	lsls	r2, r0, #1
   13078:	0245      	lsls	r5, r0, #9
   1307a:	024e      	lsls	r6, r1, #9
   1307c:	004c      	lsls	r4, r1, #1
   1307e:	0fc3      	lsrs	r3, r0, #31
   13080:	0a6d      	lsrs	r5, r5, #9
   13082:	0e12      	lsrs	r2, r2, #24
   13084:	0a76      	lsrs	r6, r6, #9
   13086:	0e24      	lsrs	r4, r4, #24
   13088:	0fc9      	lsrs	r1, r1, #31
   1308a:	2001      	movs	r0, #1
   1308c:	2aff      	cmp	r2, #255	; 0xff
   1308e:	d006      	beq.n	1309e <__eqsf2+0x2a>
   13090:	2cff      	cmp	r4, #255	; 0xff
   13092:	d003      	beq.n	1309c <__eqsf2+0x28>
   13094:	42a2      	cmp	r2, r4
   13096:	d101      	bne.n	1309c <__eqsf2+0x28>
   13098:	42b5      	cmp	r5, r6
   1309a:	d006      	beq.n	130aa <__eqsf2+0x36>
   1309c:	bd70      	pop	{r4, r5, r6, pc}
   1309e:	2d00      	cmp	r5, #0
   130a0:	d1fc      	bne.n	1309c <__eqsf2+0x28>
   130a2:	2cff      	cmp	r4, #255	; 0xff
   130a4:	d1fa      	bne.n	1309c <__eqsf2+0x28>
   130a6:	2e00      	cmp	r6, #0
   130a8:	d1f8      	bne.n	1309c <__eqsf2+0x28>
   130aa:	428b      	cmp	r3, r1
   130ac:	d006      	beq.n	130bc <__eqsf2+0x48>
   130ae:	2001      	movs	r0, #1
   130b0:	2a00      	cmp	r2, #0
   130b2:	d1f3      	bne.n	1309c <__eqsf2+0x28>
   130b4:	0028      	movs	r0, r5
   130b6:	1e45      	subs	r5, r0, #1
   130b8:	41a8      	sbcs	r0, r5
   130ba:	e7ef      	b.n	1309c <__eqsf2+0x28>
   130bc:	2000      	movs	r0, #0
   130be:	e7ed      	b.n	1309c <__eqsf2+0x28>

000130c0 <__gesf2>:
   130c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   130c2:	0042      	lsls	r2, r0, #1
   130c4:	0245      	lsls	r5, r0, #9
   130c6:	024c      	lsls	r4, r1, #9
   130c8:	0fc3      	lsrs	r3, r0, #31
   130ca:	0048      	lsls	r0, r1, #1
   130cc:	0a6d      	lsrs	r5, r5, #9
   130ce:	0e12      	lsrs	r2, r2, #24
   130d0:	0a64      	lsrs	r4, r4, #9
   130d2:	0e00      	lsrs	r0, r0, #24
   130d4:	0fc9      	lsrs	r1, r1, #31
   130d6:	2aff      	cmp	r2, #255	; 0xff
   130d8:	d01e      	beq.n	13118 <__gesf2+0x58>
   130da:	28ff      	cmp	r0, #255	; 0xff
   130dc:	d021      	beq.n	13122 <__gesf2+0x62>
   130de:	2a00      	cmp	r2, #0
   130e0:	d10a      	bne.n	130f8 <__gesf2+0x38>
   130e2:	426e      	negs	r6, r5
   130e4:	416e      	adcs	r6, r5
   130e6:	b2f6      	uxtb	r6, r6
   130e8:	2800      	cmp	r0, #0
   130ea:	d10f      	bne.n	1310c <__gesf2+0x4c>
   130ec:	2c00      	cmp	r4, #0
   130ee:	d10d      	bne.n	1310c <__gesf2+0x4c>
   130f0:	2000      	movs	r0, #0
   130f2:	2d00      	cmp	r5, #0
   130f4:	d009      	beq.n	1310a <__gesf2+0x4a>
   130f6:	e005      	b.n	13104 <__gesf2+0x44>
   130f8:	2800      	cmp	r0, #0
   130fa:	d101      	bne.n	13100 <__gesf2+0x40>
   130fc:	2c00      	cmp	r4, #0
   130fe:	d001      	beq.n	13104 <__gesf2+0x44>
   13100:	428b      	cmp	r3, r1
   13102:	d011      	beq.n	13128 <__gesf2+0x68>
   13104:	2101      	movs	r1, #1
   13106:	4258      	negs	r0, r3
   13108:	4308      	orrs	r0, r1
   1310a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1310c:	2e00      	cmp	r6, #0
   1310e:	d0f7      	beq.n	13100 <__gesf2+0x40>
   13110:	2001      	movs	r0, #1
   13112:	3901      	subs	r1, #1
   13114:	4308      	orrs	r0, r1
   13116:	e7f8      	b.n	1310a <__gesf2+0x4a>
   13118:	2d00      	cmp	r5, #0
   1311a:	d0de      	beq.n	130da <__gesf2+0x1a>
   1311c:	2002      	movs	r0, #2
   1311e:	4240      	negs	r0, r0
   13120:	e7f3      	b.n	1310a <__gesf2+0x4a>
   13122:	2c00      	cmp	r4, #0
   13124:	d0db      	beq.n	130de <__gesf2+0x1e>
   13126:	e7f9      	b.n	1311c <__gesf2+0x5c>
   13128:	4282      	cmp	r2, r0
   1312a:	dceb      	bgt.n	13104 <__gesf2+0x44>
   1312c:	db04      	blt.n	13138 <__gesf2+0x78>
   1312e:	42a5      	cmp	r5, r4
   13130:	d8e8      	bhi.n	13104 <__gesf2+0x44>
   13132:	2000      	movs	r0, #0
   13134:	42a5      	cmp	r5, r4
   13136:	d2e8      	bcs.n	1310a <__gesf2+0x4a>
   13138:	2101      	movs	r1, #1
   1313a:	1e58      	subs	r0, r3, #1
   1313c:	4308      	orrs	r0, r1
   1313e:	e7e4      	b.n	1310a <__gesf2+0x4a>

00013140 <__lesf2>:
   13140:	b5f0      	push	{r4, r5, r6, r7, lr}
   13142:	0042      	lsls	r2, r0, #1
   13144:	024d      	lsls	r5, r1, #9
   13146:	004c      	lsls	r4, r1, #1
   13148:	0246      	lsls	r6, r0, #9
   1314a:	0a76      	lsrs	r6, r6, #9
   1314c:	0e12      	lsrs	r2, r2, #24
   1314e:	0fc3      	lsrs	r3, r0, #31
   13150:	0a6d      	lsrs	r5, r5, #9
   13152:	0e24      	lsrs	r4, r4, #24
   13154:	0fc9      	lsrs	r1, r1, #31
   13156:	2aff      	cmp	r2, #255	; 0xff
   13158:	d016      	beq.n	13188 <__lesf2+0x48>
   1315a:	2cff      	cmp	r4, #255	; 0xff
   1315c:	d018      	beq.n	13190 <__lesf2+0x50>
   1315e:	2a00      	cmp	r2, #0
   13160:	d10a      	bne.n	13178 <__lesf2+0x38>
   13162:	4270      	negs	r0, r6
   13164:	4170      	adcs	r0, r6
   13166:	b2c0      	uxtb	r0, r0
   13168:	2c00      	cmp	r4, #0
   1316a:	d015      	beq.n	13198 <__lesf2+0x58>
   1316c:	2800      	cmp	r0, #0
   1316e:	d005      	beq.n	1317c <__lesf2+0x3c>
   13170:	2001      	movs	r0, #1
   13172:	3901      	subs	r1, #1
   13174:	4308      	orrs	r0, r1
   13176:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13178:	2c00      	cmp	r4, #0
   1317a:	d013      	beq.n	131a4 <__lesf2+0x64>
   1317c:	4299      	cmp	r1, r3
   1317e:	d014      	beq.n	131aa <__lesf2+0x6a>
   13180:	2001      	movs	r0, #1
   13182:	425b      	negs	r3, r3
   13184:	4318      	orrs	r0, r3
   13186:	e7f6      	b.n	13176 <__lesf2+0x36>
   13188:	2002      	movs	r0, #2
   1318a:	2e00      	cmp	r6, #0
   1318c:	d1f3      	bne.n	13176 <__lesf2+0x36>
   1318e:	e7e4      	b.n	1315a <__lesf2+0x1a>
   13190:	2002      	movs	r0, #2
   13192:	2d00      	cmp	r5, #0
   13194:	d1ef      	bne.n	13176 <__lesf2+0x36>
   13196:	e7e2      	b.n	1315e <__lesf2+0x1e>
   13198:	2d00      	cmp	r5, #0
   1319a:	d1e7      	bne.n	1316c <__lesf2+0x2c>
   1319c:	2000      	movs	r0, #0
   1319e:	2e00      	cmp	r6, #0
   131a0:	d0e9      	beq.n	13176 <__lesf2+0x36>
   131a2:	e7ed      	b.n	13180 <__lesf2+0x40>
   131a4:	2d00      	cmp	r5, #0
   131a6:	d1e9      	bne.n	1317c <__lesf2+0x3c>
   131a8:	e7ea      	b.n	13180 <__lesf2+0x40>
   131aa:	42a2      	cmp	r2, r4
   131ac:	dc06      	bgt.n	131bc <__lesf2+0x7c>
   131ae:	dbdf      	blt.n	13170 <__lesf2+0x30>
   131b0:	42ae      	cmp	r6, r5
   131b2:	d803      	bhi.n	131bc <__lesf2+0x7c>
   131b4:	2000      	movs	r0, #0
   131b6:	42ae      	cmp	r6, r5
   131b8:	d3da      	bcc.n	13170 <__lesf2+0x30>
   131ba:	e7dc      	b.n	13176 <__lesf2+0x36>
   131bc:	2001      	movs	r0, #1
   131be:	4249      	negs	r1, r1
   131c0:	4308      	orrs	r0, r1
   131c2:	e7d8      	b.n	13176 <__lesf2+0x36>

000131c4 <__aeabi_fmul>:
   131c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   131c6:	4657      	mov	r7, sl
   131c8:	464e      	mov	r6, r9
   131ca:	4645      	mov	r5, r8
   131cc:	46de      	mov	lr, fp
   131ce:	b5e0      	push	{r5, r6, r7, lr}
   131d0:	0247      	lsls	r7, r0, #9
   131d2:	0046      	lsls	r6, r0, #1
   131d4:	4688      	mov	r8, r1
   131d6:	0a7f      	lsrs	r7, r7, #9
   131d8:	0e36      	lsrs	r6, r6, #24
   131da:	0fc4      	lsrs	r4, r0, #31
   131dc:	2e00      	cmp	r6, #0
   131de:	d047      	beq.n	13270 <__aeabi_fmul+0xac>
   131e0:	2eff      	cmp	r6, #255	; 0xff
   131e2:	d024      	beq.n	1322e <__aeabi_fmul+0x6a>
   131e4:	00fb      	lsls	r3, r7, #3
   131e6:	2780      	movs	r7, #128	; 0x80
   131e8:	04ff      	lsls	r7, r7, #19
   131ea:	431f      	orrs	r7, r3
   131ec:	2300      	movs	r3, #0
   131ee:	4699      	mov	r9, r3
   131f0:	469a      	mov	sl, r3
   131f2:	3e7f      	subs	r6, #127	; 0x7f
   131f4:	4643      	mov	r3, r8
   131f6:	025d      	lsls	r5, r3, #9
   131f8:	0058      	lsls	r0, r3, #1
   131fa:	0fdb      	lsrs	r3, r3, #31
   131fc:	0a6d      	lsrs	r5, r5, #9
   131fe:	0e00      	lsrs	r0, r0, #24
   13200:	4698      	mov	r8, r3
   13202:	d043      	beq.n	1328c <__aeabi_fmul+0xc8>
   13204:	28ff      	cmp	r0, #255	; 0xff
   13206:	d03b      	beq.n	13280 <__aeabi_fmul+0xbc>
   13208:	00eb      	lsls	r3, r5, #3
   1320a:	2580      	movs	r5, #128	; 0x80
   1320c:	2200      	movs	r2, #0
   1320e:	04ed      	lsls	r5, r5, #19
   13210:	431d      	orrs	r5, r3
   13212:	387f      	subs	r0, #127	; 0x7f
   13214:	1836      	adds	r6, r6, r0
   13216:	1c73      	adds	r3, r6, #1
   13218:	4641      	mov	r1, r8
   1321a:	469b      	mov	fp, r3
   1321c:	464b      	mov	r3, r9
   1321e:	4061      	eors	r1, r4
   13220:	4313      	orrs	r3, r2
   13222:	2b0f      	cmp	r3, #15
   13224:	d864      	bhi.n	132f0 <__aeabi_fmul+0x12c>
   13226:	4875      	ldr	r0, [pc, #468]	; (133fc <__aeabi_fmul+0x238>)
   13228:	009b      	lsls	r3, r3, #2
   1322a:	58c3      	ldr	r3, [r0, r3]
   1322c:	469f      	mov	pc, r3
   1322e:	2f00      	cmp	r7, #0
   13230:	d142      	bne.n	132b8 <__aeabi_fmul+0xf4>
   13232:	2308      	movs	r3, #8
   13234:	4699      	mov	r9, r3
   13236:	3b06      	subs	r3, #6
   13238:	26ff      	movs	r6, #255	; 0xff
   1323a:	469a      	mov	sl, r3
   1323c:	e7da      	b.n	131f4 <__aeabi_fmul+0x30>
   1323e:	4641      	mov	r1, r8
   13240:	2a02      	cmp	r2, #2
   13242:	d028      	beq.n	13296 <__aeabi_fmul+0xd2>
   13244:	2a03      	cmp	r2, #3
   13246:	d100      	bne.n	1324a <__aeabi_fmul+0x86>
   13248:	e0ce      	b.n	133e8 <__aeabi_fmul+0x224>
   1324a:	2a01      	cmp	r2, #1
   1324c:	d000      	beq.n	13250 <__aeabi_fmul+0x8c>
   1324e:	e0ac      	b.n	133aa <__aeabi_fmul+0x1e6>
   13250:	4011      	ands	r1, r2
   13252:	2000      	movs	r0, #0
   13254:	2200      	movs	r2, #0
   13256:	b2cc      	uxtb	r4, r1
   13258:	0240      	lsls	r0, r0, #9
   1325a:	05d2      	lsls	r2, r2, #23
   1325c:	0a40      	lsrs	r0, r0, #9
   1325e:	07e4      	lsls	r4, r4, #31
   13260:	4310      	orrs	r0, r2
   13262:	4320      	orrs	r0, r4
   13264:	bc3c      	pop	{r2, r3, r4, r5}
   13266:	4690      	mov	r8, r2
   13268:	4699      	mov	r9, r3
   1326a:	46a2      	mov	sl, r4
   1326c:	46ab      	mov	fp, r5
   1326e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13270:	2f00      	cmp	r7, #0
   13272:	d115      	bne.n	132a0 <__aeabi_fmul+0xdc>
   13274:	2304      	movs	r3, #4
   13276:	4699      	mov	r9, r3
   13278:	3b03      	subs	r3, #3
   1327a:	2600      	movs	r6, #0
   1327c:	469a      	mov	sl, r3
   1327e:	e7b9      	b.n	131f4 <__aeabi_fmul+0x30>
   13280:	20ff      	movs	r0, #255	; 0xff
   13282:	2202      	movs	r2, #2
   13284:	2d00      	cmp	r5, #0
   13286:	d0c5      	beq.n	13214 <__aeabi_fmul+0x50>
   13288:	2203      	movs	r2, #3
   1328a:	e7c3      	b.n	13214 <__aeabi_fmul+0x50>
   1328c:	2d00      	cmp	r5, #0
   1328e:	d119      	bne.n	132c4 <__aeabi_fmul+0x100>
   13290:	2000      	movs	r0, #0
   13292:	2201      	movs	r2, #1
   13294:	e7be      	b.n	13214 <__aeabi_fmul+0x50>
   13296:	2401      	movs	r4, #1
   13298:	22ff      	movs	r2, #255	; 0xff
   1329a:	400c      	ands	r4, r1
   1329c:	2000      	movs	r0, #0
   1329e:	e7db      	b.n	13258 <__aeabi_fmul+0x94>
   132a0:	0038      	movs	r0, r7
   132a2:	f002 f965 	bl	15570 <__clzsi2>
   132a6:	2676      	movs	r6, #118	; 0x76
   132a8:	1f43      	subs	r3, r0, #5
   132aa:	409f      	lsls	r7, r3
   132ac:	2300      	movs	r3, #0
   132ae:	4276      	negs	r6, r6
   132b0:	1a36      	subs	r6, r6, r0
   132b2:	4699      	mov	r9, r3
   132b4:	469a      	mov	sl, r3
   132b6:	e79d      	b.n	131f4 <__aeabi_fmul+0x30>
   132b8:	230c      	movs	r3, #12
   132ba:	4699      	mov	r9, r3
   132bc:	3b09      	subs	r3, #9
   132be:	26ff      	movs	r6, #255	; 0xff
   132c0:	469a      	mov	sl, r3
   132c2:	e797      	b.n	131f4 <__aeabi_fmul+0x30>
   132c4:	0028      	movs	r0, r5
   132c6:	f002 f953 	bl	15570 <__clzsi2>
   132ca:	1f43      	subs	r3, r0, #5
   132cc:	409d      	lsls	r5, r3
   132ce:	2376      	movs	r3, #118	; 0x76
   132d0:	425b      	negs	r3, r3
   132d2:	1a18      	subs	r0, r3, r0
   132d4:	2200      	movs	r2, #0
   132d6:	e79d      	b.n	13214 <__aeabi_fmul+0x50>
   132d8:	2080      	movs	r0, #128	; 0x80
   132da:	2400      	movs	r4, #0
   132dc:	03c0      	lsls	r0, r0, #15
   132de:	22ff      	movs	r2, #255	; 0xff
   132e0:	e7ba      	b.n	13258 <__aeabi_fmul+0x94>
   132e2:	003d      	movs	r5, r7
   132e4:	4652      	mov	r2, sl
   132e6:	e7ab      	b.n	13240 <__aeabi_fmul+0x7c>
   132e8:	003d      	movs	r5, r7
   132ea:	0021      	movs	r1, r4
   132ec:	4652      	mov	r2, sl
   132ee:	e7a7      	b.n	13240 <__aeabi_fmul+0x7c>
   132f0:	0c3b      	lsrs	r3, r7, #16
   132f2:	469c      	mov	ip, r3
   132f4:	042a      	lsls	r2, r5, #16
   132f6:	0c12      	lsrs	r2, r2, #16
   132f8:	0c2b      	lsrs	r3, r5, #16
   132fa:	0014      	movs	r4, r2
   132fc:	4660      	mov	r0, ip
   132fe:	4665      	mov	r5, ip
   13300:	043f      	lsls	r7, r7, #16
   13302:	0c3f      	lsrs	r7, r7, #16
   13304:	437c      	muls	r4, r7
   13306:	4342      	muls	r2, r0
   13308:	435d      	muls	r5, r3
   1330a:	437b      	muls	r3, r7
   1330c:	0c27      	lsrs	r7, r4, #16
   1330e:	189b      	adds	r3, r3, r2
   13310:	18ff      	adds	r7, r7, r3
   13312:	42ba      	cmp	r2, r7
   13314:	d903      	bls.n	1331e <__aeabi_fmul+0x15a>
   13316:	2380      	movs	r3, #128	; 0x80
   13318:	025b      	lsls	r3, r3, #9
   1331a:	469c      	mov	ip, r3
   1331c:	4465      	add	r5, ip
   1331e:	0424      	lsls	r4, r4, #16
   13320:	043a      	lsls	r2, r7, #16
   13322:	0c24      	lsrs	r4, r4, #16
   13324:	1912      	adds	r2, r2, r4
   13326:	0193      	lsls	r3, r2, #6
   13328:	1e5c      	subs	r4, r3, #1
   1332a:	41a3      	sbcs	r3, r4
   1332c:	0c3f      	lsrs	r7, r7, #16
   1332e:	0e92      	lsrs	r2, r2, #26
   13330:	197d      	adds	r5, r7, r5
   13332:	431a      	orrs	r2, r3
   13334:	01ad      	lsls	r5, r5, #6
   13336:	4315      	orrs	r5, r2
   13338:	012b      	lsls	r3, r5, #4
   1333a:	d504      	bpl.n	13346 <__aeabi_fmul+0x182>
   1333c:	2301      	movs	r3, #1
   1333e:	465e      	mov	r6, fp
   13340:	086a      	lsrs	r2, r5, #1
   13342:	401d      	ands	r5, r3
   13344:	4315      	orrs	r5, r2
   13346:	0032      	movs	r2, r6
   13348:	327f      	adds	r2, #127	; 0x7f
   1334a:	2a00      	cmp	r2, #0
   1334c:	dd25      	ble.n	1339a <__aeabi_fmul+0x1d6>
   1334e:	076b      	lsls	r3, r5, #29
   13350:	d004      	beq.n	1335c <__aeabi_fmul+0x198>
   13352:	230f      	movs	r3, #15
   13354:	402b      	ands	r3, r5
   13356:	2b04      	cmp	r3, #4
   13358:	d000      	beq.n	1335c <__aeabi_fmul+0x198>
   1335a:	3504      	adds	r5, #4
   1335c:	012b      	lsls	r3, r5, #4
   1335e:	d503      	bpl.n	13368 <__aeabi_fmul+0x1a4>
   13360:	0032      	movs	r2, r6
   13362:	4b27      	ldr	r3, [pc, #156]	; (13400 <__aeabi_fmul+0x23c>)
   13364:	3280      	adds	r2, #128	; 0x80
   13366:	401d      	ands	r5, r3
   13368:	2afe      	cmp	r2, #254	; 0xfe
   1336a:	dc94      	bgt.n	13296 <__aeabi_fmul+0xd2>
   1336c:	2401      	movs	r4, #1
   1336e:	01a8      	lsls	r0, r5, #6
   13370:	0a40      	lsrs	r0, r0, #9
   13372:	b2d2      	uxtb	r2, r2
   13374:	400c      	ands	r4, r1
   13376:	e76f      	b.n	13258 <__aeabi_fmul+0x94>
   13378:	2080      	movs	r0, #128	; 0x80
   1337a:	03c0      	lsls	r0, r0, #15
   1337c:	4207      	tst	r7, r0
   1337e:	d007      	beq.n	13390 <__aeabi_fmul+0x1cc>
   13380:	4205      	tst	r5, r0
   13382:	d105      	bne.n	13390 <__aeabi_fmul+0x1cc>
   13384:	4328      	orrs	r0, r5
   13386:	0240      	lsls	r0, r0, #9
   13388:	0a40      	lsrs	r0, r0, #9
   1338a:	4644      	mov	r4, r8
   1338c:	22ff      	movs	r2, #255	; 0xff
   1338e:	e763      	b.n	13258 <__aeabi_fmul+0x94>
   13390:	4338      	orrs	r0, r7
   13392:	0240      	lsls	r0, r0, #9
   13394:	0a40      	lsrs	r0, r0, #9
   13396:	22ff      	movs	r2, #255	; 0xff
   13398:	e75e      	b.n	13258 <__aeabi_fmul+0x94>
   1339a:	2401      	movs	r4, #1
   1339c:	1aa3      	subs	r3, r4, r2
   1339e:	2b1b      	cmp	r3, #27
   133a0:	dd05      	ble.n	133ae <__aeabi_fmul+0x1ea>
   133a2:	400c      	ands	r4, r1
   133a4:	2200      	movs	r2, #0
   133a6:	2000      	movs	r0, #0
   133a8:	e756      	b.n	13258 <__aeabi_fmul+0x94>
   133aa:	465e      	mov	r6, fp
   133ac:	e7cb      	b.n	13346 <__aeabi_fmul+0x182>
   133ae:	002a      	movs	r2, r5
   133b0:	2020      	movs	r0, #32
   133b2:	40da      	lsrs	r2, r3
   133b4:	1ac3      	subs	r3, r0, r3
   133b6:	409d      	lsls	r5, r3
   133b8:	002b      	movs	r3, r5
   133ba:	1e5d      	subs	r5, r3, #1
   133bc:	41ab      	sbcs	r3, r5
   133be:	4313      	orrs	r3, r2
   133c0:	075a      	lsls	r2, r3, #29
   133c2:	d004      	beq.n	133ce <__aeabi_fmul+0x20a>
   133c4:	220f      	movs	r2, #15
   133c6:	401a      	ands	r2, r3
   133c8:	2a04      	cmp	r2, #4
   133ca:	d000      	beq.n	133ce <__aeabi_fmul+0x20a>
   133cc:	3304      	adds	r3, #4
   133ce:	015a      	lsls	r2, r3, #5
   133d0:	d504      	bpl.n	133dc <__aeabi_fmul+0x218>
   133d2:	2401      	movs	r4, #1
   133d4:	2201      	movs	r2, #1
   133d6:	400c      	ands	r4, r1
   133d8:	2000      	movs	r0, #0
   133da:	e73d      	b.n	13258 <__aeabi_fmul+0x94>
   133dc:	2401      	movs	r4, #1
   133de:	019b      	lsls	r3, r3, #6
   133e0:	0a58      	lsrs	r0, r3, #9
   133e2:	400c      	ands	r4, r1
   133e4:	2200      	movs	r2, #0
   133e6:	e737      	b.n	13258 <__aeabi_fmul+0x94>
   133e8:	2080      	movs	r0, #128	; 0x80
   133ea:	2401      	movs	r4, #1
   133ec:	03c0      	lsls	r0, r0, #15
   133ee:	4328      	orrs	r0, r5
   133f0:	0240      	lsls	r0, r0, #9
   133f2:	0a40      	lsrs	r0, r0, #9
   133f4:	400c      	ands	r4, r1
   133f6:	22ff      	movs	r2, #255	; 0xff
   133f8:	e72e      	b.n	13258 <__aeabi_fmul+0x94>
   133fa:	46c0      	nop			; (mov r8, r8)
   133fc:	0001ce24 	.word	0x0001ce24
   13400:	f7ffffff 	.word	0xf7ffffff

00013404 <__aeabi_fsub>:
   13404:	b5f0      	push	{r4, r5, r6, r7, lr}
   13406:	464f      	mov	r7, r9
   13408:	46d6      	mov	lr, sl
   1340a:	4646      	mov	r6, r8
   1340c:	0044      	lsls	r4, r0, #1
   1340e:	b5c0      	push	{r6, r7, lr}
   13410:	0fc2      	lsrs	r2, r0, #31
   13412:	0247      	lsls	r7, r0, #9
   13414:	0248      	lsls	r0, r1, #9
   13416:	0a40      	lsrs	r0, r0, #9
   13418:	4684      	mov	ip, r0
   1341a:	4666      	mov	r6, ip
   1341c:	0a7b      	lsrs	r3, r7, #9
   1341e:	0048      	lsls	r0, r1, #1
   13420:	0fc9      	lsrs	r1, r1, #31
   13422:	469a      	mov	sl, r3
   13424:	0e24      	lsrs	r4, r4, #24
   13426:	0015      	movs	r5, r2
   13428:	00db      	lsls	r3, r3, #3
   1342a:	0e00      	lsrs	r0, r0, #24
   1342c:	4689      	mov	r9, r1
   1342e:	00f6      	lsls	r6, r6, #3
   13430:	28ff      	cmp	r0, #255	; 0xff
   13432:	d100      	bne.n	13436 <__aeabi_fsub+0x32>
   13434:	e08f      	b.n	13556 <__aeabi_fsub+0x152>
   13436:	2101      	movs	r1, #1
   13438:	464f      	mov	r7, r9
   1343a:	404f      	eors	r7, r1
   1343c:	0039      	movs	r1, r7
   1343e:	4291      	cmp	r1, r2
   13440:	d066      	beq.n	13510 <__aeabi_fsub+0x10c>
   13442:	1a22      	subs	r2, r4, r0
   13444:	2a00      	cmp	r2, #0
   13446:	dc00      	bgt.n	1344a <__aeabi_fsub+0x46>
   13448:	e09d      	b.n	13586 <__aeabi_fsub+0x182>
   1344a:	2800      	cmp	r0, #0
   1344c:	d13d      	bne.n	134ca <__aeabi_fsub+0xc6>
   1344e:	2e00      	cmp	r6, #0
   13450:	d100      	bne.n	13454 <__aeabi_fsub+0x50>
   13452:	e08b      	b.n	1356c <__aeabi_fsub+0x168>
   13454:	1e51      	subs	r1, r2, #1
   13456:	2900      	cmp	r1, #0
   13458:	d000      	beq.n	1345c <__aeabi_fsub+0x58>
   1345a:	e0b5      	b.n	135c8 <__aeabi_fsub+0x1c4>
   1345c:	2401      	movs	r4, #1
   1345e:	1b9b      	subs	r3, r3, r6
   13460:	015a      	lsls	r2, r3, #5
   13462:	d544      	bpl.n	134ee <__aeabi_fsub+0xea>
   13464:	019b      	lsls	r3, r3, #6
   13466:	099f      	lsrs	r7, r3, #6
   13468:	0038      	movs	r0, r7
   1346a:	f002 f881 	bl	15570 <__clzsi2>
   1346e:	3805      	subs	r0, #5
   13470:	4087      	lsls	r7, r0
   13472:	4284      	cmp	r4, r0
   13474:	dd00      	ble.n	13478 <__aeabi_fsub+0x74>
   13476:	e096      	b.n	135a6 <__aeabi_fsub+0x1a2>
   13478:	1b04      	subs	r4, r0, r4
   1347a:	003a      	movs	r2, r7
   1347c:	2020      	movs	r0, #32
   1347e:	3401      	adds	r4, #1
   13480:	40e2      	lsrs	r2, r4
   13482:	1b04      	subs	r4, r0, r4
   13484:	40a7      	lsls	r7, r4
   13486:	003b      	movs	r3, r7
   13488:	1e5f      	subs	r7, r3, #1
   1348a:	41bb      	sbcs	r3, r7
   1348c:	2400      	movs	r4, #0
   1348e:	4313      	orrs	r3, r2
   13490:	075a      	lsls	r2, r3, #29
   13492:	d004      	beq.n	1349e <__aeabi_fsub+0x9a>
   13494:	220f      	movs	r2, #15
   13496:	401a      	ands	r2, r3
   13498:	2a04      	cmp	r2, #4
   1349a:	d000      	beq.n	1349e <__aeabi_fsub+0x9a>
   1349c:	3304      	adds	r3, #4
   1349e:	015a      	lsls	r2, r3, #5
   134a0:	d527      	bpl.n	134f2 <__aeabi_fsub+0xee>
   134a2:	3401      	adds	r4, #1
   134a4:	2cff      	cmp	r4, #255	; 0xff
   134a6:	d100      	bne.n	134aa <__aeabi_fsub+0xa6>
   134a8:	e079      	b.n	1359e <__aeabi_fsub+0x19a>
   134aa:	2201      	movs	r2, #1
   134ac:	019b      	lsls	r3, r3, #6
   134ae:	0a5b      	lsrs	r3, r3, #9
   134b0:	b2e4      	uxtb	r4, r4
   134b2:	402a      	ands	r2, r5
   134b4:	025b      	lsls	r3, r3, #9
   134b6:	05e4      	lsls	r4, r4, #23
   134b8:	0a58      	lsrs	r0, r3, #9
   134ba:	07d2      	lsls	r2, r2, #31
   134bc:	4320      	orrs	r0, r4
   134be:	4310      	orrs	r0, r2
   134c0:	bc1c      	pop	{r2, r3, r4}
   134c2:	4690      	mov	r8, r2
   134c4:	4699      	mov	r9, r3
   134c6:	46a2      	mov	sl, r4
   134c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   134ca:	2cff      	cmp	r4, #255	; 0xff
   134cc:	d0e0      	beq.n	13490 <__aeabi_fsub+0x8c>
   134ce:	2180      	movs	r1, #128	; 0x80
   134d0:	04c9      	lsls	r1, r1, #19
   134d2:	430e      	orrs	r6, r1
   134d4:	2a1b      	cmp	r2, #27
   134d6:	dc7b      	bgt.n	135d0 <__aeabi_fsub+0x1cc>
   134d8:	0031      	movs	r1, r6
   134da:	2020      	movs	r0, #32
   134dc:	40d1      	lsrs	r1, r2
   134de:	1a82      	subs	r2, r0, r2
   134e0:	4096      	lsls	r6, r2
   134e2:	1e72      	subs	r2, r6, #1
   134e4:	4196      	sbcs	r6, r2
   134e6:	430e      	orrs	r6, r1
   134e8:	1b9b      	subs	r3, r3, r6
   134ea:	015a      	lsls	r2, r3, #5
   134ec:	d4ba      	bmi.n	13464 <__aeabi_fsub+0x60>
   134ee:	075a      	lsls	r2, r3, #29
   134f0:	d1d0      	bne.n	13494 <__aeabi_fsub+0x90>
   134f2:	2201      	movs	r2, #1
   134f4:	08df      	lsrs	r7, r3, #3
   134f6:	402a      	ands	r2, r5
   134f8:	2cff      	cmp	r4, #255	; 0xff
   134fa:	d133      	bne.n	13564 <__aeabi_fsub+0x160>
   134fc:	2f00      	cmp	r7, #0
   134fe:	d100      	bne.n	13502 <__aeabi_fsub+0xfe>
   13500:	e0a8      	b.n	13654 <__aeabi_fsub+0x250>
   13502:	2380      	movs	r3, #128	; 0x80
   13504:	03db      	lsls	r3, r3, #15
   13506:	433b      	orrs	r3, r7
   13508:	025b      	lsls	r3, r3, #9
   1350a:	0a5b      	lsrs	r3, r3, #9
   1350c:	24ff      	movs	r4, #255	; 0xff
   1350e:	e7d1      	b.n	134b4 <__aeabi_fsub+0xb0>
   13510:	1a21      	subs	r1, r4, r0
   13512:	2900      	cmp	r1, #0
   13514:	dd4c      	ble.n	135b0 <__aeabi_fsub+0x1ac>
   13516:	2800      	cmp	r0, #0
   13518:	d02a      	beq.n	13570 <__aeabi_fsub+0x16c>
   1351a:	2cff      	cmp	r4, #255	; 0xff
   1351c:	d0b8      	beq.n	13490 <__aeabi_fsub+0x8c>
   1351e:	2080      	movs	r0, #128	; 0x80
   13520:	04c0      	lsls	r0, r0, #19
   13522:	4306      	orrs	r6, r0
   13524:	291b      	cmp	r1, #27
   13526:	dd00      	ble.n	1352a <__aeabi_fsub+0x126>
   13528:	e0af      	b.n	1368a <__aeabi_fsub+0x286>
   1352a:	0030      	movs	r0, r6
   1352c:	2720      	movs	r7, #32
   1352e:	40c8      	lsrs	r0, r1
   13530:	1a79      	subs	r1, r7, r1
   13532:	408e      	lsls	r6, r1
   13534:	1e71      	subs	r1, r6, #1
   13536:	418e      	sbcs	r6, r1
   13538:	4306      	orrs	r6, r0
   1353a:	199b      	adds	r3, r3, r6
   1353c:	0159      	lsls	r1, r3, #5
   1353e:	d5d6      	bpl.n	134ee <__aeabi_fsub+0xea>
   13540:	3401      	adds	r4, #1
   13542:	2cff      	cmp	r4, #255	; 0xff
   13544:	d100      	bne.n	13548 <__aeabi_fsub+0x144>
   13546:	e085      	b.n	13654 <__aeabi_fsub+0x250>
   13548:	2201      	movs	r2, #1
   1354a:	497a      	ldr	r1, [pc, #488]	; (13734 <__aeabi_fsub+0x330>)
   1354c:	401a      	ands	r2, r3
   1354e:	085b      	lsrs	r3, r3, #1
   13550:	400b      	ands	r3, r1
   13552:	4313      	orrs	r3, r2
   13554:	e79c      	b.n	13490 <__aeabi_fsub+0x8c>
   13556:	2e00      	cmp	r6, #0
   13558:	d000      	beq.n	1355c <__aeabi_fsub+0x158>
   1355a:	e770      	b.n	1343e <__aeabi_fsub+0x3a>
   1355c:	e76b      	b.n	13436 <__aeabi_fsub+0x32>
   1355e:	1e3b      	subs	r3, r7, #0
   13560:	d1c5      	bne.n	134ee <__aeabi_fsub+0xea>
   13562:	2200      	movs	r2, #0
   13564:	027b      	lsls	r3, r7, #9
   13566:	0a5b      	lsrs	r3, r3, #9
   13568:	b2e4      	uxtb	r4, r4
   1356a:	e7a3      	b.n	134b4 <__aeabi_fsub+0xb0>
   1356c:	0014      	movs	r4, r2
   1356e:	e78f      	b.n	13490 <__aeabi_fsub+0x8c>
   13570:	2e00      	cmp	r6, #0
   13572:	d04d      	beq.n	13610 <__aeabi_fsub+0x20c>
   13574:	1e48      	subs	r0, r1, #1
   13576:	2800      	cmp	r0, #0
   13578:	d157      	bne.n	1362a <__aeabi_fsub+0x226>
   1357a:	199b      	adds	r3, r3, r6
   1357c:	2401      	movs	r4, #1
   1357e:	015a      	lsls	r2, r3, #5
   13580:	d5b5      	bpl.n	134ee <__aeabi_fsub+0xea>
   13582:	2402      	movs	r4, #2
   13584:	e7e0      	b.n	13548 <__aeabi_fsub+0x144>
   13586:	2a00      	cmp	r2, #0
   13588:	d125      	bne.n	135d6 <__aeabi_fsub+0x1d2>
   1358a:	1c62      	adds	r2, r4, #1
   1358c:	b2d2      	uxtb	r2, r2
   1358e:	2a01      	cmp	r2, #1
   13590:	dd72      	ble.n	13678 <__aeabi_fsub+0x274>
   13592:	1b9f      	subs	r7, r3, r6
   13594:	017a      	lsls	r2, r7, #5
   13596:	d535      	bpl.n	13604 <__aeabi_fsub+0x200>
   13598:	1af7      	subs	r7, r6, r3
   1359a:	000d      	movs	r5, r1
   1359c:	e764      	b.n	13468 <__aeabi_fsub+0x64>
   1359e:	2201      	movs	r2, #1
   135a0:	2300      	movs	r3, #0
   135a2:	402a      	ands	r2, r5
   135a4:	e786      	b.n	134b4 <__aeabi_fsub+0xb0>
   135a6:	003b      	movs	r3, r7
   135a8:	4a63      	ldr	r2, [pc, #396]	; (13738 <__aeabi_fsub+0x334>)
   135aa:	1a24      	subs	r4, r4, r0
   135ac:	4013      	ands	r3, r2
   135ae:	e76f      	b.n	13490 <__aeabi_fsub+0x8c>
   135b0:	2900      	cmp	r1, #0
   135b2:	d16c      	bne.n	1368e <__aeabi_fsub+0x28a>
   135b4:	1c61      	adds	r1, r4, #1
   135b6:	b2c8      	uxtb	r0, r1
   135b8:	2801      	cmp	r0, #1
   135ba:	dd4e      	ble.n	1365a <__aeabi_fsub+0x256>
   135bc:	29ff      	cmp	r1, #255	; 0xff
   135be:	d049      	beq.n	13654 <__aeabi_fsub+0x250>
   135c0:	199b      	adds	r3, r3, r6
   135c2:	085b      	lsrs	r3, r3, #1
   135c4:	000c      	movs	r4, r1
   135c6:	e763      	b.n	13490 <__aeabi_fsub+0x8c>
   135c8:	2aff      	cmp	r2, #255	; 0xff
   135ca:	d041      	beq.n	13650 <__aeabi_fsub+0x24c>
   135cc:	000a      	movs	r2, r1
   135ce:	e781      	b.n	134d4 <__aeabi_fsub+0xd0>
   135d0:	2601      	movs	r6, #1
   135d2:	1b9b      	subs	r3, r3, r6
   135d4:	e789      	b.n	134ea <__aeabi_fsub+0xe6>
   135d6:	2c00      	cmp	r4, #0
   135d8:	d01c      	beq.n	13614 <__aeabi_fsub+0x210>
   135da:	28ff      	cmp	r0, #255	; 0xff
   135dc:	d021      	beq.n	13622 <__aeabi_fsub+0x21e>
   135de:	2480      	movs	r4, #128	; 0x80
   135e0:	04e4      	lsls	r4, r4, #19
   135e2:	4252      	negs	r2, r2
   135e4:	4323      	orrs	r3, r4
   135e6:	2a1b      	cmp	r2, #27
   135e8:	dd00      	ble.n	135ec <__aeabi_fsub+0x1e8>
   135ea:	e096      	b.n	1371a <__aeabi_fsub+0x316>
   135ec:	001c      	movs	r4, r3
   135ee:	2520      	movs	r5, #32
   135f0:	40d4      	lsrs	r4, r2
   135f2:	1aaa      	subs	r2, r5, r2
   135f4:	4093      	lsls	r3, r2
   135f6:	1e5a      	subs	r2, r3, #1
   135f8:	4193      	sbcs	r3, r2
   135fa:	4323      	orrs	r3, r4
   135fc:	1af3      	subs	r3, r6, r3
   135fe:	0004      	movs	r4, r0
   13600:	000d      	movs	r5, r1
   13602:	e72d      	b.n	13460 <__aeabi_fsub+0x5c>
   13604:	2f00      	cmp	r7, #0
   13606:	d000      	beq.n	1360a <__aeabi_fsub+0x206>
   13608:	e72e      	b.n	13468 <__aeabi_fsub+0x64>
   1360a:	2200      	movs	r2, #0
   1360c:	2400      	movs	r4, #0
   1360e:	e7a9      	b.n	13564 <__aeabi_fsub+0x160>
   13610:	000c      	movs	r4, r1
   13612:	e73d      	b.n	13490 <__aeabi_fsub+0x8c>
   13614:	2b00      	cmp	r3, #0
   13616:	d058      	beq.n	136ca <__aeabi_fsub+0x2c6>
   13618:	43d2      	mvns	r2, r2
   1361a:	2a00      	cmp	r2, #0
   1361c:	d0ee      	beq.n	135fc <__aeabi_fsub+0x1f8>
   1361e:	28ff      	cmp	r0, #255	; 0xff
   13620:	d1e1      	bne.n	135e6 <__aeabi_fsub+0x1e2>
   13622:	0033      	movs	r3, r6
   13624:	24ff      	movs	r4, #255	; 0xff
   13626:	000d      	movs	r5, r1
   13628:	e732      	b.n	13490 <__aeabi_fsub+0x8c>
   1362a:	29ff      	cmp	r1, #255	; 0xff
   1362c:	d010      	beq.n	13650 <__aeabi_fsub+0x24c>
   1362e:	0001      	movs	r1, r0
   13630:	e778      	b.n	13524 <__aeabi_fsub+0x120>
   13632:	2b00      	cmp	r3, #0
   13634:	d06e      	beq.n	13714 <__aeabi_fsub+0x310>
   13636:	24ff      	movs	r4, #255	; 0xff
   13638:	2e00      	cmp	r6, #0
   1363a:	d100      	bne.n	1363e <__aeabi_fsub+0x23a>
   1363c:	e728      	b.n	13490 <__aeabi_fsub+0x8c>
   1363e:	2280      	movs	r2, #128	; 0x80
   13640:	4651      	mov	r1, sl
   13642:	03d2      	lsls	r2, r2, #15
   13644:	4211      	tst	r1, r2
   13646:	d003      	beq.n	13650 <__aeabi_fsub+0x24c>
   13648:	4661      	mov	r1, ip
   1364a:	4211      	tst	r1, r2
   1364c:	d100      	bne.n	13650 <__aeabi_fsub+0x24c>
   1364e:	0033      	movs	r3, r6
   13650:	24ff      	movs	r4, #255	; 0xff
   13652:	e71d      	b.n	13490 <__aeabi_fsub+0x8c>
   13654:	24ff      	movs	r4, #255	; 0xff
   13656:	2300      	movs	r3, #0
   13658:	e72c      	b.n	134b4 <__aeabi_fsub+0xb0>
   1365a:	2c00      	cmp	r4, #0
   1365c:	d1e9      	bne.n	13632 <__aeabi_fsub+0x22e>
   1365e:	2b00      	cmp	r3, #0
   13660:	d063      	beq.n	1372a <__aeabi_fsub+0x326>
   13662:	2e00      	cmp	r6, #0
   13664:	d100      	bne.n	13668 <__aeabi_fsub+0x264>
   13666:	e713      	b.n	13490 <__aeabi_fsub+0x8c>
   13668:	199b      	adds	r3, r3, r6
   1366a:	015a      	lsls	r2, r3, #5
   1366c:	d400      	bmi.n	13670 <__aeabi_fsub+0x26c>
   1366e:	e73e      	b.n	134ee <__aeabi_fsub+0xea>
   13670:	4a31      	ldr	r2, [pc, #196]	; (13738 <__aeabi_fsub+0x334>)
   13672:	000c      	movs	r4, r1
   13674:	4013      	ands	r3, r2
   13676:	e70b      	b.n	13490 <__aeabi_fsub+0x8c>
   13678:	2c00      	cmp	r4, #0
   1367a:	d11e      	bne.n	136ba <__aeabi_fsub+0x2b6>
   1367c:	2b00      	cmp	r3, #0
   1367e:	d12f      	bne.n	136e0 <__aeabi_fsub+0x2dc>
   13680:	2e00      	cmp	r6, #0
   13682:	d04f      	beq.n	13724 <__aeabi_fsub+0x320>
   13684:	0033      	movs	r3, r6
   13686:	000d      	movs	r5, r1
   13688:	e702      	b.n	13490 <__aeabi_fsub+0x8c>
   1368a:	2601      	movs	r6, #1
   1368c:	e755      	b.n	1353a <__aeabi_fsub+0x136>
   1368e:	2c00      	cmp	r4, #0
   13690:	d11f      	bne.n	136d2 <__aeabi_fsub+0x2ce>
   13692:	2b00      	cmp	r3, #0
   13694:	d043      	beq.n	1371e <__aeabi_fsub+0x31a>
   13696:	43c9      	mvns	r1, r1
   13698:	2900      	cmp	r1, #0
   1369a:	d00b      	beq.n	136b4 <__aeabi_fsub+0x2b0>
   1369c:	28ff      	cmp	r0, #255	; 0xff
   1369e:	d039      	beq.n	13714 <__aeabi_fsub+0x310>
   136a0:	291b      	cmp	r1, #27
   136a2:	dc44      	bgt.n	1372e <__aeabi_fsub+0x32a>
   136a4:	001c      	movs	r4, r3
   136a6:	2720      	movs	r7, #32
   136a8:	40cc      	lsrs	r4, r1
   136aa:	1a79      	subs	r1, r7, r1
   136ac:	408b      	lsls	r3, r1
   136ae:	1e59      	subs	r1, r3, #1
   136b0:	418b      	sbcs	r3, r1
   136b2:	4323      	orrs	r3, r4
   136b4:	199b      	adds	r3, r3, r6
   136b6:	0004      	movs	r4, r0
   136b8:	e740      	b.n	1353c <__aeabi_fsub+0x138>
   136ba:	2b00      	cmp	r3, #0
   136bc:	d11a      	bne.n	136f4 <__aeabi_fsub+0x2f0>
   136be:	2e00      	cmp	r6, #0
   136c0:	d124      	bne.n	1370c <__aeabi_fsub+0x308>
   136c2:	2780      	movs	r7, #128	; 0x80
   136c4:	2200      	movs	r2, #0
   136c6:	03ff      	lsls	r7, r7, #15
   136c8:	e71b      	b.n	13502 <__aeabi_fsub+0xfe>
   136ca:	0033      	movs	r3, r6
   136cc:	0004      	movs	r4, r0
   136ce:	000d      	movs	r5, r1
   136d0:	e6de      	b.n	13490 <__aeabi_fsub+0x8c>
   136d2:	28ff      	cmp	r0, #255	; 0xff
   136d4:	d01e      	beq.n	13714 <__aeabi_fsub+0x310>
   136d6:	2480      	movs	r4, #128	; 0x80
   136d8:	04e4      	lsls	r4, r4, #19
   136da:	4249      	negs	r1, r1
   136dc:	4323      	orrs	r3, r4
   136de:	e7df      	b.n	136a0 <__aeabi_fsub+0x29c>
   136e0:	2e00      	cmp	r6, #0
   136e2:	d100      	bne.n	136e6 <__aeabi_fsub+0x2e2>
   136e4:	e6d4      	b.n	13490 <__aeabi_fsub+0x8c>
   136e6:	1b9f      	subs	r7, r3, r6
   136e8:	017a      	lsls	r2, r7, #5
   136ea:	d400      	bmi.n	136ee <__aeabi_fsub+0x2ea>
   136ec:	e737      	b.n	1355e <__aeabi_fsub+0x15a>
   136ee:	1af3      	subs	r3, r6, r3
   136f0:	000d      	movs	r5, r1
   136f2:	e6cd      	b.n	13490 <__aeabi_fsub+0x8c>
   136f4:	24ff      	movs	r4, #255	; 0xff
   136f6:	2e00      	cmp	r6, #0
   136f8:	d100      	bne.n	136fc <__aeabi_fsub+0x2f8>
   136fa:	e6c9      	b.n	13490 <__aeabi_fsub+0x8c>
   136fc:	2280      	movs	r2, #128	; 0x80
   136fe:	4650      	mov	r0, sl
   13700:	03d2      	lsls	r2, r2, #15
   13702:	4210      	tst	r0, r2
   13704:	d0a4      	beq.n	13650 <__aeabi_fsub+0x24c>
   13706:	4660      	mov	r0, ip
   13708:	4210      	tst	r0, r2
   1370a:	d1a1      	bne.n	13650 <__aeabi_fsub+0x24c>
   1370c:	0033      	movs	r3, r6
   1370e:	000d      	movs	r5, r1
   13710:	24ff      	movs	r4, #255	; 0xff
   13712:	e6bd      	b.n	13490 <__aeabi_fsub+0x8c>
   13714:	0033      	movs	r3, r6
   13716:	24ff      	movs	r4, #255	; 0xff
   13718:	e6ba      	b.n	13490 <__aeabi_fsub+0x8c>
   1371a:	2301      	movs	r3, #1
   1371c:	e76e      	b.n	135fc <__aeabi_fsub+0x1f8>
   1371e:	0033      	movs	r3, r6
   13720:	0004      	movs	r4, r0
   13722:	e6b5      	b.n	13490 <__aeabi_fsub+0x8c>
   13724:	2700      	movs	r7, #0
   13726:	2200      	movs	r2, #0
   13728:	e71c      	b.n	13564 <__aeabi_fsub+0x160>
   1372a:	0033      	movs	r3, r6
   1372c:	e6b0      	b.n	13490 <__aeabi_fsub+0x8c>
   1372e:	2301      	movs	r3, #1
   13730:	e7c0      	b.n	136b4 <__aeabi_fsub+0x2b0>
   13732:	46c0      	nop			; (mov r8, r8)
   13734:	7dffffff 	.word	0x7dffffff
   13738:	fbffffff 	.word	0xfbffffff

0001373c <__aeabi_f2iz>:
   1373c:	0241      	lsls	r1, r0, #9
   1373e:	0043      	lsls	r3, r0, #1
   13740:	0fc2      	lsrs	r2, r0, #31
   13742:	0a49      	lsrs	r1, r1, #9
   13744:	0e1b      	lsrs	r3, r3, #24
   13746:	2000      	movs	r0, #0
   13748:	2b7e      	cmp	r3, #126	; 0x7e
   1374a:	dd0d      	ble.n	13768 <__aeabi_f2iz+0x2c>
   1374c:	2b9d      	cmp	r3, #157	; 0x9d
   1374e:	dc0c      	bgt.n	1376a <__aeabi_f2iz+0x2e>
   13750:	2080      	movs	r0, #128	; 0x80
   13752:	0400      	lsls	r0, r0, #16
   13754:	4301      	orrs	r1, r0
   13756:	2b95      	cmp	r3, #149	; 0x95
   13758:	dc0a      	bgt.n	13770 <__aeabi_f2iz+0x34>
   1375a:	2096      	movs	r0, #150	; 0x96
   1375c:	1ac3      	subs	r3, r0, r3
   1375e:	40d9      	lsrs	r1, r3
   13760:	4248      	negs	r0, r1
   13762:	2a00      	cmp	r2, #0
   13764:	d100      	bne.n	13768 <__aeabi_f2iz+0x2c>
   13766:	0008      	movs	r0, r1
   13768:	4770      	bx	lr
   1376a:	4b03      	ldr	r3, [pc, #12]	; (13778 <__aeabi_f2iz+0x3c>)
   1376c:	18d0      	adds	r0, r2, r3
   1376e:	e7fb      	b.n	13768 <__aeabi_f2iz+0x2c>
   13770:	3b96      	subs	r3, #150	; 0x96
   13772:	4099      	lsls	r1, r3
   13774:	e7f4      	b.n	13760 <__aeabi_f2iz+0x24>
   13776:	46c0      	nop			; (mov r8, r8)
   13778:	7fffffff 	.word	0x7fffffff

0001377c <__aeabi_i2f>:
   1377c:	b570      	push	{r4, r5, r6, lr}
   1377e:	2800      	cmp	r0, #0
   13780:	d030      	beq.n	137e4 <__aeabi_i2f+0x68>
   13782:	17c3      	asrs	r3, r0, #31
   13784:	18c4      	adds	r4, r0, r3
   13786:	405c      	eors	r4, r3
   13788:	0fc5      	lsrs	r5, r0, #31
   1378a:	0020      	movs	r0, r4
   1378c:	f001 fef0 	bl	15570 <__clzsi2>
   13790:	239e      	movs	r3, #158	; 0x9e
   13792:	1a1b      	subs	r3, r3, r0
   13794:	2b96      	cmp	r3, #150	; 0x96
   13796:	dc0d      	bgt.n	137b4 <__aeabi_i2f+0x38>
   13798:	2296      	movs	r2, #150	; 0x96
   1379a:	1ad2      	subs	r2, r2, r3
   1379c:	4094      	lsls	r4, r2
   1379e:	002a      	movs	r2, r5
   137a0:	0264      	lsls	r4, r4, #9
   137a2:	0a64      	lsrs	r4, r4, #9
   137a4:	b2db      	uxtb	r3, r3
   137a6:	0264      	lsls	r4, r4, #9
   137a8:	05db      	lsls	r3, r3, #23
   137aa:	0a60      	lsrs	r0, r4, #9
   137ac:	07d2      	lsls	r2, r2, #31
   137ae:	4318      	orrs	r0, r3
   137b0:	4310      	orrs	r0, r2
   137b2:	bd70      	pop	{r4, r5, r6, pc}
   137b4:	2b99      	cmp	r3, #153	; 0x99
   137b6:	dc19      	bgt.n	137ec <__aeabi_i2f+0x70>
   137b8:	2299      	movs	r2, #153	; 0x99
   137ba:	1ad2      	subs	r2, r2, r3
   137bc:	2a00      	cmp	r2, #0
   137be:	dd29      	ble.n	13814 <__aeabi_i2f+0x98>
   137c0:	4094      	lsls	r4, r2
   137c2:	0022      	movs	r2, r4
   137c4:	4c14      	ldr	r4, [pc, #80]	; (13818 <__aeabi_i2f+0x9c>)
   137c6:	4014      	ands	r4, r2
   137c8:	0751      	lsls	r1, r2, #29
   137ca:	d004      	beq.n	137d6 <__aeabi_i2f+0x5a>
   137cc:	210f      	movs	r1, #15
   137ce:	400a      	ands	r2, r1
   137d0:	2a04      	cmp	r2, #4
   137d2:	d000      	beq.n	137d6 <__aeabi_i2f+0x5a>
   137d4:	3404      	adds	r4, #4
   137d6:	0162      	lsls	r2, r4, #5
   137d8:	d413      	bmi.n	13802 <__aeabi_i2f+0x86>
   137da:	01a4      	lsls	r4, r4, #6
   137dc:	0a64      	lsrs	r4, r4, #9
   137de:	b2db      	uxtb	r3, r3
   137e0:	002a      	movs	r2, r5
   137e2:	e7e0      	b.n	137a6 <__aeabi_i2f+0x2a>
   137e4:	2200      	movs	r2, #0
   137e6:	2300      	movs	r3, #0
   137e8:	2400      	movs	r4, #0
   137ea:	e7dc      	b.n	137a6 <__aeabi_i2f+0x2a>
   137ec:	2205      	movs	r2, #5
   137ee:	0021      	movs	r1, r4
   137f0:	1a12      	subs	r2, r2, r0
   137f2:	40d1      	lsrs	r1, r2
   137f4:	22b9      	movs	r2, #185	; 0xb9
   137f6:	1ad2      	subs	r2, r2, r3
   137f8:	4094      	lsls	r4, r2
   137fa:	1e62      	subs	r2, r4, #1
   137fc:	4194      	sbcs	r4, r2
   137fe:	430c      	orrs	r4, r1
   13800:	e7da      	b.n	137b8 <__aeabi_i2f+0x3c>
   13802:	4b05      	ldr	r3, [pc, #20]	; (13818 <__aeabi_i2f+0x9c>)
   13804:	002a      	movs	r2, r5
   13806:	401c      	ands	r4, r3
   13808:	239f      	movs	r3, #159	; 0x9f
   1380a:	01a4      	lsls	r4, r4, #6
   1380c:	1a1b      	subs	r3, r3, r0
   1380e:	0a64      	lsrs	r4, r4, #9
   13810:	b2db      	uxtb	r3, r3
   13812:	e7c8      	b.n	137a6 <__aeabi_i2f+0x2a>
   13814:	0022      	movs	r2, r4
   13816:	e7d5      	b.n	137c4 <__aeabi_i2f+0x48>
   13818:	fbffffff 	.word	0xfbffffff

0001381c <__aeabi_ui2f>:
   1381c:	b510      	push	{r4, lr}
   1381e:	1e04      	subs	r4, r0, #0
   13820:	d027      	beq.n	13872 <__aeabi_ui2f+0x56>
   13822:	f001 fea5 	bl	15570 <__clzsi2>
   13826:	239e      	movs	r3, #158	; 0x9e
   13828:	1a1b      	subs	r3, r3, r0
   1382a:	2b96      	cmp	r3, #150	; 0x96
   1382c:	dc0a      	bgt.n	13844 <__aeabi_ui2f+0x28>
   1382e:	2296      	movs	r2, #150	; 0x96
   13830:	1ad2      	subs	r2, r2, r3
   13832:	4094      	lsls	r4, r2
   13834:	0264      	lsls	r4, r4, #9
   13836:	0a64      	lsrs	r4, r4, #9
   13838:	b2db      	uxtb	r3, r3
   1383a:	0264      	lsls	r4, r4, #9
   1383c:	05db      	lsls	r3, r3, #23
   1383e:	0a60      	lsrs	r0, r4, #9
   13840:	4318      	orrs	r0, r3
   13842:	bd10      	pop	{r4, pc}
   13844:	2b99      	cmp	r3, #153	; 0x99
   13846:	dc17      	bgt.n	13878 <__aeabi_ui2f+0x5c>
   13848:	2299      	movs	r2, #153	; 0x99
   1384a:	1ad2      	subs	r2, r2, r3
   1384c:	2a00      	cmp	r2, #0
   1384e:	dd27      	ble.n	138a0 <__aeabi_ui2f+0x84>
   13850:	4094      	lsls	r4, r2
   13852:	0022      	movs	r2, r4
   13854:	4c13      	ldr	r4, [pc, #76]	; (138a4 <__aeabi_ui2f+0x88>)
   13856:	4014      	ands	r4, r2
   13858:	0751      	lsls	r1, r2, #29
   1385a:	d004      	beq.n	13866 <__aeabi_ui2f+0x4a>
   1385c:	210f      	movs	r1, #15
   1385e:	400a      	ands	r2, r1
   13860:	2a04      	cmp	r2, #4
   13862:	d000      	beq.n	13866 <__aeabi_ui2f+0x4a>
   13864:	3404      	adds	r4, #4
   13866:	0162      	lsls	r2, r4, #5
   13868:	d412      	bmi.n	13890 <__aeabi_ui2f+0x74>
   1386a:	01a4      	lsls	r4, r4, #6
   1386c:	0a64      	lsrs	r4, r4, #9
   1386e:	b2db      	uxtb	r3, r3
   13870:	e7e3      	b.n	1383a <__aeabi_ui2f+0x1e>
   13872:	2300      	movs	r3, #0
   13874:	2400      	movs	r4, #0
   13876:	e7e0      	b.n	1383a <__aeabi_ui2f+0x1e>
   13878:	22b9      	movs	r2, #185	; 0xb9
   1387a:	0021      	movs	r1, r4
   1387c:	1ad2      	subs	r2, r2, r3
   1387e:	4091      	lsls	r1, r2
   13880:	000a      	movs	r2, r1
   13882:	1e51      	subs	r1, r2, #1
   13884:	418a      	sbcs	r2, r1
   13886:	2105      	movs	r1, #5
   13888:	1a09      	subs	r1, r1, r0
   1388a:	40cc      	lsrs	r4, r1
   1388c:	4314      	orrs	r4, r2
   1388e:	e7db      	b.n	13848 <__aeabi_ui2f+0x2c>
   13890:	4b04      	ldr	r3, [pc, #16]	; (138a4 <__aeabi_ui2f+0x88>)
   13892:	401c      	ands	r4, r3
   13894:	239f      	movs	r3, #159	; 0x9f
   13896:	01a4      	lsls	r4, r4, #6
   13898:	1a1b      	subs	r3, r3, r0
   1389a:	0a64      	lsrs	r4, r4, #9
   1389c:	b2db      	uxtb	r3, r3
   1389e:	e7cc      	b.n	1383a <__aeabi_ui2f+0x1e>
   138a0:	0022      	movs	r2, r4
   138a2:	e7d7      	b.n	13854 <__aeabi_ui2f+0x38>
   138a4:	fbffffff 	.word	0xfbffffff

000138a8 <__aeabi_dadd>:
   138a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   138aa:	4645      	mov	r5, r8
   138ac:	46de      	mov	lr, fp
   138ae:	4657      	mov	r7, sl
   138b0:	464e      	mov	r6, r9
   138b2:	030c      	lsls	r4, r1, #12
   138b4:	b5e0      	push	{r5, r6, r7, lr}
   138b6:	004e      	lsls	r6, r1, #1
   138b8:	0fc9      	lsrs	r1, r1, #31
   138ba:	4688      	mov	r8, r1
   138bc:	000d      	movs	r5, r1
   138be:	0a61      	lsrs	r1, r4, #9
   138c0:	0f44      	lsrs	r4, r0, #29
   138c2:	430c      	orrs	r4, r1
   138c4:	00c7      	lsls	r7, r0, #3
   138c6:	0319      	lsls	r1, r3, #12
   138c8:	0058      	lsls	r0, r3, #1
   138ca:	0fdb      	lsrs	r3, r3, #31
   138cc:	469b      	mov	fp, r3
   138ce:	0a4b      	lsrs	r3, r1, #9
   138d0:	0f51      	lsrs	r1, r2, #29
   138d2:	430b      	orrs	r3, r1
   138d4:	0d76      	lsrs	r6, r6, #21
   138d6:	0d40      	lsrs	r0, r0, #21
   138d8:	0019      	movs	r1, r3
   138da:	00d2      	lsls	r2, r2, #3
   138dc:	45d8      	cmp	r8, fp
   138de:	d100      	bne.n	138e2 <__aeabi_dadd+0x3a>
   138e0:	e0ae      	b.n	13a40 <__aeabi_dadd+0x198>
   138e2:	1a35      	subs	r5, r6, r0
   138e4:	2d00      	cmp	r5, #0
   138e6:	dc00      	bgt.n	138ea <__aeabi_dadd+0x42>
   138e8:	e0f6      	b.n	13ad8 <__aeabi_dadd+0x230>
   138ea:	2800      	cmp	r0, #0
   138ec:	d10f      	bne.n	1390e <__aeabi_dadd+0x66>
   138ee:	4313      	orrs	r3, r2
   138f0:	d100      	bne.n	138f4 <__aeabi_dadd+0x4c>
   138f2:	e0db      	b.n	13aac <__aeabi_dadd+0x204>
   138f4:	1e6b      	subs	r3, r5, #1
   138f6:	2b00      	cmp	r3, #0
   138f8:	d000      	beq.n	138fc <__aeabi_dadd+0x54>
   138fa:	e137      	b.n	13b6c <__aeabi_dadd+0x2c4>
   138fc:	1aba      	subs	r2, r7, r2
   138fe:	4297      	cmp	r7, r2
   13900:	41bf      	sbcs	r7, r7
   13902:	1a64      	subs	r4, r4, r1
   13904:	427f      	negs	r7, r7
   13906:	1be4      	subs	r4, r4, r7
   13908:	2601      	movs	r6, #1
   1390a:	0017      	movs	r7, r2
   1390c:	e024      	b.n	13958 <__aeabi_dadd+0xb0>
   1390e:	4bc6      	ldr	r3, [pc, #792]	; (13c28 <__aeabi_dadd+0x380>)
   13910:	429e      	cmp	r6, r3
   13912:	d04d      	beq.n	139b0 <__aeabi_dadd+0x108>
   13914:	2380      	movs	r3, #128	; 0x80
   13916:	041b      	lsls	r3, r3, #16
   13918:	4319      	orrs	r1, r3
   1391a:	2d38      	cmp	r5, #56	; 0x38
   1391c:	dd00      	ble.n	13920 <__aeabi_dadd+0x78>
   1391e:	e107      	b.n	13b30 <__aeabi_dadd+0x288>
   13920:	2d1f      	cmp	r5, #31
   13922:	dd00      	ble.n	13926 <__aeabi_dadd+0x7e>
   13924:	e138      	b.n	13b98 <__aeabi_dadd+0x2f0>
   13926:	2020      	movs	r0, #32
   13928:	1b43      	subs	r3, r0, r5
   1392a:	469a      	mov	sl, r3
   1392c:	000b      	movs	r3, r1
   1392e:	4650      	mov	r0, sl
   13930:	4083      	lsls	r3, r0
   13932:	4699      	mov	r9, r3
   13934:	0013      	movs	r3, r2
   13936:	4648      	mov	r0, r9
   13938:	40eb      	lsrs	r3, r5
   1393a:	4318      	orrs	r0, r3
   1393c:	0003      	movs	r3, r0
   1393e:	4650      	mov	r0, sl
   13940:	4082      	lsls	r2, r0
   13942:	1e50      	subs	r0, r2, #1
   13944:	4182      	sbcs	r2, r0
   13946:	40e9      	lsrs	r1, r5
   13948:	431a      	orrs	r2, r3
   1394a:	1aba      	subs	r2, r7, r2
   1394c:	1a61      	subs	r1, r4, r1
   1394e:	4297      	cmp	r7, r2
   13950:	41a4      	sbcs	r4, r4
   13952:	0017      	movs	r7, r2
   13954:	4264      	negs	r4, r4
   13956:	1b0c      	subs	r4, r1, r4
   13958:	0223      	lsls	r3, r4, #8
   1395a:	d562      	bpl.n	13a22 <__aeabi_dadd+0x17a>
   1395c:	0264      	lsls	r4, r4, #9
   1395e:	0a65      	lsrs	r5, r4, #9
   13960:	2d00      	cmp	r5, #0
   13962:	d100      	bne.n	13966 <__aeabi_dadd+0xbe>
   13964:	e0df      	b.n	13b26 <__aeabi_dadd+0x27e>
   13966:	0028      	movs	r0, r5
   13968:	f001 fe02 	bl	15570 <__clzsi2>
   1396c:	0003      	movs	r3, r0
   1396e:	3b08      	subs	r3, #8
   13970:	2b1f      	cmp	r3, #31
   13972:	dd00      	ble.n	13976 <__aeabi_dadd+0xce>
   13974:	e0d2      	b.n	13b1c <__aeabi_dadd+0x274>
   13976:	2220      	movs	r2, #32
   13978:	003c      	movs	r4, r7
   1397a:	1ad2      	subs	r2, r2, r3
   1397c:	409d      	lsls	r5, r3
   1397e:	40d4      	lsrs	r4, r2
   13980:	409f      	lsls	r7, r3
   13982:	4325      	orrs	r5, r4
   13984:	429e      	cmp	r6, r3
   13986:	dd00      	ble.n	1398a <__aeabi_dadd+0xe2>
   13988:	e0c4      	b.n	13b14 <__aeabi_dadd+0x26c>
   1398a:	1b9e      	subs	r6, r3, r6
   1398c:	1c73      	adds	r3, r6, #1
   1398e:	2b1f      	cmp	r3, #31
   13990:	dd00      	ble.n	13994 <__aeabi_dadd+0xec>
   13992:	e0f1      	b.n	13b78 <__aeabi_dadd+0x2d0>
   13994:	2220      	movs	r2, #32
   13996:	0038      	movs	r0, r7
   13998:	0029      	movs	r1, r5
   1399a:	1ad2      	subs	r2, r2, r3
   1399c:	40d8      	lsrs	r0, r3
   1399e:	4091      	lsls	r1, r2
   139a0:	4097      	lsls	r7, r2
   139a2:	002c      	movs	r4, r5
   139a4:	4301      	orrs	r1, r0
   139a6:	1e78      	subs	r0, r7, #1
   139a8:	4187      	sbcs	r7, r0
   139aa:	40dc      	lsrs	r4, r3
   139ac:	2600      	movs	r6, #0
   139ae:	430f      	orrs	r7, r1
   139b0:	077b      	lsls	r3, r7, #29
   139b2:	d009      	beq.n	139c8 <__aeabi_dadd+0x120>
   139b4:	230f      	movs	r3, #15
   139b6:	403b      	ands	r3, r7
   139b8:	2b04      	cmp	r3, #4
   139ba:	d005      	beq.n	139c8 <__aeabi_dadd+0x120>
   139bc:	1d3b      	adds	r3, r7, #4
   139be:	42bb      	cmp	r3, r7
   139c0:	41bf      	sbcs	r7, r7
   139c2:	427f      	negs	r7, r7
   139c4:	19e4      	adds	r4, r4, r7
   139c6:	001f      	movs	r7, r3
   139c8:	0223      	lsls	r3, r4, #8
   139ca:	d52c      	bpl.n	13a26 <__aeabi_dadd+0x17e>
   139cc:	4b96      	ldr	r3, [pc, #600]	; (13c28 <__aeabi_dadd+0x380>)
   139ce:	3601      	adds	r6, #1
   139d0:	429e      	cmp	r6, r3
   139d2:	d100      	bne.n	139d6 <__aeabi_dadd+0x12e>
   139d4:	e09a      	b.n	13b0c <__aeabi_dadd+0x264>
   139d6:	4645      	mov	r5, r8
   139d8:	4b94      	ldr	r3, [pc, #592]	; (13c2c <__aeabi_dadd+0x384>)
   139da:	08ff      	lsrs	r7, r7, #3
   139dc:	401c      	ands	r4, r3
   139de:	0760      	lsls	r0, r4, #29
   139e0:	0576      	lsls	r6, r6, #21
   139e2:	0264      	lsls	r4, r4, #9
   139e4:	4307      	orrs	r7, r0
   139e6:	0b24      	lsrs	r4, r4, #12
   139e8:	0d76      	lsrs	r6, r6, #21
   139ea:	2100      	movs	r1, #0
   139ec:	0324      	lsls	r4, r4, #12
   139ee:	0b23      	lsrs	r3, r4, #12
   139f0:	0d0c      	lsrs	r4, r1, #20
   139f2:	4a8f      	ldr	r2, [pc, #572]	; (13c30 <__aeabi_dadd+0x388>)
   139f4:	0524      	lsls	r4, r4, #20
   139f6:	431c      	orrs	r4, r3
   139f8:	4014      	ands	r4, r2
   139fa:	0533      	lsls	r3, r6, #20
   139fc:	4323      	orrs	r3, r4
   139fe:	005b      	lsls	r3, r3, #1
   13a00:	07ed      	lsls	r5, r5, #31
   13a02:	085b      	lsrs	r3, r3, #1
   13a04:	432b      	orrs	r3, r5
   13a06:	0038      	movs	r0, r7
   13a08:	0019      	movs	r1, r3
   13a0a:	bc3c      	pop	{r2, r3, r4, r5}
   13a0c:	4690      	mov	r8, r2
   13a0e:	4699      	mov	r9, r3
   13a10:	46a2      	mov	sl, r4
   13a12:	46ab      	mov	fp, r5
   13a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13a16:	4664      	mov	r4, ip
   13a18:	4304      	orrs	r4, r0
   13a1a:	d100      	bne.n	13a1e <__aeabi_dadd+0x176>
   13a1c:	e211      	b.n	13e42 <__aeabi_dadd+0x59a>
   13a1e:	0004      	movs	r4, r0
   13a20:	4667      	mov	r7, ip
   13a22:	077b      	lsls	r3, r7, #29
   13a24:	d1c6      	bne.n	139b4 <__aeabi_dadd+0x10c>
   13a26:	4645      	mov	r5, r8
   13a28:	0760      	lsls	r0, r4, #29
   13a2a:	08ff      	lsrs	r7, r7, #3
   13a2c:	4307      	orrs	r7, r0
   13a2e:	08e4      	lsrs	r4, r4, #3
   13a30:	4b7d      	ldr	r3, [pc, #500]	; (13c28 <__aeabi_dadd+0x380>)
   13a32:	429e      	cmp	r6, r3
   13a34:	d030      	beq.n	13a98 <__aeabi_dadd+0x1f0>
   13a36:	0324      	lsls	r4, r4, #12
   13a38:	0576      	lsls	r6, r6, #21
   13a3a:	0b24      	lsrs	r4, r4, #12
   13a3c:	0d76      	lsrs	r6, r6, #21
   13a3e:	e7d4      	b.n	139ea <__aeabi_dadd+0x142>
   13a40:	1a33      	subs	r3, r6, r0
   13a42:	469a      	mov	sl, r3
   13a44:	2b00      	cmp	r3, #0
   13a46:	dd78      	ble.n	13b3a <__aeabi_dadd+0x292>
   13a48:	2800      	cmp	r0, #0
   13a4a:	d031      	beq.n	13ab0 <__aeabi_dadd+0x208>
   13a4c:	4876      	ldr	r0, [pc, #472]	; (13c28 <__aeabi_dadd+0x380>)
   13a4e:	4286      	cmp	r6, r0
   13a50:	d0ae      	beq.n	139b0 <__aeabi_dadd+0x108>
   13a52:	2080      	movs	r0, #128	; 0x80
   13a54:	0400      	lsls	r0, r0, #16
   13a56:	4301      	orrs	r1, r0
   13a58:	4653      	mov	r3, sl
   13a5a:	2b38      	cmp	r3, #56	; 0x38
   13a5c:	dc00      	bgt.n	13a60 <__aeabi_dadd+0x1b8>
   13a5e:	e0e9      	b.n	13c34 <__aeabi_dadd+0x38c>
   13a60:	430a      	orrs	r2, r1
   13a62:	1e51      	subs	r1, r2, #1
   13a64:	418a      	sbcs	r2, r1
   13a66:	2100      	movs	r1, #0
   13a68:	19d2      	adds	r2, r2, r7
   13a6a:	42ba      	cmp	r2, r7
   13a6c:	41bf      	sbcs	r7, r7
   13a6e:	1909      	adds	r1, r1, r4
   13a70:	427c      	negs	r4, r7
   13a72:	0017      	movs	r7, r2
   13a74:	190c      	adds	r4, r1, r4
   13a76:	0223      	lsls	r3, r4, #8
   13a78:	d5d3      	bpl.n	13a22 <__aeabi_dadd+0x17a>
   13a7a:	4b6b      	ldr	r3, [pc, #428]	; (13c28 <__aeabi_dadd+0x380>)
   13a7c:	3601      	adds	r6, #1
   13a7e:	429e      	cmp	r6, r3
   13a80:	d100      	bne.n	13a84 <__aeabi_dadd+0x1dc>
   13a82:	e13a      	b.n	13cfa <__aeabi_dadd+0x452>
   13a84:	2001      	movs	r0, #1
   13a86:	4b69      	ldr	r3, [pc, #420]	; (13c2c <__aeabi_dadd+0x384>)
   13a88:	401c      	ands	r4, r3
   13a8a:	087b      	lsrs	r3, r7, #1
   13a8c:	4007      	ands	r7, r0
   13a8e:	431f      	orrs	r7, r3
   13a90:	07e0      	lsls	r0, r4, #31
   13a92:	4307      	orrs	r7, r0
   13a94:	0864      	lsrs	r4, r4, #1
   13a96:	e78b      	b.n	139b0 <__aeabi_dadd+0x108>
   13a98:	0023      	movs	r3, r4
   13a9a:	433b      	orrs	r3, r7
   13a9c:	d100      	bne.n	13aa0 <__aeabi_dadd+0x1f8>
   13a9e:	e1cb      	b.n	13e38 <__aeabi_dadd+0x590>
   13aa0:	2280      	movs	r2, #128	; 0x80
   13aa2:	0312      	lsls	r2, r2, #12
   13aa4:	4314      	orrs	r4, r2
   13aa6:	0324      	lsls	r4, r4, #12
   13aa8:	0b24      	lsrs	r4, r4, #12
   13aaa:	e79e      	b.n	139ea <__aeabi_dadd+0x142>
   13aac:	002e      	movs	r6, r5
   13aae:	e77f      	b.n	139b0 <__aeabi_dadd+0x108>
   13ab0:	0008      	movs	r0, r1
   13ab2:	4310      	orrs	r0, r2
   13ab4:	d100      	bne.n	13ab8 <__aeabi_dadd+0x210>
   13ab6:	e0b4      	b.n	13c22 <__aeabi_dadd+0x37a>
   13ab8:	1e58      	subs	r0, r3, #1
   13aba:	2800      	cmp	r0, #0
   13abc:	d000      	beq.n	13ac0 <__aeabi_dadd+0x218>
   13abe:	e0de      	b.n	13c7e <__aeabi_dadd+0x3d6>
   13ac0:	18ba      	adds	r2, r7, r2
   13ac2:	42ba      	cmp	r2, r7
   13ac4:	419b      	sbcs	r3, r3
   13ac6:	1864      	adds	r4, r4, r1
   13ac8:	425b      	negs	r3, r3
   13aca:	18e4      	adds	r4, r4, r3
   13acc:	0017      	movs	r7, r2
   13ace:	2601      	movs	r6, #1
   13ad0:	0223      	lsls	r3, r4, #8
   13ad2:	d5a6      	bpl.n	13a22 <__aeabi_dadd+0x17a>
   13ad4:	2602      	movs	r6, #2
   13ad6:	e7d5      	b.n	13a84 <__aeabi_dadd+0x1dc>
   13ad8:	2d00      	cmp	r5, #0
   13ada:	d16e      	bne.n	13bba <__aeabi_dadd+0x312>
   13adc:	1c70      	adds	r0, r6, #1
   13ade:	0540      	lsls	r0, r0, #21
   13ae0:	0d40      	lsrs	r0, r0, #21
   13ae2:	2801      	cmp	r0, #1
   13ae4:	dc00      	bgt.n	13ae8 <__aeabi_dadd+0x240>
   13ae6:	e0f9      	b.n	13cdc <__aeabi_dadd+0x434>
   13ae8:	1ab8      	subs	r0, r7, r2
   13aea:	4684      	mov	ip, r0
   13aec:	4287      	cmp	r7, r0
   13aee:	4180      	sbcs	r0, r0
   13af0:	1ae5      	subs	r5, r4, r3
   13af2:	4240      	negs	r0, r0
   13af4:	1a2d      	subs	r5, r5, r0
   13af6:	0228      	lsls	r0, r5, #8
   13af8:	d400      	bmi.n	13afc <__aeabi_dadd+0x254>
   13afa:	e089      	b.n	13c10 <__aeabi_dadd+0x368>
   13afc:	1bd7      	subs	r7, r2, r7
   13afe:	42ba      	cmp	r2, r7
   13b00:	4192      	sbcs	r2, r2
   13b02:	1b1c      	subs	r4, r3, r4
   13b04:	4252      	negs	r2, r2
   13b06:	1aa5      	subs	r5, r4, r2
   13b08:	46d8      	mov	r8, fp
   13b0a:	e729      	b.n	13960 <__aeabi_dadd+0xb8>
   13b0c:	4645      	mov	r5, r8
   13b0e:	2400      	movs	r4, #0
   13b10:	2700      	movs	r7, #0
   13b12:	e76a      	b.n	139ea <__aeabi_dadd+0x142>
   13b14:	4c45      	ldr	r4, [pc, #276]	; (13c2c <__aeabi_dadd+0x384>)
   13b16:	1af6      	subs	r6, r6, r3
   13b18:	402c      	ands	r4, r5
   13b1a:	e749      	b.n	139b0 <__aeabi_dadd+0x108>
   13b1c:	003d      	movs	r5, r7
   13b1e:	3828      	subs	r0, #40	; 0x28
   13b20:	4085      	lsls	r5, r0
   13b22:	2700      	movs	r7, #0
   13b24:	e72e      	b.n	13984 <__aeabi_dadd+0xdc>
   13b26:	0038      	movs	r0, r7
   13b28:	f001 fd22 	bl	15570 <__clzsi2>
   13b2c:	3020      	adds	r0, #32
   13b2e:	e71d      	b.n	1396c <__aeabi_dadd+0xc4>
   13b30:	430a      	orrs	r2, r1
   13b32:	1e51      	subs	r1, r2, #1
   13b34:	418a      	sbcs	r2, r1
   13b36:	2100      	movs	r1, #0
   13b38:	e707      	b.n	1394a <__aeabi_dadd+0xa2>
   13b3a:	2b00      	cmp	r3, #0
   13b3c:	d000      	beq.n	13b40 <__aeabi_dadd+0x298>
   13b3e:	e0f3      	b.n	13d28 <__aeabi_dadd+0x480>
   13b40:	1c70      	adds	r0, r6, #1
   13b42:	0543      	lsls	r3, r0, #21
   13b44:	0d5b      	lsrs	r3, r3, #21
   13b46:	2b01      	cmp	r3, #1
   13b48:	dc00      	bgt.n	13b4c <__aeabi_dadd+0x2a4>
   13b4a:	e0ad      	b.n	13ca8 <__aeabi_dadd+0x400>
   13b4c:	4b36      	ldr	r3, [pc, #216]	; (13c28 <__aeabi_dadd+0x380>)
   13b4e:	4298      	cmp	r0, r3
   13b50:	d100      	bne.n	13b54 <__aeabi_dadd+0x2ac>
   13b52:	e0d1      	b.n	13cf8 <__aeabi_dadd+0x450>
   13b54:	18ba      	adds	r2, r7, r2
   13b56:	42ba      	cmp	r2, r7
   13b58:	41bf      	sbcs	r7, r7
   13b5a:	1864      	adds	r4, r4, r1
   13b5c:	427f      	negs	r7, r7
   13b5e:	19e4      	adds	r4, r4, r7
   13b60:	07e7      	lsls	r7, r4, #31
   13b62:	0852      	lsrs	r2, r2, #1
   13b64:	4317      	orrs	r7, r2
   13b66:	0864      	lsrs	r4, r4, #1
   13b68:	0006      	movs	r6, r0
   13b6a:	e721      	b.n	139b0 <__aeabi_dadd+0x108>
   13b6c:	482e      	ldr	r0, [pc, #184]	; (13c28 <__aeabi_dadd+0x380>)
   13b6e:	4285      	cmp	r5, r0
   13b70:	d100      	bne.n	13b74 <__aeabi_dadd+0x2cc>
   13b72:	e093      	b.n	13c9c <__aeabi_dadd+0x3f4>
   13b74:	001d      	movs	r5, r3
   13b76:	e6d0      	b.n	1391a <__aeabi_dadd+0x72>
   13b78:	0029      	movs	r1, r5
   13b7a:	3e1f      	subs	r6, #31
   13b7c:	40f1      	lsrs	r1, r6
   13b7e:	2b20      	cmp	r3, #32
   13b80:	d100      	bne.n	13b84 <__aeabi_dadd+0x2dc>
   13b82:	e08d      	b.n	13ca0 <__aeabi_dadd+0x3f8>
   13b84:	2240      	movs	r2, #64	; 0x40
   13b86:	1ad3      	subs	r3, r2, r3
   13b88:	409d      	lsls	r5, r3
   13b8a:	432f      	orrs	r7, r5
   13b8c:	1e7d      	subs	r5, r7, #1
   13b8e:	41af      	sbcs	r7, r5
   13b90:	2400      	movs	r4, #0
   13b92:	430f      	orrs	r7, r1
   13b94:	2600      	movs	r6, #0
   13b96:	e744      	b.n	13a22 <__aeabi_dadd+0x17a>
   13b98:	002b      	movs	r3, r5
   13b9a:	0008      	movs	r0, r1
   13b9c:	3b20      	subs	r3, #32
   13b9e:	40d8      	lsrs	r0, r3
   13ba0:	0003      	movs	r3, r0
   13ba2:	2d20      	cmp	r5, #32
   13ba4:	d100      	bne.n	13ba8 <__aeabi_dadd+0x300>
   13ba6:	e07d      	b.n	13ca4 <__aeabi_dadd+0x3fc>
   13ba8:	2040      	movs	r0, #64	; 0x40
   13baa:	1b45      	subs	r5, r0, r5
   13bac:	40a9      	lsls	r1, r5
   13bae:	430a      	orrs	r2, r1
   13bb0:	1e51      	subs	r1, r2, #1
   13bb2:	418a      	sbcs	r2, r1
   13bb4:	2100      	movs	r1, #0
   13bb6:	431a      	orrs	r2, r3
   13bb8:	e6c7      	b.n	1394a <__aeabi_dadd+0xa2>
   13bba:	2e00      	cmp	r6, #0
   13bbc:	d050      	beq.n	13c60 <__aeabi_dadd+0x3b8>
   13bbe:	4e1a      	ldr	r6, [pc, #104]	; (13c28 <__aeabi_dadd+0x380>)
   13bc0:	42b0      	cmp	r0, r6
   13bc2:	d057      	beq.n	13c74 <__aeabi_dadd+0x3cc>
   13bc4:	2680      	movs	r6, #128	; 0x80
   13bc6:	426b      	negs	r3, r5
   13bc8:	4699      	mov	r9, r3
   13bca:	0436      	lsls	r6, r6, #16
   13bcc:	4334      	orrs	r4, r6
   13bce:	464b      	mov	r3, r9
   13bd0:	2b38      	cmp	r3, #56	; 0x38
   13bd2:	dd00      	ble.n	13bd6 <__aeabi_dadd+0x32e>
   13bd4:	e0d6      	b.n	13d84 <__aeabi_dadd+0x4dc>
   13bd6:	2b1f      	cmp	r3, #31
   13bd8:	dd00      	ble.n	13bdc <__aeabi_dadd+0x334>
   13bda:	e135      	b.n	13e48 <__aeabi_dadd+0x5a0>
   13bdc:	2620      	movs	r6, #32
   13bde:	1af5      	subs	r5, r6, r3
   13be0:	0026      	movs	r6, r4
   13be2:	40ae      	lsls	r6, r5
   13be4:	46b2      	mov	sl, r6
   13be6:	003e      	movs	r6, r7
   13be8:	40de      	lsrs	r6, r3
   13bea:	46ac      	mov	ip, r5
   13bec:	0035      	movs	r5, r6
   13bee:	4656      	mov	r6, sl
   13bf0:	432e      	orrs	r6, r5
   13bf2:	4665      	mov	r5, ip
   13bf4:	40af      	lsls	r7, r5
   13bf6:	1e7d      	subs	r5, r7, #1
   13bf8:	41af      	sbcs	r7, r5
   13bfa:	40dc      	lsrs	r4, r3
   13bfc:	4337      	orrs	r7, r6
   13bfe:	1bd7      	subs	r7, r2, r7
   13c00:	42ba      	cmp	r2, r7
   13c02:	4192      	sbcs	r2, r2
   13c04:	1b0c      	subs	r4, r1, r4
   13c06:	4252      	negs	r2, r2
   13c08:	1aa4      	subs	r4, r4, r2
   13c0a:	0006      	movs	r6, r0
   13c0c:	46d8      	mov	r8, fp
   13c0e:	e6a3      	b.n	13958 <__aeabi_dadd+0xb0>
   13c10:	4664      	mov	r4, ip
   13c12:	4667      	mov	r7, ip
   13c14:	432c      	orrs	r4, r5
   13c16:	d000      	beq.n	13c1a <__aeabi_dadd+0x372>
   13c18:	e6a2      	b.n	13960 <__aeabi_dadd+0xb8>
   13c1a:	2500      	movs	r5, #0
   13c1c:	2600      	movs	r6, #0
   13c1e:	2700      	movs	r7, #0
   13c20:	e706      	b.n	13a30 <__aeabi_dadd+0x188>
   13c22:	001e      	movs	r6, r3
   13c24:	e6c4      	b.n	139b0 <__aeabi_dadd+0x108>
   13c26:	46c0      	nop			; (mov r8, r8)
   13c28:	000007ff 	.word	0x000007ff
   13c2c:	ff7fffff 	.word	0xff7fffff
   13c30:	800fffff 	.word	0x800fffff
   13c34:	2b1f      	cmp	r3, #31
   13c36:	dc63      	bgt.n	13d00 <__aeabi_dadd+0x458>
   13c38:	2020      	movs	r0, #32
   13c3a:	1ac3      	subs	r3, r0, r3
   13c3c:	0008      	movs	r0, r1
   13c3e:	4098      	lsls	r0, r3
   13c40:	469c      	mov	ip, r3
   13c42:	4683      	mov	fp, r0
   13c44:	4653      	mov	r3, sl
   13c46:	0010      	movs	r0, r2
   13c48:	40d8      	lsrs	r0, r3
   13c4a:	0003      	movs	r3, r0
   13c4c:	4658      	mov	r0, fp
   13c4e:	4318      	orrs	r0, r3
   13c50:	4663      	mov	r3, ip
   13c52:	409a      	lsls	r2, r3
   13c54:	1e53      	subs	r3, r2, #1
   13c56:	419a      	sbcs	r2, r3
   13c58:	4653      	mov	r3, sl
   13c5a:	4302      	orrs	r2, r0
   13c5c:	40d9      	lsrs	r1, r3
   13c5e:	e703      	b.n	13a68 <__aeabi_dadd+0x1c0>
   13c60:	0026      	movs	r6, r4
   13c62:	433e      	orrs	r6, r7
   13c64:	d006      	beq.n	13c74 <__aeabi_dadd+0x3cc>
   13c66:	43eb      	mvns	r3, r5
   13c68:	4699      	mov	r9, r3
   13c6a:	2b00      	cmp	r3, #0
   13c6c:	d0c7      	beq.n	13bfe <__aeabi_dadd+0x356>
   13c6e:	4e94      	ldr	r6, [pc, #592]	; (13ec0 <__aeabi_dadd+0x618>)
   13c70:	42b0      	cmp	r0, r6
   13c72:	d1ac      	bne.n	13bce <__aeabi_dadd+0x326>
   13c74:	000c      	movs	r4, r1
   13c76:	0017      	movs	r7, r2
   13c78:	0006      	movs	r6, r0
   13c7a:	46d8      	mov	r8, fp
   13c7c:	e698      	b.n	139b0 <__aeabi_dadd+0x108>
   13c7e:	4b90      	ldr	r3, [pc, #576]	; (13ec0 <__aeabi_dadd+0x618>)
   13c80:	459a      	cmp	sl, r3
   13c82:	d00b      	beq.n	13c9c <__aeabi_dadd+0x3f4>
   13c84:	4682      	mov	sl, r0
   13c86:	e6e7      	b.n	13a58 <__aeabi_dadd+0x1b0>
   13c88:	2800      	cmp	r0, #0
   13c8a:	d000      	beq.n	13c8e <__aeabi_dadd+0x3e6>
   13c8c:	e09e      	b.n	13dcc <__aeabi_dadd+0x524>
   13c8e:	0018      	movs	r0, r3
   13c90:	4310      	orrs	r0, r2
   13c92:	d100      	bne.n	13c96 <__aeabi_dadd+0x3ee>
   13c94:	e0e9      	b.n	13e6a <__aeabi_dadd+0x5c2>
   13c96:	001c      	movs	r4, r3
   13c98:	0017      	movs	r7, r2
   13c9a:	46d8      	mov	r8, fp
   13c9c:	4e88      	ldr	r6, [pc, #544]	; (13ec0 <__aeabi_dadd+0x618>)
   13c9e:	e687      	b.n	139b0 <__aeabi_dadd+0x108>
   13ca0:	2500      	movs	r5, #0
   13ca2:	e772      	b.n	13b8a <__aeabi_dadd+0x2e2>
   13ca4:	2100      	movs	r1, #0
   13ca6:	e782      	b.n	13bae <__aeabi_dadd+0x306>
   13ca8:	0023      	movs	r3, r4
   13caa:	433b      	orrs	r3, r7
   13cac:	2e00      	cmp	r6, #0
   13cae:	d000      	beq.n	13cb2 <__aeabi_dadd+0x40a>
   13cb0:	e0ab      	b.n	13e0a <__aeabi_dadd+0x562>
   13cb2:	2b00      	cmp	r3, #0
   13cb4:	d100      	bne.n	13cb8 <__aeabi_dadd+0x410>
   13cb6:	e0e7      	b.n	13e88 <__aeabi_dadd+0x5e0>
   13cb8:	000b      	movs	r3, r1
   13cba:	4313      	orrs	r3, r2
   13cbc:	d100      	bne.n	13cc0 <__aeabi_dadd+0x418>
   13cbe:	e677      	b.n	139b0 <__aeabi_dadd+0x108>
   13cc0:	18ba      	adds	r2, r7, r2
   13cc2:	42ba      	cmp	r2, r7
   13cc4:	41bf      	sbcs	r7, r7
   13cc6:	1864      	adds	r4, r4, r1
   13cc8:	427f      	negs	r7, r7
   13cca:	19e4      	adds	r4, r4, r7
   13ccc:	0223      	lsls	r3, r4, #8
   13cce:	d400      	bmi.n	13cd2 <__aeabi_dadd+0x42a>
   13cd0:	e0f2      	b.n	13eb8 <__aeabi_dadd+0x610>
   13cd2:	4b7c      	ldr	r3, [pc, #496]	; (13ec4 <__aeabi_dadd+0x61c>)
   13cd4:	0017      	movs	r7, r2
   13cd6:	401c      	ands	r4, r3
   13cd8:	0006      	movs	r6, r0
   13cda:	e669      	b.n	139b0 <__aeabi_dadd+0x108>
   13cdc:	0020      	movs	r0, r4
   13cde:	4338      	orrs	r0, r7
   13ce0:	2e00      	cmp	r6, #0
   13ce2:	d1d1      	bne.n	13c88 <__aeabi_dadd+0x3e0>
   13ce4:	2800      	cmp	r0, #0
   13ce6:	d15b      	bne.n	13da0 <__aeabi_dadd+0x4f8>
   13ce8:	001c      	movs	r4, r3
   13cea:	4314      	orrs	r4, r2
   13cec:	d100      	bne.n	13cf0 <__aeabi_dadd+0x448>
   13cee:	e0a8      	b.n	13e42 <__aeabi_dadd+0x59a>
   13cf0:	001c      	movs	r4, r3
   13cf2:	0017      	movs	r7, r2
   13cf4:	46d8      	mov	r8, fp
   13cf6:	e65b      	b.n	139b0 <__aeabi_dadd+0x108>
   13cf8:	0006      	movs	r6, r0
   13cfa:	2400      	movs	r4, #0
   13cfc:	2700      	movs	r7, #0
   13cfe:	e697      	b.n	13a30 <__aeabi_dadd+0x188>
   13d00:	4650      	mov	r0, sl
   13d02:	000b      	movs	r3, r1
   13d04:	3820      	subs	r0, #32
   13d06:	40c3      	lsrs	r3, r0
   13d08:	4699      	mov	r9, r3
   13d0a:	4653      	mov	r3, sl
   13d0c:	2b20      	cmp	r3, #32
   13d0e:	d100      	bne.n	13d12 <__aeabi_dadd+0x46a>
   13d10:	e095      	b.n	13e3e <__aeabi_dadd+0x596>
   13d12:	2340      	movs	r3, #64	; 0x40
   13d14:	4650      	mov	r0, sl
   13d16:	1a1b      	subs	r3, r3, r0
   13d18:	4099      	lsls	r1, r3
   13d1a:	430a      	orrs	r2, r1
   13d1c:	1e51      	subs	r1, r2, #1
   13d1e:	418a      	sbcs	r2, r1
   13d20:	464b      	mov	r3, r9
   13d22:	2100      	movs	r1, #0
   13d24:	431a      	orrs	r2, r3
   13d26:	e69f      	b.n	13a68 <__aeabi_dadd+0x1c0>
   13d28:	2e00      	cmp	r6, #0
   13d2a:	d130      	bne.n	13d8e <__aeabi_dadd+0x4e6>
   13d2c:	0026      	movs	r6, r4
   13d2e:	433e      	orrs	r6, r7
   13d30:	d067      	beq.n	13e02 <__aeabi_dadd+0x55a>
   13d32:	43db      	mvns	r3, r3
   13d34:	469a      	mov	sl, r3
   13d36:	2b00      	cmp	r3, #0
   13d38:	d01c      	beq.n	13d74 <__aeabi_dadd+0x4cc>
   13d3a:	4e61      	ldr	r6, [pc, #388]	; (13ec0 <__aeabi_dadd+0x618>)
   13d3c:	42b0      	cmp	r0, r6
   13d3e:	d060      	beq.n	13e02 <__aeabi_dadd+0x55a>
   13d40:	4653      	mov	r3, sl
   13d42:	2b38      	cmp	r3, #56	; 0x38
   13d44:	dd00      	ble.n	13d48 <__aeabi_dadd+0x4a0>
   13d46:	e096      	b.n	13e76 <__aeabi_dadd+0x5ce>
   13d48:	2b1f      	cmp	r3, #31
   13d4a:	dd00      	ble.n	13d4e <__aeabi_dadd+0x4a6>
   13d4c:	e09f      	b.n	13e8e <__aeabi_dadd+0x5e6>
   13d4e:	2620      	movs	r6, #32
   13d50:	1af3      	subs	r3, r6, r3
   13d52:	0026      	movs	r6, r4
   13d54:	409e      	lsls	r6, r3
   13d56:	469c      	mov	ip, r3
   13d58:	46b3      	mov	fp, r6
   13d5a:	4653      	mov	r3, sl
   13d5c:	003e      	movs	r6, r7
   13d5e:	40de      	lsrs	r6, r3
   13d60:	0033      	movs	r3, r6
   13d62:	465e      	mov	r6, fp
   13d64:	431e      	orrs	r6, r3
   13d66:	4663      	mov	r3, ip
   13d68:	409f      	lsls	r7, r3
   13d6a:	1e7b      	subs	r3, r7, #1
   13d6c:	419f      	sbcs	r7, r3
   13d6e:	4653      	mov	r3, sl
   13d70:	40dc      	lsrs	r4, r3
   13d72:	4337      	orrs	r7, r6
   13d74:	18bf      	adds	r7, r7, r2
   13d76:	4297      	cmp	r7, r2
   13d78:	4192      	sbcs	r2, r2
   13d7a:	1864      	adds	r4, r4, r1
   13d7c:	4252      	negs	r2, r2
   13d7e:	18a4      	adds	r4, r4, r2
   13d80:	0006      	movs	r6, r0
   13d82:	e678      	b.n	13a76 <__aeabi_dadd+0x1ce>
   13d84:	4327      	orrs	r7, r4
   13d86:	1e7c      	subs	r4, r7, #1
   13d88:	41a7      	sbcs	r7, r4
   13d8a:	2400      	movs	r4, #0
   13d8c:	e737      	b.n	13bfe <__aeabi_dadd+0x356>
   13d8e:	4e4c      	ldr	r6, [pc, #304]	; (13ec0 <__aeabi_dadd+0x618>)
   13d90:	42b0      	cmp	r0, r6
   13d92:	d036      	beq.n	13e02 <__aeabi_dadd+0x55a>
   13d94:	2680      	movs	r6, #128	; 0x80
   13d96:	425b      	negs	r3, r3
   13d98:	0436      	lsls	r6, r6, #16
   13d9a:	469a      	mov	sl, r3
   13d9c:	4334      	orrs	r4, r6
   13d9e:	e7cf      	b.n	13d40 <__aeabi_dadd+0x498>
   13da0:	0018      	movs	r0, r3
   13da2:	4310      	orrs	r0, r2
   13da4:	d100      	bne.n	13da8 <__aeabi_dadd+0x500>
   13da6:	e603      	b.n	139b0 <__aeabi_dadd+0x108>
   13da8:	1ab8      	subs	r0, r7, r2
   13daa:	4684      	mov	ip, r0
   13dac:	4567      	cmp	r7, ip
   13dae:	41ad      	sbcs	r5, r5
   13db0:	1ae0      	subs	r0, r4, r3
   13db2:	426d      	negs	r5, r5
   13db4:	1b40      	subs	r0, r0, r5
   13db6:	0205      	lsls	r5, r0, #8
   13db8:	d400      	bmi.n	13dbc <__aeabi_dadd+0x514>
   13dba:	e62c      	b.n	13a16 <__aeabi_dadd+0x16e>
   13dbc:	1bd7      	subs	r7, r2, r7
   13dbe:	42ba      	cmp	r2, r7
   13dc0:	4192      	sbcs	r2, r2
   13dc2:	1b1c      	subs	r4, r3, r4
   13dc4:	4252      	negs	r2, r2
   13dc6:	1aa4      	subs	r4, r4, r2
   13dc8:	46d8      	mov	r8, fp
   13dca:	e5f1      	b.n	139b0 <__aeabi_dadd+0x108>
   13dcc:	0018      	movs	r0, r3
   13dce:	4310      	orrs	r0, r2
   13dd0:	d100      	bne.n	13dd4 <__aeabi_dadd+0x52c>
   13dd2:	e763      	b.n	13c9c <__aeabi_dadd+0x3f4>
   13dd4:	08f8      	lsrs	r0, r7, #3
   13dd6:	0767      	lsls	r7, r4, #29
   13dd8:	4307      	orrs	r7, r0
   13dda:	2080      	movs	r0, #128	; 0x80
   13ddc:	08e4      	lsrs	r4, r4, #3
   13dde:	0300      	lsls	r0, r0, #12
   13de0:	4204      	tst	r4, r0
   13de2:	d008      	beq.n	13df6 <__aeabi_dadd+0x54e>
   13de4:	08dd      	lsrs	r5, r3, #3
   13de6:	4205      	tst	r5, r0
   13de8:	d105      	bne.n	13df6 <__aeabi_dadd+0x54e>
   13dea:	08d2      	lsrs	r2, r2, #3
   13dec:	0759      	lsls	r1, r3, #29
   13dee:	4311      	orrs	r1, r2
   13df0:	000f      	movs	r7, r1
   13df2:	002c      	movs	r4, r5
   13df4:	46d8      	mov	r8, fp
   13df6:	0f7b      	lsrs	r3, r7, #29
   13df8:	00e4      	lsls	r4, r4, #3
   13dfa:	431c      	orrs	r4, r3
   13dfc:	00ff      	lsls	r7, r7, #3
   13dfe:	4e30      	ldr	r6, [pc, #192]	; (13ec0 <__aeabi_dadd+0x618>)
   13e00:	e5d6      	b.n	139b0 <__aeabi_dadd+0x108>
   13e02:	000c      	movs	r4, r1
   13e04:	0017      	movs	r7, r2
   13e06:	0006      	movs	r6, r0
   13e08:	e5d2      	b.n	139b0 <__aeabi_dadd+0x108>
   13e0a:	2b00      	cmp	r3, #0
   13e0c:	d038      	beq.n	13e80 <__aeabi_dadd+0x5d8>
   13e0e:	000b      	movs	r3, r1
   13e10:	4313      	orrs	r3, r2
   13e12:	d100      	bne.n	13e16 <__aeabi_dadd+0x56e>
   13e14:	e742      	b.n	13c9c <__aeabi_dadd+0x3f4>
   13e16:	08f8      	lsrs	r0, r7, #3
   13e18:	0767      	lsls	r7, r4, #29
   13e1a:	4307      	orrs	r7, r0
   13e1c:	2080      	movs	r0, #128	; 0x80
   13e1e:	08e4      	lsrs	r4, r4, #3
   13e20:	0300      	lsls	r0, r0, #12
   13e22:	4204      	tst	r4, r0
   13e24:	d0e7      	beq.n	13df6 <__aeabi_dadd+0x54e>
   13e26:	08cb      	lsrs	r3, r1, #3
   13e28:	4203      	tst	r3, r0
   13e2a:	d1e4      	bne.n	13df6 <__aeabi_dadd+0x54e>
   13e2c:	08d2      	lsrs	r2, r2, #3
   13e2e:	0749      	lsls	r1, r1, #29
   13e30:	4311      	orrs	r1, r2
   13e32:	000f      	movs	r7, r1
   13e34:	001c      	movs	r4, r3
   13e36:	e7de      	b.n	13df6 <__aeabi_dadd+0x54e>
   13e38:	2700      	movs	r7, #0
   13e3a:	2400      	movs	r4, #0
   13e3c:	e5d5      	b.n	139ea <__aeabi_dadd+0x142>
   13e3e:	2100      	movs	r1, #0
   13e40:	e76b      	b.n	13d1a <__aeabi_dadd+0x472>
   13e42:	2500      	movs	r5, #0
   13e44:	2700      	movs	r7, #0
   13e46:	e5f3      	b.n	13a30 <__aeabi_dadd+0x188>
   13e48:	464e      	mov	r6, r9
   13e4a:	0025      	movs	r5, r4
   13e4c:	3e20      	subs	r6, #32
   13e4e:	40f5      	lsrs	r5, r6
   13e50:	464b      	mov	r3, r9
   13e52:	002e      	movs	r6, r5
   13e54:	2b20      	cmp	r3, #32
   13e56:	d02d      	beq.n	13eb4 <__aeabi_dadd+0x60c>
   13e58:	2540      	movs	r5, #64	; 0x40
   13e5a:	1aed      	subs	r5, r5, r3
   13e5c:	40ac      	lsls	r4, r5
   13e5e:	4327      	orrs	r7, r4
   13e60:	1e7c      	subs	r4, r7, #1
   13e62:	41a7      	sbcs	r7, r4
   13e64:	2400      	movs	r4, #0
   13e66:	4337      	orrs	r7, r6
   13e68:	e6c9      	b.n	13bfe <__aeabi_dadd+0x356>
   13e6a:	2480      	movs	r4, #128	; 0x80
   13e6c:	2500      	movs	r5, #0
   13e6e:	0324      	lsls	r4, r4, #12
   13e70:	4e13      	ldr	r6, [pc, #76]	; (13ec0 <__aeabi_dadd+0x618>)
   13e72:	2700      	movs	r7, #0
   13e74:	e5dc      	b.n	13a30 <__aeabi_dadd+0x188>
   13e76:	4327      	orrs	r7, r4
   13e78:	1e7c      	subs	r4, r7, #1
   13e7a:	41a7      	sbcs	r7, r4
   13e7c:	2400      	movs	r4, #0
   13e7e:	e779      	b.n	13d74 <__aeabi_dadd+0x4cc>
   13e80:	000c      	movs	r4, r1
   13e82:	0017      	movs	r7, r2
   13e84:	4e0e      	ldr	r6, [pc, #56]	; (13ec0 <__aeabi_dadd+0x618>)
   13e86:	e593      	b.n	139b0 <__aeabi_dadd+0x108>
   13e88:	000c      	movs	r4, r1
   13e8a:	0017      	movs	r7, r2
   13e8c:	e590      	b.n	139b0 <__aeabi_dadd+0x108>
   13e8e:	4656      	mov	r6, sl
   13e90:	0023      	movs	r3, r4
   13e92:	3e20      	subs	r6, #32
   13e94:	40f3      	lsrs	r3, r6
   13e96:	4699      	mov	r9, r3
   13e98:	4653      	mov	r3, sl
   13e9a:	2b20      	cmp	r3, #32
   13e9c:	d00e      	beq.n	13ebc <__aeabi_dadd+0x614>
   13e9e:	2340      	movs	r3, #64	; 0x40
   13ea0:	4656      	mov	r6, sl
   13ea2:	1b9b      	subs	r3, r3, r6
   13ea4:	409c      	lsls	r4, r3
   13ea6:	4327      	orrs	r7, r4
   13ea8:	1e7c      	subs	r4, r7, #1
   13eaa:	41a7      	sbcs	r7, r4
   13eac:	464b      	mov	r3, r9
   13eae:	2400      	movs	r4, #0
   13eb0:	431f      	orrs	r7, r3
   13eb2:	e75f      	b.n	13d74 <__aeabi_dadd+0x4cc>
   13eb4:	2400      	movs	r4, #0
   13eb6:	e7d2      	b.n	13e5e <__aeabi_dadd+0x5b6>
   13eb8:	0017      	movs	r7, r2
   13eba:	e5b2      	b.n	13a22 <__aeabi_dadd+0x17a>
   13ebc:	2400      	movs	r4, #0
   13ebe:	e7f2      	b.n	13ea6 <__aeabi_dadd+0x5fe>
   13ec0:	000007ff 	.word	0x000007ff
   13ec4:	ff7fffff 	.word	0xff7fffff

00013ec8 <__aeabi_ddiv>:
   13ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   13eca:	4657      	mov	r7, sl
   13ecc:	4645      	mov	r5, r8
   13ece:	46de      	mov	lr, fp
   13ed0:	464e      	mov	r6, r9
   13ed2:	b5e0      	push	{r5, r6, r7, lr}
   13ed4:	004c      	lsls	r4, r1, #1
   13ed6:	030e      	lsls	r6, r1, #12
   13ed8:	b087      	sub	sp, #28
   13eda:	4683      	mov	fp, r0
   13edc:	4692      	mov	sl, r2
   13ede:	001d      	movs	r5, r3
   13ee0:	4680      	mov	r8, r0
   13ee2:	0b36      	lsrs	r6, r6, #12
   13ee4:	0d64      	lsrs	r4, r4, #21
   13ee6:	0fcf      	lsrs	r7, r1, #31
   13ee8:	2c00      	cmp	r4, #0
   13eea:	d04f      	beq.n	13f8c <__aeabi_ddiv+0xc4>
   13eec:	4b6f      	ldr	r3, [pc, #444]	; (140ac <__aeabi_ddiv+0x1e4>)
   13eee:	429c      	cmp	r4, r3
   13ef0:	d035      	beq.n	13f5e <__aeabi_ddiv+0x96>
   13ef2:	2380      	movs	r3, #128	; 0x80
   13ef4:	0f42      	lsrs	r2, r0, #29
   13ef6:	041b      	lsls	r3, r3, #16
   13ef8:	00f6      	lsls	r6, r6, #3
   13efa:	4313      	orrs	r3, r2
   13efc:	4333      	orrs	r3, r6
   13efe:	4699      	mov	r9, r3
   13f00:	00c3      	lsls	r3, r0, #3
   13f02:	4698      	mov	r8, r3
   13f04:	4b6a      	ldr	r3, [pc, #424]	; (140b0 <__aeabi_ddiv+0x1e8>)
   13f06:	2600      	movs	r6, #0
   13f08:	469c      	mov	ip, r3
   13f0a:	2300      	movs	r3, #0
   13f0c:	4464      	add	r4, ip
   13f0e:	9303      	str	r3, [sp, #12]
   13f10:	032b      	lsls	r3, r5, #12
   13f12:	0b1b      	lsrs	r3, r3, #12
   13f14:	469b      	mov	fp, r3
   13f16:	006b      	lsls	r3, r5, #1
   13f18:	0fed      	lsrs	r5, r5, #31
   13f1a:	4650      	mov	r0, sl
   13f1c:	0d5b      	lsrs	r3, r3, #21
   13f1e:	9501      	str	r5, [sp, #4]
   13f20:	d05e      	beq.n	13fe0 <__aeabi_ddiv+0x118>
   13f22:	4a62      	ldr	r2, [pc, #392]	; (140ac <__aeabi_ddiv+0x1e4>)
   13f24:	4293      	cmp	r3, r2
   13f26:	d053      	beq.n	13fd0 <__aeabi_ddiv+0x108>
   13f28:	465a      	mov	r2, fp
   13f2a:	00d1      	lsls	r1, r2, #3
   13f2c:	2280      	movs	r2, #128	; 0x80
   13f2e:	0f40      	lsrs	r0, r0, #29
   13f30:	0412      	lsls	r2, r2, #16
   13f32:	4302      	orrs	r2, r0
   13f34:	430a      	orrs	r2, r1
   13f36:	4693      	mov	fp, r2
   13f38:	4652      	mov	r2, sl
   13f3a:	00d1      	lsls	r1, r2, #3
   13f3c:	4a5c      	ldr	r2, [pc, #368]	; (140b0 <__aeabi_ddiv+0x1e8>)
   13f3e:	4694      	mov	ip, r2
   13f40:	2200      	movs	r2, #0
   13f42:	4463      	add	r3, ip
   13f44:	0038      	movs	r0, r7
   13f46:	4068      	eors	r0, r5
   13f48:	4684      	mov	ip, r0
   13f4a:	9002      	str	r0, [sp, #8]
   13f4c:	1ae4      	subs	r4, r4, r3
   13f4e:	4316      	orrs	r6, r2
   13f50:	2e0f      	cmp	r6, #15
   13f52:	d900      	bls.n	13f56 <__aeabi_ddiv+0x8e>
   13f54:	e0b4      	b.n	140c0 <__aeabi_ddiv+0x1f8>
   13f56:	4b57      	ldr	r3, [pc, #348]	; (140b4 <__aeabi_ddiv+0x1ec>)
   13f58:	00b6      	lsls	r6, r6, #2
   13f5a:	599b      	ldr	r3, [r3, r6]
   13f5c:	469f      	mov	pc, r3
   13f5e:	0003      	movs	r3, r0
   13f60:	4333      	orrs	r3, r6
   13f62:	4699      	mov	r9, r3
   13f64:	d16c      	bne.n	14040 <__aeabi_ddiv+0x178>
   13f66:	2300      	movs	r3, #0
   13f68:	4698      	mov	r8, r3
   13f6a:	3302      	adds	r3, #2
   13f6c:	2608      	movs	r6, #8
   13f6e:	9303      	str	r3, [sp, #12]
   13f70:	e7ce      	b.n	13f10 <__aeabi_ddiv+0x48>
   13f72:	46cb      	mov	fp, r9
   13f74:	4641      	mov	r1, r8
   13f76:	9a03      	ldr	r2, [sp, #12]
   13f78:	9701      	str	r7, [sp, #4]
   13f7a:	2a02      	cmp	r2, #2
   13f7c:	d165      	bne.n	1404a <__aeabi_ddiv+0x182>
   13f7e:	9b01      	ldr	r3, [sp, #4]
   13f80:	4c4a      	ldr	r4, [pc, #296]	; (140ac <__aeabi_ddiv+0x1e4>)
   13f82:	469c      	mov	ip, r3
   13f84:	2300      	movs	r3, #0
   13f86:	2200      	movs	r2, #0
   13f88:	4698      	mov	r8, r3
   13f8a:	e06b      	b.n	14064 <__aeabi_ddiv+0x19c>
   13f8c:	0003      	movs	r3, r0
   13f8e:	4333      	orrs	r3, r6
   13f90:	4699      	mov	r9, r3
   13f92:	d04e      	beq.n	14032 <__aeabi_ddiv+0x16a>
   13f94:	2e00      	cmp	r6, #0
   13f96:	d100      	bne.n	13f9a <__aeabi_ddiv+0xd2>
   13f98:	e1bc      	b.n	14314 <__aeabi_ddiv+0x44c>
   13f9a:	0030      	movs	r0, r6
   13f9c:	f001 fae8 	bl	15570 <__clzsi2>
   13fa0:	0003      	movs	r3, r0
   13fa2:	3b0b      	subs	r3, #11
   13fa4:	2b1c      	cmp	r3, #28
   13fa6:	dd00      	ble.n	13faa <__aeabi_ddiv+0xe2>
   13fa8:	e1ac      	b.n	14304 <__aeabi_ddiv+0x43c>
   13faa:	221d      	movs	r2, #29
   13fac:	1ad3      	subs	r3, r2, r3
   13fae:	465a      	mov	r2, fp
   13fb0:	0001      	movs	r1, r0
   13fb2:	40da      	lsrs	r2, r3
   13fb4:	3908      	subs	r1, #8
   13fb6:	408e      	lsls	r6, r1
   13fb8:	0013      	movs	r3, r2
   13fba:	4333      	orrs	r3, r6
   13fbc:	4699      	mov	r9, r3
   13fbe:	465b      	mov	r3, fp
   13fc0:	408b      	lsls	r3, r1
   13fc2:	4698      	mov	r8, r3
   13fc4:	2300      	movs	r3, #0
   13fc6:	4c3c      	ldr	r4, [pc, #240]	; (140b8 <__aeabi_ddiv+0x1f0>)
   13fc8:	2600      	movs	r6, #0
   13fca:	1a24      	subs	r4, r4, r0
   13fcc:	9303      	str	r3, [sp, #12]
   13fce:	e79f      	b.n	13f10 <__aeabi_ddiv+0x48>
   13fd0:	4651      	mov	r1, sl
   13fd2:	465a      	mov	r2, fp
   13fd4:	4311      	orrs	r1, r2
   13fd6:	d129      	bne.n	1402c <__aeabi_ddiv+0x164>
   13fd8:	2200      	movs	r2, #0
   13fda:	4693      	mov	fp, r2
   13fdc:	3202      	adds	r2, #2
   13fde:	e7b1      	b.n	13f44 <__aeabi_ddiv+0x7c>
   13fe0:	4659      	mov	r1, fp
   13fe2:	4301      	orrs	r1, r0
   13fe4:	d01e      	beq.n	14024 <__aeabi_ddiv+0x15c>
   13fe6:	465b      	mov	r3, fp
   13fe8:	2b00      	cmp	r3, #0
   13fea:	d100      	bne.n	13fee <__aeabi_ddiv+0x126>
   13fec:	e19e      	b.n	1432c <__aeabi_ddiv+0x464>
   13fee:	4658      	mov	r0, fp
   13ff0:	f001 fabe 	bl	15570 <__clzsi2>
   13ff4:	0003      	movs	r3, r0
   13ff6:	3b0b      	subs	r3, #11
   13ff8:	2b1c      	cmp	r3, #28
   13ffa:	dd00      	ble.n	13ffe <__aeabi_ddiv+0x136>
   13ffc:	e18f      	b.n	1431e <__aeabi_ddiv+0x456>
   13ffe:	0002      	movs	r2, r0
   14000:	4659      	mov	r1, fp
   14002:	3a08      	subs	r2, #8
   14004:	4091      	lsls	r1, r2
   14006:	468b      	mov	fp, r1
   14008:	211d      	movs	r1, #29
   1400a:	1acb      	subs	r3, r1, r3
   1400c:	4651      	mov	r1, sl
   1400e:	40d9      	lsrs	r1, r3
   14010:	000b      	movs	r3, r1
   14012:	4659      	mov	r1, fp
   14014:	430b      	orrs	r3, r1
   14016:	4651      	mov	r1, sl
   14018:	469b      	mov	fp, r3
   1401a:	4091      	lsls	r1, r2
   1401c:	4b26      	ldr	r3, [pc, #152]	; (140b8 <__aeabi_ddiv+0x1f0>)
   1401e:	2200      	movs	r2, #0
   14020:	1a1b      	subs	r3, r3, r0
   14022:	e78f      	b.n	13f44 <__aeabi_ddiv+0x7c>
   14024:	2300      	movs	r3, #0
   14026:	2201      	movs	r2, #1
   14028:	469b      	mov	fp, r3
   1402a:	e78b      	b.n	13f44 <__aeabi_ddiv+0x7c>
   1402c:	4651      	mov	r1, sl
   1402e:	2203      	movs	r2, #3
   14030:	e788      	b.n	13f44 <__aeabi_ddiv+0x7c>
   14032:	2300      	movs	r3, #0
   14034:	4698      	mov	r8, r3
   14036:	3301      	adds	r3, #1
   14038:	2604      	movs	r6, #4
   1403a:	2400      	movs	r4, #0
   1403c:	9303      	str	r3, [sp, #12]
   1403e:	e767      	b.n	13f10 <__aeabi_ddiv+0x48>
   14040:	2303      	movs	r3, #3
   14042:	46b1      	mov	r9, r6
   14044:	9303      	str	r3, [sp, #12]
   14046:	260c      	movs	r6, #12
   14048:	e762      	b.n	13f10 <__aeabi_ddiv+0x48>
   1404a:	2a03      	cmp	r2, #3
   1404c:	d100      	bne.n	14050 <__aeabi_ddiv+0x188>
   1404e:	e25c      	b.n	1450a <__aeabi_ddiv+0x642>
   14050:	9b01      	ldr	r3, [sp, #4]
   14052:	2a01      	cmp	r2, #1
   14054:	d000      	beq.n	14058 <__aeabi_ddiv+0x190>
   14056:	e1e4      	b.n	14422 <__aeabi_ddiv+0x55a>
   14058:	4013      	ands	r3, r2
   1405a:	469c      	mov	ip, r3
   1405c:	2300      	movs	r3, #0
   1405e:	2400      	movs	r4, #0
   14060:	2200      	movs	r2, #0
   14062:	4698      	mov	r8, r3
   14064:	2100      	movs	r1, #0
   14066:	0312      	lsls	r2, r2, #12
   14068:	0b13      	lsrs	r3, r2, #12
   1406a:	0d0a      	lsrs	r2, r1, #20
   1406c:	0512      	lsls	r2, r2, #20
   1406e:	431a      	orrs	r2, r3
   14070:	0523      	lsls	r3, r4, #20
   14072:	4c12      	ldr	r4, [pc, #72]	; (140bc <__aeabi_ddiv+0x1f4>)
   14074:	4640      	mov	r0, r8
   14076:	4022      	ands	r2, r4
   14078:	4313      	orrs	r3, r2
   1407a:	4662      	mov	r2, ip
   1407c:	005b      	lsls	r3, r3, #1
   1407e:	07d2      	lsls	r2, r2, #31
   14080:	085b      	lsrs	r3, r3, #1
   14082:	4313      	orrs	r3, r2
   14084:	0019      	movs	r1, r3
   14086:	b007      	add	sp, #28
   14088:	bc3c      	pop	{r2, r3, r4, r5}
   1408a:	4690      	mov	r8, r2
   1408c:	4699      	mov	r9, r3
   1408e:	46a2      	mov	sl, r4
   14090:	46ab      	mov	fp, r5
   14092:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14094:	2300      	movs	r3, #0
   14096:	2280      	movs	r2, #128	; 0x80
   14098:	469c      	mov	ip, r3
   1409a:	0312      	lsls	r2, r2, #12
   1409c:	4698      	mov	r8, r3
   1409e:	4c03      	ldr	r4, [pc, #12]	; (140ac <__aeabi_ddiv+0x1e4>)
   140a0:	e7e0      	b.n	14064 <__aeabi_ddiv+0x19c>
   140a2:	2300      	movs	r3, #0
   140a4:	4c01      	ldr	r4, [pc, #4]	; (140ac <__aeabi_ddiv+0x1e4>)
   140a6:	2200      	movs	r2, #0
   140a8:	4698      	mov	r8, r3
   140aa:	e7db      	b.n	14064 <__aeabi_ddiv+0x19c>
   140ac:	000007ff 	.word	0x000007ff
   140b0:	fffffc01 	.word	0xfffffc01
   140b4:	0001ce64 	.word	0x0001ce64
   140b8:	fffffc0d 	.word	0xfffffc0d
   140bc:	800fffff 	.word	0x800fffff
   140c0:	45d9      	cmp	r9, fp
   140c2:	d900      	bls.n	140c6 <__aeabi_ddiv+0x1fe>
   140c4:	e139      	b.n	1433a <__aeabi_ddiv+0x472>
   140c6:	d100      	bne.n	140ca <__aeabi_ddiv+0x202>
   140c8:	e134      	b.n	14334 <__aeabi_ddiv+0x46c>
   140ca:	2300      	movs	r3, #0
   140cc:	4646      	mov	r6, r8
   140ce:	464d      	mov	r5, r9
   140d0:	469a      	mov	sl, r3
   140d2:	3c01      	subs	r4, #1
   140d4:	465b      	mov	r3, fp
   140d6:	0e0a      	lsrs	r2, r1, #24
   140d8:	021b      	lsls	r3, r3, #8
   140da:	431a      	orrs	r2, r3
   140dc:	020b      	lsls	r3, r1, #8
   140de:	0c17      	lsrs	r7, r2, #16
   140e0:	9303      	str	r3, [sp, #12]
   140e2:	0413      	lsls	r3, r2, #16
   140e4:	0c1b      	lsrs	r3, r3, #16
   140e6:	0039      	movs	r1, r7
   140e8:	0028      	movs	r0, r5
   140ea:	4690      	mov	r8, r2
   140ec:	9301      	str	r3, [sp, #4]
   140ee:	f7fe f999 	bl	12424 <__udivsi3>
   140f2:	0002      	movs	r2, r0
   140f4:	9b01      	ldr	r3, [sp, #4]
   140f6:	4683      	mov	fp, r0
   140f8:	435a      	muls	r2, r3
   140fa:	0028      	movs	r0, r5
   140fc:	0039      	movs	r1, r7
   140fe:	4691      	mov	r9, r2
   14100:	f7fe fa16 	bl	12530 <__aeabi_uidivmod>
   14104:	0c35      	lsrs	r5, r6, #16
   14106:	0409      	lsls	r1, r1, #16
   14108:	430d      	orrs	r5, r1
   1410a:	45a9      	cmp	r9, r5
   1410c:	d90d      	bls.n	1412a <__aeabi_ddiv+0x262>
   1410e:	465b      	mov	r3, fp
   14110:	4445      	add	r5, r8
   14112:	3b01      	subs	r3, #1
   14114:	45a8      	cmp	r8, r5
   14116:	d900      	bls.n	1411a <__aeabi_ddiv+0x252>
   14118:	e13a      	b.n	14390 <__aeabi_ddiv+0x4c8>
   1411a:	45a9      	cmp	r9, r5
   1411c:	d800      	bhi.n	14120 <__aeabi_ddiv+0x258>
   1411e:	e137      	b.n	14390 <__aeabi_ddiv+0x4c8>
   14120:	2302      	movs	r3, #2
   14122:	425b      	negs	r3, r3
   14124:	469c      	mov	ip, r3
   14126:	4445      	add	r5, r8
   14128:	44e3      	add	fp, ip
   1412a:	464b      	mov	r3, r9
   1412c:	1aeb      	subs	r3, r5, r3
   1412e:	0039      	movs	r1, r7
   14130:	0018      	movs	r0, r3
   14132:	9304      	str	r3, [sp, #16]
   14134:	f7fe f976 	bl	12424 <__udivsi3>
   14138:	9b01      	ldr	r3, [sp, #4]
   1413a:	0005      	movs	r5, r0
   1413c:	4343      	muls	r3, r0
   1413e:	0039      	movs	r1, r7
   14140:	9804      	ldr	r0, [sp, #16]
   14142:	4699      	mov	r9, r3
   14144:	f7fe f9f4 	bl	12530 <__aeabi_uidivmod>
   14148:	0433      	lsls	r3, r6, #16
   1414a:	0409      	lsls	r1, r1, #16
   1414c:	0c1b      	lsrs	r3, r3, #16
   1414e:	430b      	orrs	r3, r1
   14150:	4599      	cmp	r9, r3
   14152:	d909      	bls.n	14168 <__aeabi_ddiv+0x2a0>
   14154:	4443      	add	r3, r8
   14156:	1e6a      	subs	r2, r5, #1
   14158:	4598      	cmp	r8, r3
   1415a:	d900      	bls.n	1415e <__aeabi_ddiv+0x296>
   1415c:	e11a      	b.n	14394 <__aeabi_ddiv+0x4cc>
   1415e:	4599      	cmp	r9, r3
   14160:	d800      	bhi.n	14164 <__aeabi_ddiv+0x29c>
   14162:	e117      	b.n	14394 <__aeabi_ddiv+0x4cc>
   14164:	3d02      	subs	r5, #2
   14166:	4443      	add	r3, r8
   14168:	464a      	mov	r2, r9
   1416a:	1a9b      	subs	r3, r3, r2
   1416c:	465a      	mov	r2, fp
   1416e:	0412      	lsls	r2, r2, #16
   14170:	432a      	orrs	r2, r5
   14172:	9903      	ldr	r1, [sp, #12]
   14174:	4693      	mov	fp, r2
   14176:	0c10      	lsrs	r0, r2, #16
   14178:	0c0a      	lsrs	r2, r1, #16
   1417a:	4691      	mov	r9, r2
   1417c:	0409      	lsls	r1, r1, #16
   1417e:	465a      	mov	r2, fp
   14180:	0c09      	lsrs	r1, r1, #16
   14182:	464e      	mov	r6, r9
   14184:	000d      	movs	r5, r1
   14186:	0412      	lsls	r2, r2, #16
   14188:	0c12      	lsrs	r2, r2, #16
   1418a:	4345      	muls	r5, r0
   1418c:	9105      	str	r1, [sp, #20]
   1418e:	4351      	muls	r1, r2
   14190:	4372      	muls	r2, r6
   14192:	4370      	muls	r0, r6
   14194:	1952      	adds	r2, r2, r5
   14196:	0c0e      	lsrs	r6, r1, #16
   14198:	18b2      	adds	r2, r6, r2
   1419a:	4295      	cmp	r5, r2
   1419c:	d903      	bls.n	141a6 <__aeabi_ddiv+0x2de>
   1419e:	2580      	movs	r5, #128	; 0x80
   141a0:	026d      	lsls	r5, r5, #9
   141a2:	46ac      	mov	ip, r5
   141a4:	4460      	add	r0, ip
   141a6:	0c15      	lsrs	r5, r2, #16
   141a8:	0409      	lsls	r1, r1, #16
   141aa:	0412      	lsls	r2, r2, #16
   141ac:	0c09      	lsrs	r1, r1, #16
   141ae:	1828      	adds	r0, r5, r0
   141b0:	1852      	adds	r2, r2, r1
   141b2:	4283      	cmp	r3, r0
   141b4:	d200      	bcs.n	141b8 <__aeabi_ddiv+0x2f0>
   141b6:	e0ce      	b.n	14356 <__aeabi_ddiv+0x48e>
   141b8:	d100      	bne.n	141bc <__aeabi_ddiv+0x2f4>
   141ba:	e0c8      	b.n	1434e <__aeabi_ddiv+0x486>
   141bc:	1a1d      	subs	r5, r3, r0
   141be:	4653      	mov	r3, sl
   141c0:	1a9e      	subs	r6, r3, r2
   141c2:	45b2      	cmp	sl, r6
   141c4:	4192      	sbcs	r2, r2
   141c6:	4252      	negs	r2, r2
   141c8:	1aab      	subs	r3, r5, r2
   141ca:	469a      	mov	sl, r3
   141cc:	4598      	cmp	r8, r3
   141ce:	d100      	bne.n	141d2 <__aeabi_ddiv+0x30a>
   141d0:	e117      	b.n	14402 <__aeabi_ddiv+0x53a>
   141d2:	0039      	movs	r1, r7
   141d4:	0018      	movs	r0, r3
   141d6:	f7fe f925 	bl	12424 <__udivsi3>
   141da:	9b01      	ldr	r3, [sp, #4]
   141dc:	0005      	movs	r5, r0
   141de:	4343      	muls	r3, r0
   141e0:	0039      	movs	r1, r7
   141e2:	4650      	mov	r0, sl
   141e4:	9304      	str	r3, [sp, #16]
   141e6:	f7fe f9a3 	bl	12530 <__aeabi_uidivmod>
   141ea:	9804      	ldr	r0, [sp, #16]
   141ec:	040b      	lsls	r3, r1, #16
   141ee:	0c31      	lsrs	r1, r6, #16
   141f0:	4319      	orrs	r1, r3
   141f2:	4288      	cmp	r0, r1
   141f4:	d909      	bls.n	1420a <__aeabi_ddiv+0x342>
   141f6:	4441      	add	r1, r8
   141f8:	1e6b      	subs	r3, r5, #1
   141fa:	4588      	cmp	r8, r1
   141fc:	d900      	bls.n	14200 <__aeabi_ddiv+0x338>
   141fe:	e107      	b.n	14410 <__aeabi_ddiv+0x548>
   14200:	4288      	cmp	r0, r1
   14202:	d800      	bhi.n	14206 <__aeabi_ddiv+0x33e>
   14204:	e104      	b.n	14410 <__aeabi_ddiv+0x548>
   14206:	3d02      	subs	r5, #2
   14208:	4441      	add	r1, r8
   1420a:	9b04      	ldr	r3, [sp, #16]
   1420c:	1acb      	subs	r3, r1, r3
   1420e:	0018      	movs	r0, r3
   14210:	0039      	movs	r1, r7
   14212:	9304      	str	r3, [sp, #16]
   14214:	f7fe f906 	bl	12424 <__udivsi3>
   14218:	9b01      	ldr	r3, [sp, #4]
   1421a:	4682      	mov	sl, r0
   1421c:	4343      	muls	r3, r0
   1421e:	0039      	movs	r1, r7
   14220:	9804      	ldr	r0, [sp, #16]
   14222:	9301      	str	r3, [sp, #4]
   14224:	f7fe f984 	bl	12530 <__aeabi_uidivmod>
   14228:	9801      	ldr	r0, [sp, #4]
   1422a:	040b      	lsls	r3, r1, #16
   1422c:	0431      	lsls	r1, r6, #16
   1422e:	0c09      	lsrs	r1, r1, #16
   14230:	4319      	orrs	r1, r3
   14232:	4288      	cmp	r0, r1
   14234:	d90d      	bls.n	14252 <__aeabi_ddiv+0x38a>
   14236:	4653      	mov	r3, sl
   14238:	4441      	add	r1, r8
   1423a:	3b01      	subs	r3, #1
   1423c:	4588      	cmp	r8, r1
   1423e:	d900      	bls.n	14242 <__aeabi_ddiv+0x37a>
   14240:	e0e8      	b.n	14414 <__aeabi_ddiv+0x54c>
   14242:	4288      	cmp	r0, r1
   14244:	d800      	bhi.n	14248 <__aeabi_ddiv+0x380>
   14246:	e0e5      	b.n	14414 <__aeabi_ddiv+0x54c>
   14248:	2302      	movs	r3, #2
   1424a:	425b      	negs	r3, r3
   1424c:	469c      	mov	ip, r3
   1424e:	4441      	add	r1, r8
   14250:	44e2      	add	sl, ip
   14252:	9b01      	ldr	r3, [sp, #4]
   14254:	042d      	lsls	r5, r5, #16
   14256:	1ace      	subs	r6, r1, r3
   14258:	4651      	mov	r1, sl
   1425a:	4329      	orrs	r1, r5
   1425c:	9d05      	ldr	r5, [sp, #20]
   1425e:	464f      	mov	r7, r9
   14260:	002a      	movs	r2, r5
   14262:	040b      	lsls	r3, r1, #16
   14264:	0c08      	lsrs	r0, r1, #16
   14266:	0c1b      	lsrs	r3, r3, #16
   14268:	435a      	muls	r2, r3
   1426a:	4345      	muls	r5, r0
   1426c:	437b      	muls	r3, r7
   1426e:	4378      	muls	r0, r7
   14270:	195b      	adds	r3, r3, r5
   14272:	0c17      	lsrs	r7, r2, #16
   14274:	18fb      	adds	r3, r7, r3
   14276:	429d      	cmp	r5, r3
   14278:	d903      	bls.n	14282 <__aeabi_ddiv+0x3ba>
   1427a:	2580      	movs	r5, #128	; 0x80
   1427c:	026d      	lsls	r5, r5, #9
   1427e:	46ac      	mov	ip, r5
   14280:	4460      	add	r0, ip
   14282:	0c1d      	lsrs	r5, r3, #16
   14284:	0412      	lsls	r2, r2, #16
   14286:	041b      	lsls	r3, r3, #16
   14288:	0c12      	lsrs	r2, r2, #16
   1428a:	1828      	adds	r0, r5, r0
   1428c:	189b      	adds	r3, r3, r2
   1428e:	4286      	cmp	r6, r0
   14290:	d200      	bcs.n	14294 <__aeabi_ddiv+0x3cc>
   14292:	e093      	b.n	143bc <__aeabi_ddiv+0x4f4>
   14294:	d100      	bne.n	14298 <__aeabi_ddiv+0x3d0>
   14296:	e08e      	b.n	143b6 <__aeabi_ddiv+0x4ee>
   14298:	2301      	movs	r3, #1
   1429a:	4319      	orrs	r1, r3
   1429c:	4ba0      	ldr	r3, [pc, #640]	; (14520 <__aeabi_ddiv+0x658>)
   1429e:	18e3      	adds	r3, r4, r3
   142a0:	2b00      	cmp	r3, #0
   142a2:	dc00      	bgt.n	142a6 <__aeabi_ddiv+0x3de>
   142a4:	e099      	b.n	143da <__aeabi_ddiv+0x512>
   142a6:	074a      	lsls	r2, r1, #29
   142a8:	d000      	beq.n	142ac <__aeabi_ddiv+0x3e4>
   142aa:	e09e      	b.n	143ea <__aeabi_ddiv+0x522>
   142ac:	465a      	mov	r2, fp
   142ae:	01d2      	lsls	r2, r2, #7
   142b0:	d506      	bpl.n	142c0 <__aeabi_ddiv+0x3f8>
   142b2:	465a      	mov	r2, fp
   142b4:	4b9b      	ldr	r3, [pc, #620]	; (14524 <__aeabi_ddiv+0x65c>)
   142b6:	401a      	ands	r2, r3
   142b8:	2380      	movs	r3, #128	; 0x80
   142ba:	4693      	mov	fp, r2
   142bc:	00db      	lsls	r3, r3, #3
   142be:	18e3      	adds	r3, r4, r3
   142c0:	4a99      	ldr	r2, [pc, #612]	; (14528 <__aeabi_ddiv+0x660>)
   142c2:	4293      	cmp	r3, r2
   142c4:	dd68      	ble.n	14398 <__aeabi_ddiv+0x4d0>
   142c6:	2301      	movs	r3, #1
   142c8:	9a02      	ldr	r2, [sp, #8]
   142ca:	4c98      	ldr	r4, [pc, #608]	; (1452c <__aeabi_ddiv+0x664>)
   142cc:	401a      	ands	r2, r3
   142ce:	2300      	movs	r3, #0
   142d0:	4694      	mov	ip, r2
   142d2:	4698      	mov	r8, r3
   142d4:	2200      	movs	r2, #0
   142d6:	e6c5      	b.n	14064 <__aeabi_ddiv+0x19c>
   142d8:	2280      	movs	r2, #128	; 0x80
   142da:	464b      	mov	r3, r9
   142dc:	0312      	lsls	r2, r2, #12
   142de:	4213      	tst	r3, r2
   142e0:	d00a      	beq.n	142f8 <__aeabi_ddiv+0x430>
   142e2:	465b      	mov	r3, fp
   142e4:	4213      	tst	r3, r2
   142e6:	d106      	bne.n	142f6 <__aeabi_ddiv+0x42e>
   142e8:	431a      	orrs	r2, r3
   142ea:	0312      	lsls	r2, r2, #12
   142ec:	0b12      	lsrs	r2, r2, #12
   142ee:	46ac      	mov	ip, r5
   142f0:	4688      	mov	r8, r1
   142f2:	4c8e      	ldr	r4, [pc, #568]	; (1452c <__aeabi_ddiv+0x664>)
   142f4:	e6b6      	b.n	14064 <__aeabi_ddiv+0x19c>
   142f6:	464b      	mov	r3, r9
   142f8:	431a      	orrs	r2, r3
   142fa:	0312      	lsls	r2, r2, #12
   142fc:	0b12      	lsrs	r2, r2, #12
   142fe:	46bc      	mov	ip, r7
   14300:	4c8a      	ldr	r4, [pc, #552]	; (1452c <__aeabi_ddiv+0x664>)
   14302:	e6af      	b.n	14064 <__aeabi_ddiv+0x19c>
   14304:	0003      	movs	r3, r0
   14306:	465a      	mov	r2, fp
   14308:	3b28      	subs	r3, #40	; 0x28
   1430a:	409a      	lsls	r2, r3
   1430c:	2300      	movs	r3, #0
   1430e:	4691      	mov	r9, r2
   14310:	4698      	mov	r8, r3
   14312:	e657      	b.n	13fc4 <__aeabi_ddiv+0xfc>
   14314:	4658      	mov	r0, fp
   14316:	f001 f92b 	bl	15570 <__clzsi2>
   1431a:	3020      	adds	r0, #32
   1431c:	e640      	b.n	13fa0 <__aeabi_ddiv+0xd8>
   1431e:	0003      	movs	r3, r0
   14320:	4652      	mov	r2, sl
   14322:	3b28      	subs	r3, #40	; 0x28
   14324:	409a      	lsls	r2, r3
   14326:	2100      	movs	r1, #0
   14328:	4693      	mov	fp, r2
   1432a:	e677      	b.n	1401c <__aeabi_ddiv+0x154>
   1432c:	f001 f920 	bl	15570 <__clzsi2>
   14330:	3020      	adds	r0, #32
   14332:	e65f      	b.n	13ff4 <__aeabi_ddiv+0x12c>
   14334:	4588      	cmp	r8, r1
   14336:	d200      	bcs.n	1433a <__aeabi_ddiv+0x472>
   14338:	e6c7      	b.n	140ca <__aeabi_ddiv+0x202>
   1433a:	464b      	mov	r3, r9
   1433c:	07de      	lsls	r6, r3, #31
   1433e:	085d      	lsrs	r5, r3, #1
   14340:	4643      	mov	r3, r8
   14342:	085b      	lsrs	r3, r3, #1
   14344:	431e      	orrs	r6, r3
   14346:	4643      	mov	r3, r8
   14348:	07db      	lsls	r3, r3, #31
   1434a:	469a      	mov	sl, r3
   1434c:	e6c2      	b.n	140d4 <__aeabi_ddiv+0x20c>
   1434e:	2500      	movs	r5, #0
   14350:	4592      	cmp	sl, r2
   14352:	d300      	bcc.n	14356 <__aeabi_ddiv+0x48e>
   14354:	e733      	b.n	141be <__aeabi_ddiv+0x2f6>
   14356:	9e03      	ldr	r6, [sp, #12]
   14358:	4659      	mov	r1, fp
   1435a:	46b4      	mov	ip, r6
   1435c:	44e2      	add	sl, ip
   1435e:	45b2      	cmp	sl, r6
   14360:	41ad      	sbcs	r5, r5
   14362:	426d      	negs	r5, r5
   14364:	4445      	add	r5, r8
   14366:	18eb      	adds	r3, r5, r3
   14368:	3901      	subs	r1, #1
   1436a:	4598      	cmp	r8, r3
   1436c:	d207      	bcs.n	1437e <__aeabi_ddiv+0x4b6>
   1436e:	4298      	cmp	r0, r3
   14370:	d900      	bls.n	14374 <__aeabi_ddiv+0x4ac>
   14372:	e07f      	b.n	14474 <__aeabi_ddiv+0x5ac>
   14374:	d100      	bne.n	14378 <__aeabi_ddiv+0x4b0>
   14376:	e0bc      	b.n	144f2 <__aeabi_ddiv+0x62a>
   14378:	1a1d      	subs	r5, r3, r0
   1437a:	468b      	mov	fp, r1
   1437c:	e71f      	b.n	141be <__aeabi_ddiv+0x2f6>
   1437e:	4598      	cmp	r8, r3
   14380:	d1fa      	bne.n	14378 <__aeabi_ddiv+0x4b0>
   14382:	9d03      	ldr	r5, [sp, #12]
   14384:	4555      	cmp	r5, sl
   14386:	d9f2      	bls.n	1436e <__aeabi_ddiv+0x4a6>
   14388:	4643      	mov	r3, r8
   1438a:	468b      	mov	fp, r1
   1438c:	1a1d      	subs	r5, r3, r0
   1438e:	e716      	b.n	141be <__aeabi_ddiv+0x2f6>
   14390:	469b      	mov	fp, r3
   14392:	e6ca      	b.n	1412a <__aeabi_ddiv+0x262>
   14394:	0015      	movs	r5, r2
   14396:	e6e7      	b.n	14168 <__aeabi_ddiv+0x2a0>
   14398:	465a      	mov	r2, fp
   1439a:	08c9      	lsrs	r1, r1, #3
   1439c:	0752      	lsls	r2, r2, #29
   1439e:	430a      	orrs	r2, r1
   143a0:	055b      	lsls	r3, r3, #21
   143a2:	4690      	mov	r8, r2
   143a4:	0d5c      	lsrs	r4, r3, #21
   143a6:	465a      	mov	r2, fp
   143a8:	2301      	movs	r3, #1
   143aa:	9902      	ldr	r1, [sp, #8]
   143ac:	0252      	lsls	r2, r2, #9
   143ae:	4019      	ands	r1, r3
   143b0:	0b12      	lsrs	r2, r2, #12
   143b2:	468c      	mov	ip, r1
   143b4:	e656      	b.n	14064 <__aeabi_ddiv+0x19c>
   143b6:	2b00      	cmp	r3, #0
   143b8:	d100      	bne.n	143bc <__aeabi_ddiv+0x4f4>
   143ba:	e76f      	b.n	1429c <__aeabi_ddiv+0x3d4>
   143bc:	4446      	add	r6, r8
   143be:	1e4a      	subs	r2, r1, #1
   143c0:	45b0      	cmp	r8, r6
   143c2:	d929      	bls.n	14418 <__aeabi_ddiv+0x550>
   143c4:	0011      	movs	r1, r2
   143c6:	4286      	cmp	r6, r0
   143c8:	d000      	beq.n	143cc <__aeabi_ddiv+0x504>
   143ca:	e765      	b.n	14298 <__aeabi_ddiv+0x3d0>
   143cc:	9a03      	ldr	r2, [sp, #12]
   143ce:	4293      	cmp	r3, r2
   143d0:	d000      	beq.n	143d4 <__aeabi_ddiv+0x50c>
   143d2:	e761      	b.n	14298 <__aeabi_ddiv+0x3d0>
   143d4:	e762      	b.n	1429c <__aeabi_ddiv+0x3d4>
   143d6:	2101      	movs	r1, #1
   143d8:	4249      	negs	r1, r1
   143da:	2001      	movs	r0, #1
   143dc:	1ac2      	subs	r2, r0, r3
   143de:	2a38      	cmp	r2, #56	; 0x38
   143e0:	dd21      	ble.n	14426 <__aeabi_ddiv+0x55e>
   143e2:	9b02      	ldr	r3, [sp, #8]
   143e4:	4003      	ands	r3, r0
   143e6:	469c      	mov	ip, r3
   143e8:	e638      	b.n	1405c <__aeabi_ddiv+0x194>
   143ea:	220f      	movs	r2, #15
   143ec:	400a      	ands	r2, r1
   143ee:	2a04      	cmp	r2, #4
   143f0:	d100      	bne.n	143f4 <__aeabi_ddiv+0x52c>
   143f2:	e75b      	b.n	142ac <__aeabi_ddiv+0x3e4>
   143f4:	000a      	movs	r2, r1
   143f6:	1d11      	adds	r1, r2, #4
   143f8:	4291      	cmp	r1, r2
   143fa:	4192      	sbcs	r2, r2
   143fc:	4252      	negs	r2, r2
   143fe:	4493      	add	fp, r2
   14400:	e754      	b.n	142ac <__aeabi_ddiv+0x3e4>
   14402:	4b47      	ldr	r3, [pc, #284]	; (14520 <__aeabi_ddiv+0x658>)
   14404:	18e3      	adds	r3, r4, r3
   14406:	2b00      	cmp	r3, #0
   14408:	dde5      	ble.n	143d6 <__aeabi_ddiv+0x50e>
   1440a:	2201      	movs	r2, #1
   1440c:	4252      	negs	r2, r2
   1440e:	e7f2      	b.n	143f6 <__aeabi_ddiv+0x52e>
   14410:	001d      	movs	r5, r3
   14412:	e6fa      	b.n	1420a <__aeabi_ddiv+0x342>
   14414:	469a      	mov	sl, r3
   14416:	e71c      	b.n	14252 <__aeabi_ddiv+0x38a>
   14418:	42b0      	cmp	r0, r6
   1441a:	d839      	bhi.n	14490 <__aeabi_ddiv+0x5c8>
   1441c:	d06e      	beq.n	144fc <__aeabi_ddiv+0x634>
   1441e:	0011      	movs	r1, r2
   14420:	e73a      	b.n	14298 <__aeabi_ddiv+0x3d0>
   14422:	9302      	str	r3, [sp, #8]
   14424:	e73a      	b.n	1429c <__aeabi_ddiv+0x3d4>
   14426:	2a1f      	cmp	r2, #31
   14428:	dc3c      	bgt.n	144a4 <__aeabi_ddiv+0x5dc>
   1442a:	2320      	movs	r3, #32
   1442c:	1a9b      	subs	r3, r3, r2
   1442e:	000c      	movs	r4, r1
   14430:	4658      	mov	r0, fp
   14432:	4099      	lsls	r1, r3
   14434:	4098      	lsls	r0, r3
   14436:	1e4b      	subs	r3, r1, #1
   14438:	4199      	sbcs	r1, r3
   1443a:	465b      	mov	r3, fp
   1443c:	40d4      	lsrs	r4, r2
   1443e:	40d3      	lsrs	r3, r2
   14440:	4320      	orrs	r0, r4
   14442:	4308      	orrs	r0, r1
   14444:	001a      	movs	r2, r3
   14446:	0743      	lsls	r3, r0, #29
   14448:	d009      	beq.n	1445e <__aeabi_ddiv+0x596>
   1444a:	230f      	movs	r3, #15
   1444c:	4003      	ands	r3, r0
   1444e:	2b04      	cmp	r3, #4
   14450:	d005      	beq.n	1445e <__aeabi_ddiv+0x596>
   14452:	0001      	movs	r1, r0
   14454:	1d08      	adds	r0, r1, #4
   14456:	4288      	cmp	r0, r1
   14458:	419b      	sbcs	r3, r3
   1445a:	425b      	negs	r3, r3
   1445c:	18d2      	adds	r2, r2, r3
   1445e:	0213      	lsls	r3, r2, #8
   14460:	d53a      	bpl.n	144d8 <__aeabi_ddiv+0x610>
   14462:	2301      	movs	r3, #1
   14464:	9a02      	ldr	r2, [sp, #8]
   14466:	2401      	movs	r4, #1
   14468:	401a      	ands	r2, r3
   1446a:	2300      	movs	r3, #0
   1446c:	4694      	mov	ip, r2
   1446e:	4698      	mov	r8, r3
   14470:	2200      	movs	r2, #0
   14472:	e5f7      	b.n	14064 <__aeabi_ddiv+0x19c>
   14474:	2102      	movs	r1, #2
   14476:	4249      	negs	r1, r1
   14478:	468c      	mov	ip, r1
   1447a:	9d03      	ldr	r5, [sp, #12]
   1447c:	44e3      	add	fp, ip
   1447e:	46ac      	mov	ip, r5
   14480:	44e2      	add	sl, ip
   14482:	45aa      	cmp	sl, r5
   14484:	41ad      	sbcs	r5, r5
   14486:	426d      	negs	r5, r5
   14488:	4445      	add	r5, r8
   1448a:	18ed      	adds	r5, r5, r3
   1448c:	1a2d      	subs	r5, r5, r0
   1448e:	e696      	b.n	141be <__aeabi_ddiv+0x2f6>
   14490:	1e8a      	subs	r2, r1, #2
   14492:	9903      	ldr	r1, [sp, #12]
   14494:	004d      	lsls	r5, r1, #1
   14496:	428d      	cmp	r5, r1
   14498:	4189      	sbcs	r1, r1
   1449a:	4249      	negs	r1, r1
   1449c:	4441      	add	r1, r8
   1449e:	1876      	adds	r6, r6, r1
   144a0:	9503      	str	r5, [sp, #12]
   144a2:	e78f      	b.n	143c4 <__aeabi_ddiv+0x4fc>
   144a4:	201f      	movs	r0, #31
   144a6:	4240      	negs	r0, r0
   144a8:	1ac3      	subs	r3, r0, r3
   144aa:	4658      	mov	r0, fp
   144ac:	40d8      	lsrs	r0, r3
   144ae:	0003      	movs	r3, r0
   144b0:	2a20      	cmp	r2, #32
   144b2:	d028      	beq.n	14506 <__aeabi_ddiv+0x63e>
   144b4:	2040      	movs	r0, #64	; 0x40
   144b6:	465d      	mov	r5, fp
   144b8:	1a82      	subs	r2, r0, r2
   144ba:	4095      	lsls	r5, r2
   144bc:	4329      	orrs	r1, r5
   144be:	1e4a      	subs	r2, r1, #1
   144c0:	4191      	sbcs	r1, r2
   144c2:	4319      	orrs	r1, r3
   144c4:	2307      	movs	r3, #7
   144c6:	2200      	movs	r2, #0
   144c8:	400b      	ands	r3, r1
   144ca:	d009      	beq.n	144e0 <__aeabi_ddiv+0x618>
   144cc:	230f      	movs	r3, #15
   144ce:	2200      	movs	r2, #0
   144d0:	400b      	ands	r3, r1
   144d2:	0008      	movs	r0, r1
   144d4:	2b04      	cmp	r3, #4
   144d6:	d1bd      	bne.n	14454 <__aeabi_ddiv+0x58c>
   144d8:	0001      	movs	r1, r0
   144da:	0753      	lsls	r3, r2, #29
   144dc:	0252      	lsls	r2, r2, #9
   144de:	0b12      	lsrs	r2, r2, #12
   144e0:	08c9      	lsrs	r1, r1, #3
   144e2:	4319      	orrs	r1, r3
   144e4:	2301      	movs	r3, #1
   144e6:	4688      	mov	r8, r1
   144e8:	9902      	ldr	r1, [sp, #8]
   144ea:	2400      	movs	r4, #0
   144ec:	4019      	ands	r1, r3
   144ee:	468c      	mov	ip, r1
   144f0:	e5b8      	b.n	14064 <__aeabi_ddiv+0x19c>
   144f2:	4552      	cmp	r2, sl
   144f4:	d8be      	bhi.n	14474 <__aeabi_ddiv+0x5ac>
   144f6:	468b      	mov	fp, r1
   144f8:	2500      	movs	r5, #0
   144fa:	e660      	b.n	141be <__aeabi_ddiv+0x2f6>
   144fc:	9d03      	ldr	r5, [sp, #12]
   144fe:	429d      	cmp	r5, r3
   14500:	d3c6      	bcc.n	14490 <__aeabi_ddiv+0x5c8>
   14502:	0011      	movs	r1, r2
   14504:	e762      	b.n	143cc <__aeabi_ddiv+0x504>
   14506:	2500      	movs	r5, #0
   14508:	e7d8      	b.n	144bc <__aeabi_ddiv+0x5f4>
   1450a:	2280      	movs	r2, #128	; 0x80
   1450c:	465b      	mov	r3, fp
   1450e:	0312      	lsls	r2, r2, #12
   14510:	431a      	orrs	r2, r3
   14512:	9b01      	ldr	r3, [sp, #4]
   14514:	0312      	lsls	r2, r2, #12
   14516:	0b12      	lsrs	r2, r2, #12
   14518:	469c      	mov	ip, r3
   1451a:	4688      	mov	r8, r1
   1451c:	4c03      	ldr	r4, [pc, #12]	; (1452c <__aeabi_ddiv+0x664>)
   1451e:	e5a1      	b.n	14064 <__aeabi_ddiv+0x19c>
   14520:	000003ff 	.word	0x000003ff
   14524:	feffffff 	.word	0xfeffffff
   14528:	000007fe 	.word	0x000007fe
   1452c:	000007ff 	.word	0x000007ff

00014530 <__eqdf2>:
   14530:	b5f0      	push	{r4, r5, r6, r7, lr}
   14532:	464f      	mov	r7, r9
   14534:	4646      	mov	r6, r8
   14536:	46d6      	mov	lr, sl
   14538:	005c      	lsls	r4, r3, #1
   1453a:	b5c0      	push	{r6, r7, lr}
   1453c:	031f      	lsls	r7, r3, #12
   1453e:	0fdb      	lsrs	r3, r3, #31
   14540:	469a      	mov	sl, r3
   14542:	4b17      	ldr	r3, [pc, #92]	; (145a0 <__eqdf2+0x70>)
   14544:	030e      	lsls	r6, r1, #12
   14546:	004d      	lsls	r5, r1, #1
   14548:	4684      	mov	ip, r0
   1454a:	4680      	mov	r8, r0
   1454c:	0b36      	lsrs	r6, r6, #12
   1454e:	0d6d      	lsrs	r5, r5, #21
   14550:	0fc9      	lsrs	r1, r1, #31
   14552:	4691      	mov	r9, r2
   14554:	0b3f      	lsrs	r7, r7, #12
   14556:	0d64      	lsrs	r4, r4, #21
   14558:	2001      	movs	r0, #1
   1455a:	429d      	cmp	r5, r3
   1455c:	d008      	beq.n	14570 <__eqdf2+0x40>
   1455e:	429c      	cmp	r4, r3
   14560:	d001      	beq.n	14566 <__eqdf2+0x36>
   14562:	42a5      	cmp	r5, r4
   14564:	d00b      	beq.n	1457e <__eqdf2+0x4e>
   14566:	bc1c      	pop	{r2, r3, r4}
   14568:	4690      	mov	r8, r2
   1456a:	4699      	mov	r9, r3
   1456c:	46a2      	mov	sl, r4
   1456e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14570:	4663      	mov	r3, ip
   14572:	4333      	orrs	r3, r6
   14574:	d1f7      	bne.n	14566 <__eqdf2+0x36>
   14576:	42ac      	cmp	r4, r5
   14578:	d1f5      	bne.n	14566 <__eqdf2+0x36>
   1457a:	433a      	orrs	r2, r7
   1457c:	d1f3      	bne.n	14566 <__eqdf2+0x36>
   1457e:	2001      	movs	r0, #1
   14580:	42be      	cmp	r6, r7
   14582:	d1f0      	bne.n	14566 <__eqdf2+0x36>
   14584:	45c8      	cmp	r8, r9
   14586:	d1ee      	bne.n	14566 <__eqdf2+0x36>
   14588:	4551      	cmp	r1, sl
   1458a:	d007      	beq.n	1459c <__eqdf2+0x6c>
   1458c:	2d00      	cmp	r5, #0
   1458e:	d1ea      	bne.n	14566 <__eqdf2+0x36>
   14590:	4663      	mov	r3, ip
   14592:	431e      	orrs	r6, r3
   14594:	0030      	movs	r0, r6
   14596:	1e46      	subs	r6, r0, #1
   14598:	41b0      	sbcs	r0, r6
   1459a:	e7e4      	b.n	14566 <__eqdf2+0x36>
   1459c:	2000      	movs	r0, #0
   1459e:	e7e2      	b.n	14566 <__eqdf2+0x36>
   145a0:	000007ff 	.word	0x000007ff

000145a4 <__gedf2>:
   145a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   145a6:	4645      	mov	r5, r8
   145a8:	46de      	mov	lr, fp
   145aa:	4657      	mov	r7, sl
   145ac:	464e      	mov	r6, r9
   145ae:	b5e0      	push	{r5, r6, r7, lr}
   145b0:	031f      	lsls	r7, r3, #12
   145b2:	0b3d      	lsrs	r5, r7, #12
   145b4:	4f2c      	ldr	r7, [pc, #176]	; (14668 <__gedf2+0xc4>)
   145b6:	030e      	lsls	r6, r1, #12
   145b8:	004c      	lsls	r4, r1, #1
   145ba:	46ab      	mov	fp, r5
   145bc:	005d      	lsls	r5, r3, #1
   145be:	4684      	mov	ip, r0
   145c0:	0b36      	lsrs	r6, r6, #12
   145c2:	0d64      	lsrs	r4, r4, #21
   145c4:	0fc9      	lsrs	r1, r1, #31
   145c6:	4690      	mov	r8, r2
   145c8:	0d6d      	lsrs	r5, r5, #21
   145ca:	0fdb      	lsrs	r3, r3, #31
   145cc:	42bc      	cmp	r4, r7
   145ce:	d02a      	beq.n	14626 <__gedf2+0x82>
   145d0:	4f25      	ldr	r7, [pc, #148]	; (14668 <__gedf2+0xc4>)
   145d2:	42bd      	cmp	r5, r7
   145d4:	d02d      	beq.n	14632 <__gedf2+0x8e>
   145d6:	2c00      	cmp	r4, #0
   145d8:	d10f      	bne.n	145fa <__gedf2+0x56>
   145da:	4330      	orrs	r0, r6
   145dc:	0007      	movs	r7, r0
   145de:	4681      	mov	r9, r0
   145e0:	4278      	negs	r0, r7
   145e2:	4178      	adcs	r0, r7
   145e4:	b2c0      	uxtb	r0, r0
   145e6:	2d00      	cmp	r5, #0
   145e8:	d117      	bne.n	1461a <__gedf2+0x76>
   145ea:	465f      	mov	r7, fp
   145ec:	433a      	orrs	r2, r7
   145ee:	d114      	bne.n	1461a <__gedf2+0x76>
   145f0:	464b      	mov	r3, r9
   145f2:	2000      	movs	r0, #0
   145f4:	2b00      	cmp	r3, #0
   145f6:	d00a      	beq.n	1460e <__gedf2+0x6a>
   145f8:	e006      	b.n	14608 <__gedf2+0x64>
   145fa:	2d00      	cmp	r5, #0
   145fc:	d102      	bne.n	14604 <__gedf2+0x60>
   145fe:	4658      	mov	r0, fp
   14600:	4302      	orrs	r2, r0
   14602:	d001      	beq.n	14608 <__gedf2+0x64>
   14604:	4299      	cmp	r1, r3
   14606:	d018      	beq.n	1463a <__gedf2+0x96>
   14608:	4248      	negs	r0, r1
   1460a:	2101      	movs	r1, #1
   1460c:	4308      	orrs	r0, r1
   1460e:	bc3c      	pop	{r2, r3, r4, r5}
   14610:	4690      	mov	r8, r2
   14612:	4699      	mov	r9, r3
   14614:	46a2      	mov	sl, r4
   14616:	46ab      	mov	fp, r5
   14618:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1461a:	2800      	cmp	r0, #0
   1461c:	d0f2      	beq.n	14604 <__gedf2+0x60>
   1461e:	2001      	movs	r0, #1
   14620:	3b01      	subs	r3, #1
   14622:	4318      	orrs	r0, r3
   14624:	e7f3      	b.n	1460e <__gedf2+0x6a>
   14626:	0037      	movs	r7, r6
   14628:	4307      	orrs	r7, r0
   1462a:	d0d1      	beq.n	145d0 <__gedf2+0x2c>
   1462c:	2002      	movs	r0, #2
   1462e:	4240      	negs	r0, r0
   14630:	e7ed      	b.n	1460e <__gedf2+0x6a>
   14632:	465f      	mov	r7, fp
   14634:	4317      	orrs	r7, r2
   14636:	d0ce      	beq.n	145d6 <__gedf2+0x32>
   14638:	e7f8      	b.n	1462c <__gedf2+0x88>
   1463a:	42ac      	cmp	r4, r5
   1463c:	dce4      	bgt.n	14608 <__gedf2+0x64>
   1463e:	da03      	bge.n	14648 <__gedf2+0xa4>
   14640:	1e48      	subs	r0, r1, #1
   14642:	2101      	movs	r1, #1
   14644:	4308      	orrs	r0, r1
   14646:	e7e2      	b.n	1460e <__gedf2+0x6a>
   14648:	455e      	cmp	r6, fp
   1464a:	d8dd      	bhi.n	14608 <__gedf2+0x64>
   1464c:	d006      	beq.n	1465c <__gedf2+0xb8>
   1464e:	2000      	movs	r0, #0
   14650:	455e      	cmp	r6, fp
   14652:	d2dc      	bcs.n	1460e <__gedf2+0x6a>
   14654:	2301      	movs	r3, #1
   14656:	1e48      	subs	r0, r1, #1
   14658:	4318      	orrs	r0, r3
   1465a:	e7d8      	b.n	1460e <__gedf2+0x6a>
   1465c:	45c4      	cmp	ip, r8
   1465e:	d8d3      	bhi.n	14608 <__gedf2+0x64>
   14660:	2000      	movs	r0, #0
   14662:	45c4      	cmp	ip, r8
   14664:	d3f6      	bcc.n	14654 <__gedf2+0xb0>
   14666:	e7d2      	b.n	1460e <__gedf2+0x6a>
   14668:	000007ff 	.word	0x000007ff

0001466c <__ledf2>:
   1466c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1466e:	464e      	mov	r6, r9
   14670:	4645      	mov	r5, r8
   14672:	46de      	mov	lr, fp
   14674:	4657      	mov	r7, sl
   14676:	005c      	lsls	r4, r3, #1
   14678:	b5e0      	push	{r5, r6, r7, lr}
   1467a:	031f      	lsls	r7, r3, #12
   1467c:	0fdb      	lsrs	r3, r3, #31
   1467e:	4699      	mov	r9, r3
   14680:	4b2a      	ldr	r3, [pc, #168]	; (1472c <__ledf2+0xc0>)
   14682:	030e      	lsls	r6, r1, #12
   14684:	004d      	lsls	r5, r1, #1
   14686:	0fc9      	lsrs	r1, r1, #31
   14688:	4684      	mov	ip, r0
   1468a:	0b36      	lsrs	r6, r6, #12
   1468c:	0d6d      	lsrs	r5, r5, #21
   1468e:	468b      	mov	fp, r1
   14690:	4690      	mov	r8, r2
   14692:	0b3f      	lsrs	r7, r7, #12
   14694:	0d64      	lsrs	r4, r4, #21
   14696:	429d      	cmp	r5, r3
   14698:	d020      	beq.n	146dc <__ledf2+0x70>
   1469a:	4b24      	ldr	r3, [pc, #144]	; (1472c <__ledf2+0xc0>)
   1469c:	429c      	cmp	r4, r3
   1469e:	d022      	beq.n	146e6 <__ledf2+0x7a>
   146a0:	2d00      	cmp	r5, #0
   146a2:	d112      	bne.n	146ca <__ledf2+0x5e>
   146a4:	4330      	orrs	r0, r6
   146a6:	4243      	negs	r3, r0
   146a8:	4143      	adcs	r3, r0
   146aa:	b2db      	uxtb	r3, r3
   146ac:	2c00      	cmp	r4, #0
   146ae:	d01f      	beq.n	146f0 <__ledf2+0x84>
   146b0:	2b00      	cmp	r3, #0
   146b2:	d00c      	beq.n	146ce <__ledf2+0x62>
   146b4:	464b      	mov	r3, r9
   146b6:	2001      	movs	r0, #1
   146b8:	3b01      	subs	r3, #1
   146ba:	4303      	orrs	r3, r0
   146bc:	0018      	movs	r0, r3
   146be:	bc3c      	pop	{r2, r3, r4, r5}
   146c0:	4690      	mov	r8, r2
   146c2:	4699      	mov	r9, r3
   146c4:	46a2      	mov	sl, r4
   146c6:	46ab      	mov	fp, r5
   146c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   146ca:	2c00      	cmp	r4, #0
   146cc:	d016      	beq.n	146fc <__ledf2+0x90>
   146ce:	45cb      	cmp	fp, r9
   146d0:	d017      	beq.n	14702 <__ledf2+0x96>
   146d2:	465b      	mov	r3, fp
   146d4:	4259      	negs	r1, r3
   146d6:	2301      	movs	r3, #1
   146d8:	430b      	orrs	r3, r1
   146da:	e7ef      	b.n	146bc <__ledf2+0x50>
   146dc:	0031      	movs	r1, r6
   146de:	2302      	movs	r3, #2
   146e0:	4301      	orrs	r1, r0
   146e2:	d1eb      	bne.n	146bc <__ledf2+0x50>
   146e4:	e7d9      	b.n	1469a <__ledf2+0x2e>
   146e6:	0039      	movs	r1, r7
   146e8:	2302      	movs	r3, #2
   146ea:	4311      	orrs	r1, r2
   146ec:	d1e6      	bne.n	146bc <__ledf2+0x50>
   146ee:	e7d7      	b.n	146a0 <__ledf2+0x34>
   146f0:	433a      	orrs	r2, r7
   146f2:	d1dd      	bne.n	146b0 <__ledf2+0x44>
   146f4:	2300      	movs	r3, #0
   146f6:	2800      	cmp	r0, #0
   146f8:	d0e0      	beq.n	146bc <__ledf2+0x50>
   146fa:	e7ea      	b.n	146d2 <__ledf2+0x66>
   146fc:	433a      	orrs	r2, r7
   146fe:	d1e6      	bne.n	146ce <__ledf2+0x62>
   14700:	e7e7      	b.n	146d2 <__ledf2+0x66>
   14702:	42a5      	cmp	r5, r4
   14704:	dce5      	bgt.n	146d2 <__ledf2+0x66>
   14706:	db05      	blt.n	14714 <__ledf2+0xa8>
   14708:	42be      	cmp	r6, r7
   1470a:	d8e2      	bhi.n	146d2 <__ledf2+0x66>
   1470c:	d007      	beq.n	1471e <__ledf2+0xb2>
   1470e:	2300      	movs	r3, #0
   14710:	42be      	cmp	r6, r7
   14712:	d2d3      	bcs.n	146bc <__ledf2+0x50>
   14714:	4659      	mov	r1, fp
   14716:	2301      	movs	r3, #1
   14718:	3901      	subs	r1, #1
   1471a:	430b      	orrs	r3, r1
   1471c:	e7ce      	b.n	146bc <__ledf2+0x50>
   1471e:	45c4      	cmp	ip, r8
   14720:	d8d7      	bhi.n	146d2 <__ledf2+0x66>
   14722:	2300      	movs	r3, #0
   14724:	45c4      	cmp	ip, r8
   14726:	d3f5      	bcc.n	14714 <__ledf2+0xa8>
   14728:	e7c8      	b.n	146bc <__ledf2+0x50>
   1472a:	46c0      	nop			; (mov r8, r8)
   1472c:	000007ff 	.word	0x000007ff

00014730 <__aeabi_dmul>:
   14730:	b5f0      	push	{r4, r5, r6, r7, lr}
   14732:	4657      	mov	r7, sl
   14734:	4645      	mov	r5, r8
   14736:	46de      	mov	lr, fp
   14738:	464e      	mov	r6, r9
   1473a:	b5e0      	push	{r5, r6, r7, lr}
   1473c:	030c      	lsls	r4, r1, #12
   1473e:	4698      	mov	r8, r3
   14740:	004e      	lsls	r6, r1, #1
   14742:	0b23      	lsrs	r3, r4, #12
   14744:	b087      	sub	sp, #28
   14746:	0007      	movs	r7, r0
   14748:	4692      	mov	sl, r2
   1474a:	469b      	mov	fp, r3
   1474c:	0d76      	lsrs	r6, r6, #21
   1474e:	0fcd      	lsrs	r5, r1, #31
   14750:	2e00      	cmp	r6, #0
   14752:	d06b      	beq.n	1482c <__aeabi_dmul+0xfc>
   14754:	4b6d      	ldr	r3, [pc, #436]	; (1490c <__aeabi_dmul+0x1dc>)
   14756:	429e      	cmp	r6, r3
   14758:	d035      	beq.n	147c6 <__aeabi_dmul+0x96>
   1475a:	2480      	movs	r4, #128	; 0x80
   1475c:	465b      	mov	r3, fp
   1475e:	0f42      	lsrs	r2, r0, #29
   14760:	0424      	lsls	r4, r4, #16
   14762:	00db      	lsls	r3, r3, #3
   14764:	4314      	orrs	r4, r2
   14766:	431c      	orrs	r4, r3
   14768:	00c3      	lsls	r3, r0, #3
   1476a:	4699      	mov	r9, r3
   1476c:	4b68      	ldr	r3, [pc, #416]	; (14910 <__aeabi_dmul+0x1e0>)
   1476e:	46a3      	mov	fp, r4
   14770:	469c      	mov	ip, r3
   14772:	2300      	movs	r3, #0
   14774:	2700      	movs	r7, #0
   14776:	4466      	add	r6, ip
   14778:	9302      	str	r3, [sp, #8]
   1477a:	4643      	mov	r3, r8
   1477c:	031c      	lsls	r4, r3, #12
   1477e:	005a      	lsls	r2, r3, #1
   14780:	0fdb      	lsrs	r3, r3, #31
   14782:	4650      	mov	r0, sl
   14784:	0b24      	lsrs	r4, r4, #12
   14786:	0d52      	lsrs	r2, r2, #21
   14788:	4698      	mov	r8, r3
   1478a:	d100      	bne.n	1478e <__aeabi_dmul+0x5e>
   1478c:	e076      	b.n	1487c <__aeabi_dmul+0x14c>
   1478e:	4b5f      	ldr	r3, [pc, #380]	; (1490c <__aeabi_dmul+0x1dc>)
   14790:	429a      	cmp	r2, r3
   14792:	d06d      	beq.n	14870 <__aeabi_dmul+0x140>
   14794:	2380      	movs	r3, #128	; 0x80
   14796:	0f41      	lsrs	r1, r0, #29
   14798:	041b      	lsls	r3, r3, #16
   1479a:	430b      	orrs	r3, r1
   1479c:	495c      	ldr	r1, [pc, #368]	; (14910 <__aeabi_dmul+0x1e0>)
   1479e:	00e4      	lsls	r4, r4, #3
   147a0:	468c      	mov	ip, r1
   147a2:	431c      	orrs	r4, r3
   147a4:	00c3      	lsls	r3, r0, #3
   147a6:	2000      	movs	r0, #0
   147a8:	4462      	add	r2, ip
   147aa:	4641      	mov	r1, r8
   147ac:	18b6      	adds	r6, r6, r2
   147ae:	4069      	eors	r1, r5
   147b0:	1c72      	adds	r2, r6, #1
   147b2:	9101      	str	r1, [sp, #4]
   147b4:	4694      	mov	ip, r2
   147b6:	4307      	orrs	r7, r0
   147b8:	2f0f      	cmp	r7, #15
   147ba:	d900      	bls.n	147be <__aeabi_dmul+0x8e>
   147bc:	e0b0      	b.n	14920 <__aeabi_dmul+0x1f0>
   147be:	4a55      	ldr	r2, [pc, #340]	; (14914 <__aeabi_dmul+0x1e4>)
   147c0:	00bf      	lsls	r7, r7, #2
   147c2:	59d2      	ldr	r2, [r2, r7]
   147c4:	4697      	mov	pc, r2
   147c6:	465b      	mov	r3, fp
   147c8:	4303      	orrs	r3, r0
   147ca:	4699      	mov	r9, r3
   147cc:	d000      	beq.n	147d0 <__aeabi_dmul+0xa0>
   147ce:	e087      	b.n	148e0 <__aeabi_dmul+0x1b0>
   147d0:	2300      	movs	r3, #0
   147d2:	469b      	mov	fp, r3
   147d4:	3302      	adds	r3, #2
   147d6:	2708      	movs	r7, #8
   147d8:	9302      	str	r3, [sp, #8]
   147da:	e7ce      	b.n	1477a <__aeabi_dmul+0x4a>
   147dc:	4642      	mov	r2, r8
   147de:	9201      	str	r2, [sp, #4]
   147e0:	2802      	cmp	r0, #2
   147e2:	d067      	beq.n	148b4 <__aeabi_dmul+0x184>
   147e4:	2803      	cmp	r0, #3
   147e6:	d100      	bne.n	147ea <__aeabi_dmul+0xba>
   147e8:	e20e      	b.n	14c08 <__aeabi_dmul+0x4d8>
   147ea:	2801      	cmp	r0, #1
   147ec:	d000      	beq.n	147f0 <__aeabi_dmul+0xc0>
   147ee:	e162      	b.n	14ab6 <__aeabi_dmul+0x386>
   147f0:	2300      	movs	r3, #0
   147f2:	2400      	movs	r4, #0
   147f4:	2200      	movs	r2, #0
   147f6:	4699      	mov	r9, r3
   147f8:	9901      	ldr	r1, [sp, #4]
   147fa:	4001      	ands	r1, r0
   147fc:	b2cd      	uxtb	r5, r1
   147fe:	2100      	movs	r1, #0
   14800:	0312      	lsls	r2, r2, #12
   14802:	0d0b      	lsrs	r3, r1, #20
   14804:	0b12      	lsrs	r2, r2, #12
   14806:	051b      	lsls	r3, r3, #20
   14808:	4313      	orrs	r3, r2
   1480a:	4a43      	ldr	r2, [pc, #268]	; (14918 <__aeabi_dmul+0x1e8>)
   1480c:	0524      	lsls	r4, r4, #20
   1480e:	4013      	ands	r3, r2
   14810:	431c      	orrs	r4, r3
   14812:	0064      	lsls	r4, r4, #1
   14814:	07ed      	lsls	r5, r5, #31
   14816:	0864      	lsrs	r4, r4, #1
   14818:	432c      	orrs	r4, r5
   1481a:	4648      	mov	r0, r9
   1481c:	0021      	movs	r1, r4
   1481e:	b007      	add	sp, #28
   14820:	bc3c      	pop	{r2, r3, r4, r5}
   14822:	4690      	mov	r8, r2
   14824:	4699      	mov	r9, r3
   14826:	46a2      	mov	sl, r4
   14828:	46ab      	mov	fp, r5
   1482a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1482c:	4303      	orrs	r3, r0
   1482e:	4699      	mov	r9, r3
   14830:	d04f      	beq.n	148d2 <__aeabi_dmul+0x1a2>
   14832:	465b      	mov	r3, fp
   14834:	2b00      	cmp	r3, #0
   14836:	d100      	bne.n	1483a <__aeabi_dmul+0x10a>
   14838:	e189      	b.n	14b4e <__aeabi_dmul+0x41e>
   1483a:	4658      	mov	r0, fp
   1483c:	f000 fe98 	bl	15570 <__clzsi2>
   14840:	0003      	movs	r3, r0
   14842:	3b0b      	subs	r3, #11
   14844:	2b1c      	cmp	r3, #28
   14846:	dd00      	ble.n	1484a <__aeabi_dmul+0x11a>
   14848:	e17a      	b.n	14b40 <__aeabi_dmul+0x410>
   1484a:	221d      	movs	r2, #29
   1484c:	1ad3      	subs	r3, r2, r3
   1484e:	003a      	movs	r2, r7
   14850:	0001      	movs	r1, r0
   14852:	465c      	mov	r4, fp
   14854:	40da      	lsrs	r2, r3
   14856:	3908      	subs	r1, #8
   14858:	408c      	lsls	r4, r1
   1485a:	0013      	movs	r3, r2
   1485c:	408f      	lsls	r7, r1
   1485e:	4323      	orrs	r3, r4
   14860:	469b      	mov	fp, r3
   14862:	46b9      	mov	r9, r7
   14864:	2300      	movs	r3, #0
   14866:	4e2d      	ldr	r6, [pc, #180]	; (1491c <__aeabi_dmul+0x1ec>)
   14868:	2700      	movs	r7, #0
   1486a:	1a36      	subs	r6, r6, r0
   1486c:	9302      	str	r3, [sp, #8]
   1486e:	e784      	b.n	1477a <__aeabi_dmul+0x4a>
   14870:	4653      	mov	r3, sl
   14872:	4323      	orrs	r3, r4
   14874:	d12a      	bne.n	148cc <__aeabi_dmul+0x19c>
   14876:	2400      	movs	r4, #0
   14878:	2002      	movs	r0, #2
   1487a:	e796      	b.n	147aa <__aeabi_dmul+0x7a>
   1487c:	4653      	mov	r3, sl
   1487e:	4323      	orrs	r3, r4
   14880:	d020      	beq.n	148c4 <__aeabi_dmul+0x194>
   14882:	2c00      	cmp	r4, #0
   14884:	d100      	bne.n	14888 <__aeabi_dmul+0x158>
   14886:	e157      	b.n	14b38 <__aeabi_dmul+0x408>
   14888:	0020      	movs	r0, r4
   1488a:	f000 fe71 	bl	15570 <__clzsi2>
   1488e:	0003      	movs	r3, r0
   14890:	3b0b      	subs	r3, #11
   14892:	2b1c      	cmp	r3, #28
   14894:	dd00      	ble.n	14898 <__aeabi_dmul+0x168>
   14896:	e149      	b.n	14b2c <__aeabi_dmul+0x3fc>
   14898:	211d      	movs	r1, #29
   1489a:	1acb      	subs	r3, r1, r3
   1489c:	4651      	mov	r1, sl
   1489e:	0002      	movs	r2, r0
   148a0:	40d9      	lsrs	r1, r3
   148a2:	4653      	mov	r3, sl
   148a4:	3a08      	subs	r2, #8
   148a6:	4094      	lsls	r4, r2
   148a8:	4093      	lsls	r3, r2
   148aa:	430c      	orrs	r4, r1
   148ac:	4a1b      	ldr	r2, [pc, #108]	; (1491c <__aeabi_dmul+0x1ec>)
   148ae:	1a12      	subs	r2, r2, r0
   148b0:	2000      	movs	r0, #0
   148b2:	e77a      	b.n	147aa <__aeabi_dmul+0x7a>
   148b4:	2501      	movs	r5, #1
   148b6:	9b01      	ldr	r3, [sp, #4]
   148b8:	4c14      	ldr	r4, [pc, #80]	; (1490c <__aeabi_dmul+0x1dc>)
   148ba:	401d      	ands	r5, r3
   148bc:	2300      	movs	r3, #0
   148be:	2200      	movs	r2, #0
   148c0:	4699      	mov	r9, r3
   148c2:	e79c      	b.n	147fe <__aeabi_dmul+0xce>
   148c4:	2400      	movs	r4, #0
   148c6:	2200      	movs	r2, #0
   148c8:	2001      	movs	r0, #1
   148ca:	e76e      	b.n	147aa <__aeabi_dmul+0x7a>
   148cc:	4653      	mov	r3, sl
   148ce:	2003      	movs	r0, #3
   148d0:	e76b      	b.n	147aa <__aeabi_dmul+0x7a>
   148d2:	2300      	movs	r3, #0
   148d4:	469b      	mov	fp, r3
   148d6:	3301      	adds	r3, #1
   148d8:	2704      	movs	r7, #4
   148da:	2600      	movs	r6, #0
   148dc:	9302      	str	r3, [sp, #8]
   148de:	e74c      	b.n	1477a <__aeabi_dmul+0x4a>
   148e0:	2303      	movs	r3, #3
   148e2:	4681      	mov	r9, r0
   148e4:	270c      	movs	r7, #12
   148e6:	9302      	str	r3, [sp, #8]
   148e8:	e747      	b.n	1477a <__aeabi_dmul+0x4a>
   148ea:	2280      	movs	r2, #128	; 0x80
   148ec:	2300      	movs	r3, #0
   148ee:	2500      	movs	r5, #0
   148f0:	0312      	lsls	r2, r2, #12
   148f2:	4699      	mov	r9, r3
   148f4:	4c05      	ldr	r4, [pc, #20]	; (1490c <__aeabi_dmul+0x1dc>)
   148f6:	e782      	b.n	147fe <__aeabi_dmul+0xce>
   148f8:	465c      	mov	r4, fp
   148fa:	464b      	mov	r3, r9
   148fc:	9802      	ldr	r0, [sp, #8]
   148fe:	e76f      	b.n	147e0 <__aeabi_dmul+0xb0>
   14900:	465c      	mov	r4, fp
   14902:	464b      	mov	r3, r9
   14904:	9501      	str	r5, [sp, #4]
   14906:	9802      	ldr	r0, [sp, #8]
   14908:	e76a      	b.n	147e0 <__aeabi_dmul+0xb0>
   1490a:	46c0      	nop			; (mov r8, r8)
   1490c:	000007ff 	.word	0x000007ff
   14910:	fffffc01 	.word	0xfffffc01
   14914:	0001cea4 	.word	0x0001cea4
   14918:	800fffff 	.word	0x800fffff
   1491c:	fffffc0d 	.word	0xfffffc0d
   14920:	464a      	mov	r2, r9
   14922:	4649      	mov	r1, r9
   14924:	0c17      	lsrs	r7, r2, #16
   14926:	0c1a      	lsrs	r2, r3, #16
   14928:	041b      	lsls	r3, r3, #16
   1492a:	0c1b      	lsrs	r3, r3, #16
   1492c:	0408      	lsls	r0, r1, #16
   1492e:	0019      	movs	r1, r3
   14930:	0c00      	lsrs	r0, r0, #16
   14932:	4341      	muls	r1, r0
   14934:	0015      	movs	r5, r2
   14936:	4688      	mov	r8, r1
   14938:	0019      	movs	r1, r3
   1493a:	437d      	muls	r5, r7
   1493c:	4379      	muls	r1, r7
   1493e:	9503      	str	r5, [sp, #12]
   14940:	4689      	mov	r9, r1
   14942:	0029      	movs	r1, r5
   14944:	0015      	movs	r5, r2
   14946:	4345      	muls	r5, r0
   14948:	444d      	add	r5, r9
   1494a:	9502      	str	r5, [sp, #8]
   1494c:	4645      	mov	r5, r8
   1494e:	0c2d      	lsrs	r5, r5, #16
   14950:	46aa      	mov	sl, r5
   14952:	9d02      	ldr	r5, [sp, #8]
   14954:	4455      	add	r5, sl
   14956:	45a9      	cmp	r9, r5
   14958:	d906      	bls.n	14968 <__aeabi_dmul+0x238>
   1495a:	468a      	mov	sl, r1
   1495c:	2180      	movs	r1, #128	; 0x80
   1495e:	0249      	lsls	r1, r1, #9
   14960:	4689      	mov	r9, r1
   14962:	44ca      	add	sl, r9
   14964:	4651      	mov	r1, sl
   14966:	9103      	str	r1, [sp, #12]
   14968:	0c29      	lsrs	r1, r5, #16
   1496a:	9104      	str	r1, [sp, #16]
   1496c:	4641      	mov	r1, r8
   1496e:	0409      	lsls	r1, r1, #16
   14970:	042d      	lsls	r5, r5, #16
   14972:	0c09      	lsrs	r1, r1, #16
   14974:	4688      	mov	r8, r1
   14976:	0029      	movs	r1, r5
   14978:	0c25      	lsrs	r5, r4, #16
   1497a:	0424      	lsls	r4, r4, #16
   1497c:	4441      	add	r1, r8
   1497e:	0c24      	lsrs	r4, r4, #16
   14980:	9105      	str	r1, [sp, #20]
   14982:	0021      	movs	r1, r4
   14984:	4341      	muls	r1, r0
   14986:	4688      	mov	r8, r1
   14988:	0021      	movs	r1, r4
   1498a:	4379      	muls	r1, r7
   1498c:	468a      	mov	sl, r1
   1498e:	4368      	muls	r0, r5
   14990:	4641      	mov	r1, r8
   14992:	4450      	add	r0, sl
   14994:	4681      	mov	r9, r0
   14996:	0c08      	lsrs	r0, r1, #16
   14998:	4448      	add	r0, r9
   1499a:	436f      	muls	r7, r5
   1499c:	4582      	cmp	sl, r0
   1499e:	d903      	bls.n	149a8 <__aeabi_dmul+0x278>
   149a0:	2180      	movs	r1, #128	; 0x80
   149a2:	0249      	lsls	r1, r1, #9
   149a4:	4689      	mov	r9, r1
   149a6:	444f      	add	r7, r9
   149a8:	0c01      	lsrs	r1, r0, #16
   149aa:	4689      	mov	r9, r1
   149ac:	0039      	movs	r1, r7
   149ae:	4449      	add	r1, r9
   149b0:	9102      	str	r1, [sp, #8]
   149b2:	4641      	mov	r1, r8
   149b4:	040f      	lsls	r7, r1, #16
   149b6:	9904      	ldr	r1, [sp, #16]
   149b8:	0c3f      	lsrs	r7, r7, #16
   149ba:	4688      	mov	r8, r1
   149bc:	0400      	lsls	r0, r0, #16
   149be:	19c0      	adds	r0, r0, r7
   149c0:	4480      	add	r8, r0
   149c2:	4641      	mov	r1, r8
   149c4:	9104      	str	r1, [sp, #16]
   149c6:	4659      	mov	r1, fp
   149c8:	0c0f      	lsrs	r7, r1, #16
   149ca:	0409      	lsls	r1, r1, #16
   149cc:	0c09      	lsrs	r1, r1, #16
   149ce:	4688      	mov	r8, r1
   149d0:	4359      	muls	r1, r3
   149d2:	468a      	mov	sl, r1
   149d4:	0039      	movs	r1, r7
   149d6:	4351      	muls	r1, r2
   149d8:	4689      	mov	r9, r1
   149da:	4641      	mov	r1, r8
   149dc:	434a      	muls	r2, r1
   149de:	4651      	mov	r1, sl
   149e0:	0c09      	lsrs	r1, r1, #16
   149e2:	468b      	mov	fp, r1
   149e4:	437b      	muls	r3, r7
   149e6:	18d2      	adds	r2, r2, r3
   149e8:	445a      	add	r2, fp
   149ea:	4293      	cmp	r3, r2
   149ec:	d903      	bls.n	149f6 <__aeabi_dmul+0x2c6>
   149ee:	2380      	movs	r3, #128	; 0x80
   149f0:	025b      	lsls	r3, r3, #9
   149f2:	469b      	mov	fp, r3
   149f4:	44d9      	add	r9, fp
   149f6:	4651      	mov	r1, sl
   149f8:	0409      	lsls	r1, r1, #16
   149fa:	0c09      	lsrs	r1, r1, #16
   149fc:	468a      	mov	sl, r1
   149fe:	4641      	mov	r1, r8
   14a00:	4361      	muls	r1, r4
   14a02:	437c      	muls	r4, r7
   14a04:	0c13      	lsrs	r3, r2, #16
   14a06:	0412      	lsls	r2, r2, #16
   14a08:	444b      	add	r3, r9
   14a0a:	4452      	add	r2, sl
   14a0c:	46a1      	mov	r9, r4
   14a0e:	468a      	mov	sl, r1
   14a10:	003c      	movs	r4, r7
   14a12:	4641      	mov	r1, r8
   14a14:	436c      	muls	r4, r5
   14a16:	434d      	muls	r5, r1
   14a18:	4651      	mov	r1, sl
   14a1a:	444d      	add	r5, r9
   14a1c:	0c0f      	lsrs	r7, r1, #16
   14a1e:	197d      	adds	r5, r7, r5
   14a20:	45a9      	cmp	r9, r5
   14a22:	d903      	bls.n	14a2c <__aeabi_dmul+0x2fc>
   14a24:	2180      	movs	r1, #128	; 0x80
   14a26:	0249      	lsls	r1, r1, #9
   14a28:	4688      	mov	r8, r1
   14a2a:	4444      	add	r4, r8
   14a2c:	9f04      	ldr	r7, [sp, #16]
   14a2e:	9903      	ldr	r1, [sp, #12]
   14a30:	46b8      	mov	r8, r7
   14a32:	4441      	add	r1, r8
   14a34:	468b      	mov	fp, r1
   14a36:	4583      	cmp	fp, r0
   14a38:	4180      	sbcs	r0, r0
   14a3a:	4241      	negs	r1, r0
   14a3c:	4688      	mov	r8, r1
   14a3e:	4651      	mov	r1, sl
   14a40:	0408      	lsls	r0, r1, #16
   14a42:	042f      	lsls	r7, r5, #16
   14a44:	0c00      	lsrs	r0, r0, #16
   14a46:	183f      	adds	r7, r7, r0
   14a48:	4658      	mov	r0, fp
   14a4a:	9902      	ldr	r1, [sp, #8]
   14a4c:	1810      	adds	r0, r2, r0
   14a4e:	4689      	mov	r9, r1
   14a50:	4290      	cmp	r0, r2
   14a52:	4192      	sbcs	r2, r2
   14a54:	444f      	add	r7, r9
   14a56:	46ba      	mov	sl, r7
   14a58:	4252      	negs	r2, r2
   14a5a:	4699      	mov	r9, r3
   14a5c:	4693      	mov	fp, r2
   14a5e:	44c2      	add	sl, r8
   14a60:	44d1      	add	r9, sl
   14a62:	44cb      	add	fp, r9
   14a64:	428f      	cmp	r7, r1
   14a66:	41bf      	sbcs	r7, r7
   14a68:	45c2      	cmp	sl, r8
   14a6a:	4189      	sbcs	r1, r1
   14a6c:	4599      	cmp	r9, r3
   14a6e:	419b      	sbcs	r3, r3
   14a70:	4593      	cmp	fp, r2
   14a72:	4192      	sbcs	r2, r2
   14a74:	427f      	negs	r7, r7
   14a76:	4249      	negs	r1, r1
   14a78:	0c2d      	lsrs	r5, r5, #16
   14a7a:	4252      	negs	r2, r2
   14a7c:	430f      	orrs	r7, r1
   14a7e:	425b      	negs	r3, r3
   14a80:	4313      	orrs	r3, r2
   14a82:	197f      	adds	r7, r7, r5
   14a84:	18ff      	adds	r7, r7, r3
   14a86:	465b      	mov	r3, fp
   14a88:	193c      	adds	r4, r7, r4
   14a8a:	0ddb      	lsrs	r3, r3, #23
   14a8c:	9a05      	ldr	r2, [sp, #20]
   14a8e:	0264      	lsls	r4, r4, #9
   14a90:	431c      	orrs	r4, r3
   14a92:	0243      	lsls	r3, r0, #9
   14a94:	4313      	orrs	r3, r2
   14a96:	1e5d      	subs	r5, r3, #1
   14a98:	41ab      	sbcs	r3, r5
   14a9a:	465a      	mov	r2, fp
   14a9c:	0dc0      	lsrs	r0, r0, #23
   14a9e:	4303      	orrs	r3, r0
   14aa0:	0252      	lsls	r2, r2, #9
   14aa2:	4313      	orrs	r3, r2
   14aa4:	01e2      	lsls	r2, r4, #7
   14aa6:	d556      	bpl.n	14b56 <__aeabi_dmul+0x426>
   14aa8:	2001      	movs	r0, #1
   14aaa:	085a      	lsrs	r2, r3, #1
   14aac:	4003      	ands	r3, r0
   14aae:	4313      	orrs	r3, r2
   14ab0:	07e2      	lsls	r2, r4, #31
   14ab2:	4313      	orrs	r3, r2
   14ab4:	0864      	lsrs	r4, r4, #1
   14ab6:	485a      	ldr	r0, [pc, #360]	; (14c20 <__aeabi_dmul+0x4f0>)
   14ab8:	4460      	add	r0, ip
   14aba:	2800      	cmp	r0, #0
   14abc:	dd4d      	ble.n	14b5a <__aeabi_dmul+0x42a>
   14abe:	075a      	lsls	r2, r3, #29
   14ac0:	d009      	beq.n	14ad6 <__aeabi_dmul+0x3a6>
   14ac2:	220f      	movs	r2, #15
   14ac4:	401a      	ands	r2, r3
   14ac6:	2a04      	cmp	r2, #4
   14ac8:	d005      	beq.n	14ad6 <__aeabi_dmul+0x3a6>
   14aca:	1d1a      	adds	r2, r3, #4
   14acc:	429a      	cmp	r2, r3
   14ace:	419b      	sbcs	r3, r3
   14ad0:	425b      	negs	r3, r3
   14ad2:	18e4      	adds	r4, r4, r3
   14ad4:	0013      	movs	r3, r2
   14ad6:	01e2      	lsls	r2, r4, #7
   14ad8:	d504      	bpl.n	14ae4 <__aeabi_dmul+0x3b4>
   14ada:	2080      	movs	r0, #128	; 0x80
   14adc:	4a51      	ldr	r2, [pc, #324]	; (14c24 <__aeabi_dmul+0x4f4>)
   14ade:	00c0      	lsls	r0, r0, #3
   14ae0:	4014      	ands	r4, r2
   14ae2:	4460      	add	r0, ip
   14ae4:	4a50      	ldr	r2, [pc, #320]	; (14c28 <__aeabi_dmul+0x4f8>)
   14ae6:	4290      	cmp	r0, r2
   14ae8:	dd00      	ble.n	14aec <__aeabi_dmul+0x3bc>
   14aea:	e6e3      	b.n	148b4 <__aeabi_dmul+0x184>
   14aec:	2501      	movs	r5, #1
   14aee:	08db      	lsrs	r3, r3, #3
   14af0:	0762      	lsls	r2, r4, #29
   14af2:	431a      	orrs	r2, r3
   14af4:	0264      	lsls	r4, r4, #9
   14af6:	9b01      	ldr	r3, [sp, #4]
   14af8:	4691      	mov	r9, r2
   14afa:	0b22      	lsrs	r2, r4, #12
   14afc:	0544      	lsls	r4, r0, #21
   14afe:	0d64      	lsrs	r4, r4, #21
   14b00:	401d      	ands	r5, r3
   14b02:	e67c      	b.n	147fe <__aeabi_dmul+0xce>
   14b04:	2280      	movs	r2, #128	; 0x80
   14b06:	4659      	mov	r1, fp
   14b08:	0312      	lsls	r2, r2, #12
   14b0a:	4211      	tst	r1, r2
   14b0c:	d008      	beq.n	14b20 <__aeabi_dmul+0x3f0>
   14b0e:	4214      	tst	r4, r2
   14b10:	d106      	bne.n	14b20 <__aeabi_dmul+0x3f0>
   14b12:	4322      	orrs	r2, r4
   14b14:	0312      	lsls	r2, r2, #12
   14b16:	0b12      	lsrs	r2, r2, #12
   14b18:	4645      	mov	r5, r8
   14b1a:	4699      	mov	r9, r3
   14b1c:	4c43      	ldr	r4, [pc, #268]	; (14c2c <__aeabi_dmul+0x4fc>)
   14b1e:	e66e      	b.n	147fe <__aeabi_dmul+0xce>
   14b20:	465b      	mov	r3, fp
   14b22:	431a      	orrs	r2, r3
   14b24:	0312      	lsls	r2, r2, #12
   14b26:	0b12      	lsrs	r2, r2, #12
   14b28:	4c40      	ldr	r4, [pc, #256]	; (14c2c <__aeabi_dmul+0x4fc>)
   14b2a:	e668      	b.n	147fe <__aeabi_dmul+0xce>
   14b2c:	0003      	movs	r3, r0
   14b2e:	4654      	mov	r4, sl
   14b30:	3b28      	subs	r3, #40	; 0x28
   14b32:	409c      	lsls	r4, r3
   14b34:	2300      	movs	r3, #0
   14b36:	e6b9      	b.n	148ac <__aeabi_dmul+0x17c>
   14b38:	f000 fd1a 	bl	15570 <__clzsi2>
   14b3c:	3020      	adds	r0, #32
   14b3e:	e6a6      	b.n	1488e <__aeabi_dmul+0x15e>
   14b40:	0003      	movs	r3, r0
   14b42:	3b28      	subs	r3, #40	; 0x28
   14b44:	409f      	lsls	r7, r3
   14b46:	2300      	movs	r3, #0
   14b48:	46bb      	mov	fp, r7
   14b4a:	4699      	mov	r9, r3
   14b4c:	e68a      	b.n	14864 <__aeabi_dmul+0x134>
   14b4e:	f000 fd0f 	bl	15570 <__clzsi2>
   14b52:	3020      	adds	r0, #32
   14b54:	e674      	b.n	14840 <__aeabi_dmul+0x110>
   14b56:	46b4      	mov	ip, r6
   14b58:	e7ad      	b.n	14ab6 <__aeabi_dmul+0x386>
   14b5a:	2501      	movs	r5, #1
   14b5c:	1a2a      	subs	r2, r5, r0
   14b5e:	2a38      	cmp	r2, #56	; 0x38
   14b60:	dd06      	ble.n	14b70 <__aeabi_dmul+0x440>
   14b62:	9b01      	ldr	r3, [sp, #4]
   14b64:	2400      	movs	r4, #0
   14b66:	401d      	ands	r5, r3
   14b68:	2300      	movs	r3, #0
   14b6a:	2200      	movs	r2, #0
   14b6c:	4699      	mov	r9, r3
   14b6e:	e646      	b.n	147fe <__aeabi_dmul+0xce>
   14b70:	2a1f      	cmp	r2, #31
   14b72:	dc21      	bgt.n	14bb8 <__aeabi_dmul+0x488>
   14b74:	2520      	movs	r5, #32
   14b76:	0020      	movs	r0, r4
   14b78:	1aad      	subs	r5, r5, r2
   14b7a:	001e      	movs	r6, r3
   14b7c:	40ab      	lsls	r3, r5
   14b7e:	40a8      	lsls	r0, r5
   14b80:	40d6      	lsrs	r6, r2
   14b82:	1e5d      	subs	r5, r3, #1
   14b84:	41ab      	sbcs	r3, r5
   14b86:	4330      	orrs	r0, r6
   14b88:	4318      	orrs	r0, r3
   14b8a:	40d4      	lsrs	r4, r2
   14b8c:	0743      	lsls	r3, r0, #29
   14b8e:	d009      	beq.n	14ba4 <__aeabi_dmul+0x474>
   14b90:	230f      	movs	r3, #15
   14b92:	4003      	ands	r3, r0
   14b94:	2b04      	cmp	r3, #4
   14b96:	d005      	beq.n	14ba4 <__aeabi_dmul+0x474>
   14b98:	0003      	movs	r3, r0
   14b9a:	1d18      	adds	r0, r3, #4
   14b9c:	4298      	cmp	r0, r3
   14b9e:	419b      	sbcs	r3, r3
   14ba0:	425b      	negs	r3, r3
   14ba2:	18e4      	adds	r4, r4, r3
   14ba4:	0223      	lsls	r3, r4, #8
   14ba6:	d521      	bpl.n	14bec <__aeabi_dmul+0x4bc>
   14ba8:	2501      	movs	r5, #1
   14baa:	9b01      	ldr	r3, [sp, #4]
   14bac:	2401      	movs	r4, #1
   14bae:	401d      	ands	r5, r3
   14bb0:	2300      	movs	r3, #0
   14bb2:	2200      	movs	r2, #0
   14bb4:	4699      	mov	r9, r3
   14bb6:	e622      	b.n	147fe <__aeabi_dmul+0xce>
   14bb8:	251f      	movs	r5, #31
   14bba:	0021      	movs	r1, r4
   14bbc:	426d      	negs	r5, r5
   14bbe:	1a28      	subs	r0, r5, r0
   14bc0:	40c1      	lsrs	r1, r0
   14bc2:	0008      	movs	r0, r1
   14bc4:	2a20      	cmp	r2, #32
   14bc6:	d01d      	beq.n	14c04 <__aeabi_dmul+0x4d4>
   14bc8:	355f      	adds	r5, #95	; 0x5f
   14bca:	1aaa      	subs	r2, r5, r2
   14bcc:	4094      	lsls	r4, r2
   14bce:	4323      	orrs	r3, r4
   14bd0:	1e5c      	subs	r4, r3, #1
   14bd2:	41a3      	sbcs	r3, r4
   14bd4:	2507      	movs	r5, #7
   14bd6:	4303      	orrs	r3, r0
   14bd8:	401d      	ands	r5, r3
   14bda:	2200      	movs	r2, #0
   14bdc:	2d00      	cmp	r5, #0
   14bde:	d009      	beq.n	14bf4 <__aeabi_dmul+0x4c4>
   14be0:	220f      	movs	r2, #15
   14be2:	2400      	movs	r4, #0
   14be4:	401a      	ands	r2, r3
   14be6:	0018      	movs	r0, r3
   14be8:	2a04      	cmp	r2, #4
   14bea:	d1d6      	bne.n	14b9a <__aeabi_dmul+0x46a>
   14bec:	0003      	movs	r3, r0
   14bee:	0765      	lsls	r5, r4, #29
   14bf0:	0264      	lsls	r4, r4, #9
   14bf2:	0b22      	lsrs	r2, r4, #12
   14bf4:	08db      	lsrs	r3, r3, #3
   14bf6:	432b      	orrs	r3, r5
   14bf8:	2501      	movs	r5, #1
   14bfa:	4699      	mov	r9, r3
   14bfc:	9b01      	ldr	r3, [sp, #4]
   14bfe:	2400      	movs	r4, #0
   14c00:	401d      	ands	r5, r3
   14c02:	e5fc      	b.n	147fe <__aeabi_dmul+0xce>
   14c04:	2400      	movs	r4, #0
   14c06:	e7e2      	b.n	14bce <__aeabi_dmul+0x49e>
   14c08:	2280      	movs	r2, #128	; 0x80
   14c0a:	2501      	movs	r5, #1
   14c0c:	0312      	lsls	r2, r2, #12
   14c0e:	4322      	orrs	r2, r4
   14c10:	9901      	ldr	r1, [sp, #4]
   14c12:	0312      	lsls	r2, r2, #12
   14c14:	0b12      	lsrs	r2, r2, #12
   14c16:	400d      	ands	r5, r1
   14c18:	4699      	mov	r9, r3
   14c1a:	4c04      	ldr	r4, [pc, #16]	; (14c2c <__aeabi_dmul+0x4fc>)
   14c1c:	e5ef      	b.n	147fe <__aeabi_dmul+0xce>
   14c1e:	46c0      	nop			; (mov r8, r8)
   14c20:	000003ff 	.word	0x000003ff
   14c24:	feffffff 	.word	0xfeffffff
   14c28:	000007fe 	.word	0x000007fe
   14c2c:	000007ff 	.word	0x000007ff

00014c30 <__aeabi_dsub>:
   14c30:	b5f0      	push	{r4, r5, r6, r7, lr}
   14c32:	4646      	mov	r6, r8
   14c34:	46d6      	mov	lr, sl
   14c36:	464f      	mov	r7, r9
   14c38:	030c      	lsls	r4, r1, #12
   14c3a:	b5c0      	push	{r6, r7, lr}
   14c3c:	0fcd      	lsrs	r5, r1, #31
   14c3e:	004e      	lsls	r6, r1, #1
   14c40:	0a61      	lsrs	r1, r4, #9
   14c42:	0f44      	lsrs	r4, r0, #29
   14c44:	430c      	orrs	r4, r1
   14c46:	00c1      	lsls	r1, r0, #3
   14c48:	0058      	lsls	r0, r3, #1
   14c4a:	0d40      	lsrs	r0, r0, #21
   14c4c:	4684      	mov	ip, r0
   14c4e:	468a      	mov	sl, r1
   14c50:	000f      	movs	r7, r1
   14c52:	0319      	lsls	r1, r3, #12
   14c54:	0f50      	lsrs	r0, r2, #29
   14c56:	0a49      	lsrs	r1, r1, #9
   14c58:	4301      	orrs	r1, r0
   14c5a:	48c6      	ldr	r0, [pc, #792]	; (14f74 <__aeabi_dsub+0x344>)
   14c5c:	0d76      	lsrs	r6, r6, #21
   14c5e:	46a8      	mov	r8, r5
   14c60:	0fdb      	lsrs	r3, r3, #31
   14c62:	00d2      	lsls	r2, r2, #3
   14c64:	4584      	cmp	ip, r0
   14c66:	d100      	bne.n	14c6a <__aeabi_dsub+0x3a>
   14c68:	e0d8      	b.n	14e1c <__aeabi_dsub+0x1ec>
   14c6a:	2001      	movs	r0, #1
   14c6c:	4043      	eors	r3, r0
   14c6e:	42ab      	cmp	r3, r5
   14c70:	d100      	bne.n	14c74 <__aeabi_dsub+0x44>
   14c72:	e0a6      	b.n	14dc2 <__aeabi_dsub+0x192>
   14c74:	4660      	mov	r0, ip
   14c76:	1a35      	subs	r5, r6, r0
   14c78:	2d00      	cmp	r5, #0
   14c7a:	dc00      	bgt.n	14c7e <__aeabi_dsub+0x4e>
   14c7c:	e105      	b.n	14e8a <__aeabi_dsub+0x25a>
   14c7e:	2800      	cmp	r0, #0
   14c80:	d110      	bne.n	14ca4 <__aeabi_dsub+0x74>
   14c82:	000b      	movs	r3, r1
   14c84:	4313      	orrs	r3, r2
   14c86:	d100      	bne.n	14c8a <__aeabi_dsub+0x5a>
   14c88:	e0d7      	b.n	14e3a <__aeabi_dsub+0x20a>
   14c8a:	1e6b      	subs	r3, r5, #1
   14c8c:	2b00      	cmp	r3, #0
   14c8e:	d000      	beq.n	14c92 <__aeabi_dsub+0x62>
   14c90:	e14b      	b.n	14f2a <__aeabi_dsub+0x2fa>
   14c92:	4653      	mov	r3, sl
   14c94:	1a9f      	subs	r7, r3, r2
   14c96:	45ba      	cmp	sl, r7
   14c98:	4180      	sbcs	r0, r0
   14c9a:	1a64      	subs	r4, r4, r1
   14c9c:	4240      	negs	r0, r0
   14c9e:	1a24      	subs	r4, r4, r0
   14ca0:	2601      	movs	r6, #1
   14ca2:	e01e      	b.n	14ce2 <__aeabi_dsub+0xb2>
   14ca4:	4bb3      	ldr	r3, [pc, #716]	; (14f74 <__aeabi_dsub+0x344>)
   14ca6:	429e      	cmp	r6, r3
   14ca8:	d048      	beq.n	14d3c <__aeabi_dsub+0x10c>
   14caa:	2380      	movs	r3, #128	; 0x80
   14cac:	041b      	lsls	r3, r3, #16
   14cae:	4319      	orrs	r1, r3
   14cb0:	2d38      	cmp	r5, #56	; 0x38
   14cb2:	dd00      	ble.n	14cb6 <__aeabi_dsub+0x86>
   14cb4:	e119      	b.n	14eea <__aeabi_dsub+0x2ba>
   14cb6:	2d1f      	cmp	r5, #31
   14cb8:	dd00      	ble.n	14cbc <__aeabi_dsub+0x8c>
   14cba:	e14c      	b.n	14f56 <__aeabi_dsub+0x326>
   14cbc:	2320      	movs	r3, #32
   14cbe:	000f      	movs	r7, r1
   14cc0:	1b5b      	subs	r3, r3, r5
   14cc2:	0010      	movs	r0, r2
   14cc4:	409a      	lsls	r2, r3
   14cc6:	409f      	lsls	r7, r3
   14cc8:	40e8      	lsrs	r0, r5
   14cca:	1e53      	subs	r3, r2, #1
   14ccc:	419a      	sbcs	r2, r3
   14cce:	40e9      	lsrs	r1, r5
   14cd0:	4307      	orrs	r7, r0
   14cd2:	4317      	orrs	r7, r2
   14cd4:	4653      	mov	r3, sl
   14cd6:	1bdf      	subs	r7, r3, r7
   14cd8:	1a61      	subs	r1, r4, r1
   14cda:	45ba      	cmp	sl, r7
   14cdc:	41a4      	sbcs	r4, r4
   14cde:	4264      	negs	r4, r4
   14ce0:	1b0c      	subs	r4, r1, r4
   14ce2:	0223      	lsls	r3, r4, #8
   14ce4:	d400      	bmi.n	14ce8 <__aeabi_dsub+0xb8>
   14ce6:	e0c5      	b.n	14e74 <__aeabi_dsub+0x244>
   14ce8:	0264      	lsls	r4, r4, #9
   14cea:	0a65      	lsrs	r5, r4, #9
   14cec:	2d00      	cmp	r5, #0
   14cee:	d100      	bne.n	14cf2 <__aeabi_dsub+0xc2>
   14cf0:	e0f6      	b.n	14ee0 <__aeabi_dsub+0x2b0>
   14cf2:	0028      	movs	r0, r5
   14cf4:	f000 fc3c 	bl	15570 <__clzsi2>
   14cf8:	0003      	movs	r3, r0
   14cfa:	3b08      	subs	r3, #8
   14cfc:	2b1f      	cmp	r3, #31
   14cfe:	dd00      	ble.n	14d02 <__aeabi_dsub+0xd2>
   14d00:	e0e9      	b.n	14ed6 <__aeabi_dsub+0x2a6>
   14d02:	2220      	movs	r2, #32
   14d04:	003c      	movs	r4, r7
   14d06:	1ad2      	subs	r2, r2, r3
   14d08:	409d      	lsls	r5, r3
   14d0a:	40d4      	lsrs	r4, r2
   14d0c:	409f      	lsls	r7, r3
   14d0e:	4325      	orrs	r5, r4
   14d10:	429e      	cmp	r6, r3
   14d12:	dd00      	ble.n	14d16 <__aeabi_dsub+0xe6>
   14d14:	e0db      	b.n	14ece <__aeabi_dsub+0x29e>
   14d16:	1b9e      	subs	r6, r3, r6
   14d18:	1c73      	adds	r3, r6, #1
   14d1a:	2b1f      	cmp	r3, #31
   14d1c:	dd00      	ble.n	14d20 <__aeabi_dsub+0xf0>
   14d1e:	e10a      	b.n	14f36 <__aeabi_dsub+0x306>
   14d20:	2220      	movs	r2, #32
   14d22:	0038      	movs	r0, r7
   14d24:	1ad2      	subs	r2, r2, r3
   14d26:	0029      	movs	r1, r5
   14d28:	4097      	lsls	r7, r2
   14d2a:	002c      	movs	r4, r5
   14d2c:	4091      	lsls	r1, r2
   14d2e:	40d8      	lsrs	r0, r3
   14d30:	1e7a      	subs	r2, r7, #1
   14d32:	4197      	sbcs	r7, r2
   14d34:	40dc      	lsrs	r4, r3
   14d36:	2600      	movs	r6, #0
   14d38:	4301      	orrs	r1, r0
   14d3a:	430f      	orrs	r7, r1
   14d3c:	077b      	lsls	r3, r7, #29
   14d3e:	d009      	beq.n	14d54 <__aeabi_dsub+0x124>
   14d40:	230f      	movs	r3, #15
   14d42:	403b      	ands	r3, r7
   14d44:	2b04      	cmp	r3, #4
   14d46:	d005      	beq.n	14d54 <__aeabi_dsub+0x124>
   14d48:	1d3b      	adds	r3, r7, #4
   14d4a:	42bb      	cmp	r3, r7
   14d4c:	41bf      	sbcs	r7, r7
   14d4e:	427f      	negs	r7, r7
   14d50:	19e4      	adds	r4, r4, r7
   14d52:	001f      	movs	r7, r3
   14d54:	0223      	lsls	r3, r4, #8
   14d56:	d525      	bpl.n	14da4 <__aeabi_dsub+0x174>
   14d58:	4b86      	ldr	r3, [pc, #536]	; (14f74 <__aeabi_dsub+0x344>)
   14d5a:	3601      	adds	r6, #1
   14d5c:	429e      	cmp	r6, r3
   14d5e:	d100      	bne.n	14d62 <__aeabi_dsub+0x132>
   14d60:	e0af      	b.n	14ec2 <__aeabi_dsub+0x292>
   14d62:	4b85      	ldr	r3, [pc, #532]	; (14f78 <__aeabi_dsub+0x348>)
   14d64:	2501      	movs	r5, #1
   14d66:	401c      	ands	r4, r3
   14d68:	4643      	mov	r3, r8
   14d6a:	0762      	lsls	r2, r4, #29
   14d6c:	08ff      	lsrs	r7, r7, #3
   14d6e:	0264      	lsls	r4, r4, #9
   14d70:	0576      	lsls	r6, r6, #21
   14d72:	4317      	orrs	r7, r2
   14d74:	0b24      	lsrs	r4, r4, #12
   14d76:	0d76      	lsrs	r6, r6, #21
   14d78:	401d      	ands	r5, r3
   14d7a:	2100      	movs	r1, #0
   14d7c:	0324      	lsls	r4, r4, #12
   14d7e:	0b23      	lsrs	r3, r4, #12
   14d80:	0d0c      	lsrs	r4, r1, #20
   14d82:	4a7e      	ldr	r2, [pc, #504]	; (14f7c <__aeabi_dsub+0x34c>)
   14d84:	0524      	lsls	r4, r4, #20
   14d86:	431c      	orrs	r4, r3
   14d88:	4014      	ands	r4, r2
   14d8a:	0533      	lsls	r3, r6, #20
   14d8c:	4323      	orrs	r3, r4
   14d8e:	005b      	lsls	r3, r3, #1
   14d90:	07ed      	lsls	r5, r5, #31
   14d92:	085b      	lsrs	r3, r3, #1
   14d94:	432b      	orrs	r3, r5
   14d96:	0038      	movs	r0, r7
   14d98:	0019      	movs	r1, r3
   14d9a:	bc1c      	pop	{r2, r3, r4}
   14d9c:	4690      	mov	r8, r2
   14d9e:	4699      	mov	r9, r3
   14da0:	46a2      	mov	sl, r4
   14da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14da4:	2501      	movs	r5, #1
   14da6:	4643      	mov	r3, r8
   14da8:	0762      	lsls	r2, r4, #29
   14daa:	08ff      	lsrs	r7, r7, #3
   14dac:	4317      	orrs	r7, r2
   14dae:	08e4      	lsrs	r4, r4, #3
   14db0:	401d      	ands	r5, r3
   14db2:	4b70      	ldr	r3, [pc, #448]	; (14f74 <__aeabi_dsub+0x344>)
   14db4:	429e      	cmp	r6, r3
   14db6:	d036      	beq.n	14e26 <__aeabi_dsub+0x1f6>
   14db8:	0324      	lsls	r4, r4, #12
   14dba:	0576      	lsls	r6, r6, #21
   14dbc:	0b24      	lsrs	r4, r4, #12
   14dbe:	0d76      	lsrs	r6, r6, #21
   14dc0:	e7db      	b.n	14d7a <__aeabi_dsub+0x14a>
   14dc2:	4663      	mov	r3, ip
   14dc4:	1af3      	subs	r3, r6, r3
   14dc6:	2b00      	cmp	r3, #0
   14dc8:	dc00      	bgt.n	14dcc <__aeabi_dsub+0x19c>
   14dca:	e094      	b.n	14ef6 <__aeabi_dsub+0x2c6>
   14dcc:	4660      	mov	r0, ip
   14dce:	2800      	cmp	r0, #0
   14dd0:	d035      	beq.n	14e3e <__aeabi_dsub+0x20e>
   14dd2:	4868      	ldr	r0, [pc, #416]	; (14f74 <__aeabi_dsub+0x344>)
   14dd4:	4286      	cmp	r6, r0
   14dd6:	d0b1      	beq.n	14d3c <__aeabi_dsub+0x10c>
   14dd8:	2780      	movs	r7, #128	; 0x80
   14dda:	043f      	lsls	r7, r7, #16
   14ddc:	4339      	orrs	r1, r7
   14dde:	2b38      	cmp	r3, #56	; 0x38
   14de0:	dc00      	bgt.n	14de4 <__aeabi_dsub+0x1b4>
   14de2:	e0fd      	b.n	14fe0 <__aeabi_dsub+0x3b0>
   14de4:	430a      	orrs	r2, r1
   14de6:	0017      	movs	r7, r2
   14de8:	2100      	movs	r1, #0
   14dea:	1e7a      	subs	r2, r7, #1
   14dec:	4197      	sbcs	r7, r2
   14dee:	4457      	add	r7, sl
   14df0:	4557      	cmp	r7, sl
   14df2:	4180      	sbcs	r0, r0
   14df4:	1909      	adds	r1, r1, r4
   14df6:	4244      	negs	r4, r0
   14df8:	190c      	adds	r4, r1, r4
   14dfa:	0223      	lsls	r3, r4, #8
   14dfc:	d53a      	bpl.n	14e74 <__aeabi_dsub+0x244>
   14dfe:	4b5d      	ldr	r3, [pc, #372]	; (14f74 <__aeabi_dsub+0x344>)
   14e00:	3601      	adds	r6, #1
   14e02:	429e      	cmp	r6, r3
   14e04:	d100      	bne.n	14e08 <__aeabi_dsub+0x1d8>
   14e06:	e14b      	b.n	150a0 <__aeabi_dsub+0x470>
   14e08:	2201      	movs	r2, #1
   14e0a:	4b5b      	ldr	r3, [pc, #364]	; (14f78 <__aeabi_dsub+0x348>)
   14e0c:	401c      	ands	r4, r3
   14e0e:	087b      	lsrs	r3, r7, #1
   14e10:	4017      	ands	r7, r2
   14e12:	431f      	orrs	r7, r3
   14e14:	07e2      	lsls	r2, r4, #31
   14e16:	4317      	orrs	r7, r2
   14e18:	0864      	lsrs	r4, r4, #1
   14e1a:	e78f      	b.n	14d3c <__aeabi_dsub+0x10c>
   14e1c:	0008      	movs	r0, r1
   14e1e:	4310      	orrs	r0, r2
   14e20:	d000      	beq.n	14e24 <__aeabi_dsub+0x1f4>
   14e22:	e724      	b.n	14c6e <__aeabi_dsub+0x3e>
   14e24:	e721      	b.n	14c6a <__aeabi_dsub+0x3a>
   14e26:	0023      	movs	r3, r4
   14e28:	433b      	orrs	r3, r7
   14e2a:	d100      	bne.n	14e2e <__aeabi_dsub+0x1fe>
   14e2c:	e1b9      	b.n	151a2 <__aeabi_dsub+0x572>
   14e2e:	2280      	movs	r2, #128	; 0x80
   14e30:	0312      	lsls	r2, r2, #12
   14e32:	4314      	orrs	r4, r2
   14e34:	0324      	lsls	r4, r4, #12
   14e36:	0b24      	lsrs	r4, r4, #12
   14e38:	e79f      	b.n	14d7a <__aeabi_dsub+0x14a>
   14e3a:	002e      	movs	r6, r5
   14e3c:	e77e      	b.n	14d3c <__aeabi_dsub+0x10c>
   14e3e:	0008      	movs	r0, r1
   14e40:	4310      	orrs	r0, r2
   14e42:	d100      	bne.n	14e46 <__aeabi_dsub+0x216>
   14e44:	e0ca      	b.n	14fdc <__aeabi_dsub+0x3ac>
   14e46:	1e58      	subs	r0, r3, #1
   14e48:	4684      	mov	ip, r0
   14e4a:	2800      	cmp	r0, #0
   14e4c:	d000      	beq.n	14e50 <__aeabi_dsub+0x220>
   14e4e:	e0e7      	b.n	15020 <__aeabi_dsub+0x3f0>
   14e50:	4452      	add	r2, sl
   14e52:	4552      	cmp	r2, sl
   14e54:	4180      	sbcs	r0, r0
   14e56:	1864      	adds	r4, r4, r1
   14e58:	4240      	negs	r0, r0
   14e5a:	1824      	adds	r4, r4, r0
   14e5c:	0017      	movs	r7, r2
   14e5e:	2601      	movs	r6, #1
   14e60:	0223      	lsls	r3, r4, #8
   14e62:	d507      	bpl.n	14e74 <__aeabi_dsub+0x244>
   14e64:	2602      	movs	r6, #2
   14e66:	e7cf      	b.n	14e08 <__aeabi_dsub+0x1d8>
   14e68:	4664      	mov	r4, ip
   14e6a:	432c      	orrs	r4, r5
   14e6c:	d100      	bne.n	14e70 <__aeabi_dsub+0x240>
   14e6e:	e1b3      	b.n	151d8 <__aeabi_dsub+0x5a8>
   14e70:	002c      	movs	r4, r5
   14e72:	4667      	mov	r7, ip
   14e74:	077b      	lsls	r3, r7, #29
   14e76:	d000      	beq.n	14e7a <__aeabi_dsub+0x24a>
   14e78:	e762      	b.n	14d40 <__aeabi_dsub+0x110>
   14e7a:	0763      	lsls	r3, r4, #29
   14e7c:	08ff      	lsrs	r7, r7, #3
   14e7e:	431f      	orrs	r7, r3
   14e80:	2501      	movs	r5, #1
   14e82:	4643      	mov	r3, r8
   14e84:	08e4      	lsrs	r4, r4, #3
   14e86:	401d      	ands	r5, r3
   14e88:	e793      	b.n	14db2 <__aeabi_dsub+0x182>
   14e8a:	2d00      	cmp	r5, #0
   14e8c:	d178      	bne.n	14f80 <__aeabi_dsub+0x350>
   14e8e:	1c75      	adds	r5, r6, #1
   14e90:	056d      	lsls	r5, r5, #21
   14e92:	0d6d      	lsrs	r5, r5, #21
   14e94:	2d01      	cmp	r5, #1
   14e96:	dc00      	bgt.n	14e9a <__aeabi_dsub+0x26a>
   14e98:	e0f2      	b.n	15080 <__aeabi_dsub+0x450>
   14e9a:	4650      	mov	r0, sl
   14e9c:	1a80      	subs	r0, r0, r2
   14e9e:	4582      	cmp	sl, r0
   14ea0:	41bf      	sbcs	r7, r7
   14ea2:	1a65      	subs	r5, r4, r1
   14ea4:	427f      	negs	r7, r7
   14ea6:	1bed      	subs	r5, r5, r7
   14ea8:	4684      	mov	ip, r0
   14eaa:	0228      	lsls	r0, r5, #8
   14eac:	d400      	bmi.n	14eb0 <__aeabi_dsub+0x280>
   14eae:	e08c      	b.n	14fca <__aeabi_dsub+0x39a>
   14eb0:	4650      	mov	r0, sl
   14eb2:	1a17      	subs	r7, r2, r0
   14eb4:	42ba      	cmp	r2, r7
   14eb6:	4192      	sbcs	r2, r2
   14eb8:	1b0c      	subs	r4, r1, r4
   14eba:	4255      	negs	r5, r2
   14ebc:	1b65      	subs	r5, r4, r5
   14ebe:	4698      	mov	r8, r3
   14ec0:	e714      	b.n	14cec <__aeabi_dsub+0xbc>
   14ec2:	2501      	movs	r5, #1
   14ec4:	4643      	mov	r3, r8
   14ec6:	2400      	movs	r4, #0
   14ec8:	401d      	ands	r5, r3
   14eca:	2700      	movs	r7, #0
   14ecc:	e755      	b.n	14d7a <__aeabi_dsub+0x14a>
   14ece:	4c2a      	ldr	r4, [pc, #168]	; (14f78 <__aeabi_dsub+0x348>)
   14ed0:	1af6      	subs	r6, r6, r3
   14ed2:	402c      	ands	r4, r5
   14ed4:	e732      	b.n	14d3c <__aeabi_dsub+0x10c>
   14ed6:	003d      	movs	r5, r7
   14ed8:	3828      	subs	r0, #40	; 0x28
   14eda:	4085      	lsls	r5, r0
   14edc:	2700      	movs	r7, #0
   14ede:	e717      	b.n	14d10 <__aeabi_dsub+0xe0>
   14ee0:	0038      	movs	r0, r7
   14ee2:	f000 fb45 	bl	15570 <__clzsi2>
   14ee6:	3020      	adds	r0, #32
   14ee8:	e706      	b.n	14cf8 <__aeabi_dsub+0xc8>
   14eea:	430a      	orrs	r2, r1
   14eec:	0017      	movs	r7, r2
   14eee:	2100      	movs	r1, #0
   14ef0:	1e7a      	subs	r2, r7, #1
   14ef2:	4197      	sbcs	r7, r2
   14ef4:	e6ee      	b.n	14cd4 <__aeabi_dsub+0xa4>
   14ef6:	2b00      	cmp	r3, #0
   14ef8:	d000      	beq.n	14efc <__aeabi_dsub+0x2cc>
   14efa:	e0e5      	b.n	150c8 <__aeabi_dsub+0x498>
   14efc:	1c73      	adds	r3, r6, #1
   14efe:	469c      	mov	ip, r3
   14f00:	055b      	lsls	r3, r3, #21
   14f02:	0d5b      	lsrs	r3, r3, #21
   14f04:	2b01      	cmp	r3, #1
   14f06:	dc00      	bgt.n	14f0a <__aeabi_dsub+0x2da>
   14f08:	e09f      	b.n	1504a <__aeabi_dsub+0x41a>
   14f0a:	4b1a      	ldr	r3, [pc, #104]	; (14f74 <__aeabi_dsub+0x344>)
   14f0c:	459c      	cmp	ip, r3
   14f0e:	d100      	bne.n	14f12 <__aeabi_dsub+0x2e2>
   14f10:	e0c5      	b.n	1509e <__aeabi_dsub+0x46e>
   14f12:	4452      	add	r2, sl
   14f14:	4552      	cmp	r2, sl
   14f16:	4180      	sbcs	r0, r0
   14f18:	1864      	adds	r4, r4, r1
   14f1a:	4240      	negs	r0, r0
   14f1c:	1824      	adds	r4, r4, r0
   14f1e:	07e7      	lsls	r7, r4, #31
   14f20:	0852      	lsrs	r2, r2, #1
   14f22:	4317      	orrs	r7, r2
   14f24:	0864      	lsrs	r4, r4, #1
   14f26:	4666      	mov	r6, ip
   14f28:	e708      	b.n	14d3c <__aeabi_dsub+0x10c>
   14f2a:	4812      	ldr	r0, [pc, #72]	; (14f74 <__aeabi_dsub+0x344>)
   14f2c:	4285      	cmp	r5, r0
   14f2e:	d100      	bne.n	14f32 <__aeabi_dsub+0x302>
   14f30:	e085      	b.n	1503e <__aeabi_dsub+0x40e>
   14f32:	001d      	movs	r5, r3
   14f34:	e6bc      	b.n	14cb0 <__aeabi_dsub+0x80>
   14f36:	0029      	movs	r1, r5
   14f38:	3e1f      	subs	r6, #31
   14f3a:	40f1      	lsrs	r1, r6
   14f3c:	2b20      	cmp	r3, #32
   14f3e:	d100      	bne.n	14f42 <__aeabi_dsub+0x312>
   14f40:	e07f      	b.n	15042 <__aeabi_dsub+0x412>
   14f42:	2240      	movs	r2, #64	; 0x40
   14f44:	1ad3      	subs	r3, r2, r3
   14f46:	409d      	lsls	r5, r3
   14f48:	432f      	orrs	r7, r5
   14f4a:	1e7d      	subs	r5, r7, #1
   14f4c:	41af      	sbcs	r7, r5
   14f4e:	2400      	movs	r4, #0
   14f50:	430f      	orrs	r7, r1
   14f52:	2600      	movs	r6, #0
   14f54:	e78e      	b.n	14e74 <__aeabi_dsub+0x244>
   14f56:	002b      	movs	r3, r5
   14f58:	000f      	movs	r7, r1
   14f5a:	3b20      	subs	r3, #32
   14f5c:	40df      	lsrs	r7, r3
   14f5e:	2d20      	cmp	r5, #32
   14f60:	d071      	beq.n	15046 <__aeabi_dsub+0x416>
   14f62:	2340      	movs	r3, #64	; 0x40
   14f64:	1b5d      	subs	r5, r3, r5
   14f66:	40a9      	lsls	r1, r5
   14f68:	430a      	orrs	r2, r1
   14f6a:	1e51      	subs	r1, r2, #1
   14f6c:	418a      	sbcs	r2, r1
   14f6e:	2100      	movs	r1, #0
   14f70:	4317      	orrs	r7, r2
   14f72:	e6af      	b.n	14cd4 <__aeabi_dsub+0xa4>
   14f74:	000007ff 	.word	0x000007ff
   14f78:	ff7fffff 	.word	0xff7fffff
   14f7c:	800fffff 	.word	0x800fffff
   14f80:	2e00      	cmp	r6, #0
   14f82:	d03e      	beq.n	15002 <__aeabi_dsub+0x3d2>
   14f84:	4eb3      	ldr	r6, [pc, #716]	; (15254 <__aeabi_dsub+0x624>)
   14f86:	45b4      	cmp	ip, r6
   14f88:	d045      	beq.n	15016 <__aeabi_dsub+0x3e6>
   14f8a:	2680      	movs	r6, #128	; 0x80
   14f8c:	0436      	lsls	r6, r6, #16
   14f8e:	426d      	negs	r5, r5
   14f90:	4334      	orrs	r4, r6
   14f92:	2d38      	cmp	r5, #56	; 0x38
   14f94:	dd00      	ble.n	14f98 <__aeabi_dsub+0x368>
   14f96:	e0a8      	b.n	150ea <__aeabi_dsub+0x4ba>
   14f98:	2d1f      	cmp	r5, #31
   14f9a:	dd00      	ble.n	14f9e <__aeabi_dsub+0x36e>
   14f9c:	e11f      	b.n	151de <__aeabi_dsub+0x5ae>
   14f9e:	2620      	movs	r6, #32
   14fa0:	0027      	movs	r7, r4
   14fa2:	4650      	mov	r0, sl
   14fa4:	1b76      	subs	r6, r6, r5
   14fa6:	40b7      	lsls	r7, r6
   14fa8:	40e8      	lsrs	r0, r5
   14faa:	4307      	orrs	r7, r0
   14fac:	4650      	mov	r0, sl
   14fae:	40b0      	lsls	r0, r6
   14fb0:	1e46      	subs	r6, r0, #1
   14fb2:	41b0      	sbcs	r0, r6
   14fb4:	40ec      	lsrs	r4, r5
   14fb6:	4338      	orrs	r0, r7
   14fb8:	1a17      	subs	r7, r2, r0
   14fba:	42ba      	cmp	r2, r7
   14fbc:	4192      	sbcs	r2, r2
   14fbe:	1b0c      	subs	r4, r1, r4
   14fc0:	4252      	negs	r2, r2
   14fc2:	1aa4      	subs	r4, r4, r2
   14fc4:	4666      	mov	r6, ip
   14fc6:	4698      	mov	r8, r3
   14fc8:	e68b      	b.n	14ce2 <__aeabi_dsub+0xb2>
   14fca:	4664      	mov	r4, ip
   14fcc:	4667      	mov	r7, ip
   14fce:	432c      	orrs	r4, r5
   14fd0:	d000      	beq.n	14fd4 <__aeabi_dsub+0x3a4>
   14fd2:	e68b      	b.n	14cec <__aeabi_dsub+0xbc>
   14fd4:	2500      	movs	r5, #0
   14fd6:	2600      	movs	r6, #0
   14fd8:	2700      	movs	r7, #0
   14fda:	e6ea      	b.n	14db2 <__aeabi_dsub+0x182>
   14fdc:	001e      	movs	r6, r3
   14fde:	e6ad      	b.n	14d3c <__aeabi_dsub+0x10c>
   14fe0:	2b1f      	cmp	r3, #31
   14fe2:	dc60      	bgt.n	150a6 <__aeabi_dsub+0x476>
   14fe4:	2720      	movs	r7, #32
   14fe6:	1af8      	subs	r0, r7, r3
   14fe8:	000f      	movs	r7, r1
   14fea:	4684      	mov	ip, r0
   14fec:	4087      	lsls	r7, r0
   14fee:	0010      	movs	r0, r2
   14ff0:	40d8      	lsrs	r0, r3
   14ff2:	4307      	orrs	r7, r0
   14ff4:	4660      	mov	r0, ip
   14ff6:	4082      	lsls	r2, r0
   14ff8:	1e50      	subs	r0, r2, #1
   14ffa:	4182      	sbcs	r2, r0
   14ffc:	40d9      	lsrs	r1, r3
   14ffe:	4317      	orrs	r7, r2
   15000:	e6f5      	b.n	14dee <__aeabi_dsub+0x1be>
   15002:	0026      	movs	r6, r4
   15004:	4650      	mov	r0, sl
   15006:	4306      	orrs	r6, r0
   15008:	d005      	beq.n	15016 <__aeabi_dsub+0x3e6>
   1500a:	43ed      	mvns	r5, r5
   1500c:	2d00      	cmp	r5, #0
   1500e:	d0d3      	beq.n	14fb8 <__aeabi_dsub+0x388>
   15010:	4e90      	ldr	r6, [pc, #576]	; (15254 <__aeabi_dsub+0x624>)
   15012:	45b4      	cmp	ip, r6
   15014:	d1bd      	bne.n	14f92 <__aeabi_dsub+0x362>
   15016:	000c      	movs	r4, r1
   15018:	0017      	movs	r7, r2
   1501a:	4666      	mov	r6, ip
   1501c:	4698      	mov	r8, r3
   1501e:	e68d      	b.n	14d3c <__aeabi_dsub+0x10c>
   15020:	488c      	ldr	r0, [pc, #560]	; (15254 <__aeabi_dsub+0x624>)
   15022:	4283      	cmp	r3, r0
   15024:	d00b      	beq.n	1503e <__aeabi_dsub+0x40e>
   15026:	4663      	mov	r3, ip
   15028:	e6d9      	b.n	14dde <__aeabi_dsub+0x1ae>
   1502a:	2d00      	cmp	r5, #0
   1502c:	d000      	beq.n	15030 <__aeabi_dsub+0x400>
   1502e:	e096      	b.n	1515e <__aeabi_dsub+0x52e>
   15030:	0008      	movs	r0, r1
   15032:	4310      	orrs	r0, r2
   15034:	d100      	bne.n	15038 <__aeabi_dsub+0x408>
   15036:	e0e2      	b.n	151fe <__aeabi_dsub+0x5ce>
   15038:	000c      	movs	r4, r1
   1503a:	0017      	movs	r7, r2
   1503c:	4698      	mov	r8, r3
   1503e:	4e85      	ldr	r6, [pc, #532]	; (15254 <__aeabi_dsub+0x624>)
   15040:	e67c      	b.n	14d3c <__aeabi_dsub+0x10c>
   15042:	2500      	movs	r5, #0
   15044:	e780      	b.n	14f48 <__aeabi_dsub+0x318>
   15046:	2100      	movs	r1, #0
   15048:	e78e      	b.n	14f68 <__aeabi_dsub+0x338>
   1504a:	0023      	movs	r3, r4
   1504c:	4650      	mov	r0, sl
   1504e:	4303      	orrs	r3, r0
   15050:	2e00      	cmp	r6, #0
   15052:	d000      	beq.n	15056 <__aeabi_dsub+0x426>
   15054:	e0a8      	b.n	151a8 <__aeabi_dsub+0x578>
   15056:	2b00      	cmp	r3, #0
   15058:	d100      	bne.n	1505c <__aeabi_dsub+0x42c>
   1505a:	e0de      	b.n	1521a <__aeabi_dsub+0x5ea>
   1505c:	000b      	movs	r3, r1
   1505e:	4313      	orrs	r3, r2
   15060:	d100      	bne.n	15064 <__aeabi_dsub+0x434>
   15062:	e66b      	b.n	14d3c <__aeabi_dsub+0x10c>
   15064:	4452      	add	r2, sl
   15066:	4552      	cmp	r2, sl
   15068:	4180      	sbcs	r0, r0
   1506a:	1864      	adds	r4, r4, r1
   1506c:	4240      	negs	r0, r0
   1506e:	1824      	adds	r4, r4, r0
   15070:	0017      	movs	r7, r2
   15072:	0223      	lsls	r3, r4, #8
   15074:	d400      	bmi.n	15078 <__aeabi_dsub+0x448>
   15076:	e6fd      	b.n	14e74 <__aeabi_dsub+0x244>
   15078:	4b77      	ldr	r3, [pc, #476]	; (15258 <__aeabi_dsub+0x628>)
   1507a:	4666      	mov	r6, ip
   1507c:	401c      	ands	r4, r3
   1507e:	e65d      	b.n	14d3c <__aeabi_dsub+0x10c>
   15080:	0025      	movs	r5, r4
   15082:	4650      	mov	r0, sl
   15084:	4305      	orrs	r5, r0
   15086:	2e00      	cmp	r6, #0
   15088:	d1cf      	bne.n	1502a <__aeabi_dsub+0x3fa>
   1508a:	2d00      	cmp	r5, #0
   1508c:	d14f      	bne.n	1512e <__aeabi_dsub+0x4fe>
   1508e:	000c      	movs	r4, r1
   15090:	4314      	orrs	r4, r2
   15092:	d100      	bne.n	15096 <__aeabi_dsub+0x466>
   15094:	e0a0      	b.n	151d8 <__aeabi_dsub+0x5a8>
   15096:	000c      	movs	r4, r1
   15098:	0017      	movs	r7, r2
   1509a:	4698      	mov	r8, r3
   1509c:	e64e      	b.n	14d3c <__aeabi_dsub+0x10c>
   1509e:	4666      	mov	r6, ip
   150a0:	2400      	movs	r4, #0
   150a2:	2700      	movs	r7, #0
   150a4:	e685      	b.n	14db2 <__aeabi_dsub+0x182>
   150a6:	001f      	movs	r7, r3
   150a8:	0008      	movs	r0, r1
   150aa:	3f20      	subs	r7, #32
   150ac:	40f8      	lsrs	r0, r7
   150ae:	0007      	movs	r7, r0
   150b0:	2b20      	cmp	r3, #32
   150b2:	d100      	bne.n	150b6 <__aeabi_dsub+0x486>
   150b4:	e08e      	b.n	151d4 <__aeabi_dsub+0x5a4>
   150b6:	2040      	movs	r0, #64	; 0x40
   150b8:	1ac3      	subs	r3, r0, r3
   150ba:	4099      	lsls	r1, r3
   150bc:	430a      	orrs	r2, r1
   150be:	1e51      	subs	r1, r2, #1
   150c0:	418a      	sbcs	r2, r1
   150c2:	2100      	movs	r1, #0
   150c4:	4317      	orrs	r7, r2
   150c6:	e692      	b.n	14dee <__aeabi_dsub+0x1be>
   150c8:	2e00      	cmp	r6, #0
   150ca:	d114      	bne.n	150f6 <__aeabi_dsub+0x4c6>
   150cc:	0026      	movs	r6, r4
   150ce:	4650      	mov	r0, sl
   150d0:	4306      	orrs	r6, r0
   150d2:	d062      	beq.n	1519a <__aeabi_dsub+0x56a>
   150d4:	43db      	mvns	r3, r3
   150d6:	2b00      	cmp	r3, #0
   150d8:	d15c      	bne.n	15194 <__aeabi_dsub+0x564>
   150da:	1887      	adds	r7, r0, r2
   150dc:	4297      	cmp	r7, r2
   150de:	4192      	sbcs	r2, r2
   150e0:	1864      	adds	r4, r4, r1
   150e2:	4252      	negs	r2, r2
   150e4:	18a4      	adds	r4, r4, r2
   150e6:	4666      	mov	r6, ip
   150e8:	e687      	b.n	14dfa <__aeabi_dsub+0x1ca>
   150ea:	4650      	mov	r0, sl
   150ec:	4320      	orrs	r0, r4
   150ee:	1e44      	subs	r4, r0, #1
   150f0:	41a0      	sbcs	r0, r4
   150f2:	2400      	movs	r4, #0
   150f4:	e760      	b.n	14fb8 <__aeabi_dsub+0x388>
   150f6:	4e57      	ldr	r6, [pc, #348]	; (15254 <__aeabi_dsub+0x624>)
   150f8:	45b4      	cmp	ip, r6
   150fa:	d04e      	beq.n	1519a <__aeabi_dsub+0x56a>
   150fc:	2680      	movs	r6, #128	; 0x80
   150fe:	0436      	lsls	r6, r6, #16
   15100:	425b      	negs	r3, r3
   15102:	4334      	orrs	r4, r6
   15104:	2b38      	cmp	r3, #56	; 0x38
   15106:	dd00      	ble.n	1510a <__aeabi_dsub+0x4da>
   15108:	e07f      	b.n	1520a <__aeabi_dsub+0x5da>
   1510a:	2b1f      	cmp	r3, #31
   1510c:	dd00      	ble.n	15110 <__aeabi_dsub+0x4e0>
   1510e:	e08b      	b.n	15228 <__aeabi_dsub+0x5f8>
   15110:	2620      	movs	r6, #32
   15112:	0027      	movs	r7, r4
   15114:	4650      	mov	r0, sl
   15116:	1af6      	subs	r6, r6, r3
   15118:	40b7      	lsls	r7, r6
   1511a:	40d8      	lsrs	r0, r3
   1511c:	4307      	orrs	r7, r0
   1511e:	4650      	mov	r0, sl
   15120:	40b0      	lsls	r0, r6
   15122:	1e46      	subs	r6, r0, #1
   15124:	41b0      	sbcs	r0, r6
   15126:	4307      	orrs	r7, r0
   15128:	40dc      	lsrs	r4, r3
   1512a:	18bf      	adds	r7, r7, r2
   1512c:	e7d6      	b.n	150dc <__aeabi_dsub+0x4ac>
   1512e:	000d      	movs	r5, r1
   15130:	4315      	orrs	r5, r2
   15132:	d100      	bne.n	15136 <__aeabi_dsub+0x506>
   15134:	e602      	b.n	14d3c <__aeabi_dsub+0x10c>
   15136:	4650      	mov	r0, sl
   15138:	1a80      	subs	r0, r0, r2
   1513a:	4582      	cmp	sl, r0
   1513c:	41bf      	sbcs	r7, r7
   1513e:	1a65      	subs	r5, r4, r1
   15140:	427f      	negs	r7, r7
   15142:	1bed      	subs	r5, r5, r7
   15144:	4684      	mov	ip, r0
   15146:	0228      	lsls	r0, r5, #8
   15148:	d400      	bmi.n	1514c <__aeabi_dsub+0x51c>
   1514a:	e68d      	b.n	14e68 <__aeabi_dsub+0x238>
   1514c:	4650      	mov	r0, sl
   1514e:	1a17      	subs	r7, r2, r0
   15150:	42ba      	cmp	r2, r7
   15152:	4192      	sbcs	r2, r2
   15154:	1b0c      	subs	r4, r1, r4
   15156:	4252      	negs	r2, r2
   15158:	1aa4      	subs	r4, r4, r2
   1515a:	4698      	mov	r8, r3
   1515c:	e5ee      	b.n	14d3c <__aeabi_dsub+0x10c>
   1515e:	000d      	movs	r5, r1
   15160:	4315      	orrs	r5, r2
   15162:	d100      	bne.n	15166 <__aeabi_dsub+0x536>
   15164:	e76b      	b.n	1503e <__aeabi_dsub+0x40e>
   15166:	4650      	mov	r0, sl
   15168:	0767      	lsls	r7, r4, #29
   1516a:	08c0      	lsrs	r0, r0, #3
   1516c:	4307      	orrs	r7, r0
   1516e:	2080      	movs	r0, #128	; 0x80
   15170:	08e4      	lsrs	r4, r4, #3
   15172:	0300      	lsls	r0, r0, #12
   15174:	4204      	tst	r4, r0
   15176:	d007      	beq.n	15188 <__aeabi_dsub+0x558>
   15178:	08cd      	lsrs	r5, r1, #3
   1517a:	4205      	tst	r5, r0
   1517c:	d104      	bne.n	15188 <__aeabi_dsub+0x558>
   1517e:	002c      	movs	r4, r5
   15180:	4698      	mov	r8, r3
   15182:	08d7      	lsrs	r7, r2, #3
   15184:	0749      	lsls	r1, r1, #29
   15186:	430f      	orrs	r7, r1
   15188:	0f7b      	lsrs	r3, r7, #29
   1518a:	00e4      	lsls	r4, r4, #3
   1518c:	431c      	orrs	r4, r3
   1518e:	00ff      	lsls	r7, r7, #3
   15190:	4e30      	ldr	r6, [pc, #192]	; (15254 <__aeabi_dsub+0x624>)
   15192:	e5d3      	b.n	14d3c <__aeabi_dsub+0x10c>
   15194:	4e2f      	ldr	r6, [pc, #188]	; (15254 <__aeabi_dsub+0x624>)
   15196:	45b4      	cmp	ip, r6
   15198:	d1b4      	bne.n	15104 <__aeabi_dsub+0x4d4>
   1519a:	000c      	movs	r4, r1
   1519c:	0017      	movs	r7, r2
   1519e:	4666      	mov	r6, ip
   151a0:	e5cc      	b.n	14d3c <__aeabi_dsub+0x10c>
   151a2:	2700      	movs	r7, #0
   151a4:	2400      	movs	r4, #0
   151a6:	e5e8      	b.n	14d7a <__aeabi_dsub+0x14a>
   151a8:	2b00      	cmp	r3, #0
   151aa:	d039      	beq.n	15220 <__aeabi_dsub+0x5f0>
   151ac:	000b      	movs	r3, r1
   151ae:	4313      	orrs	r3, r2
   151b0:	d100      	bne.n	151b4 <__aeabi_dsub+0x584>
   151b2:	e744      	b.n	1503e <__aeabi_dsub+0x40e>
   151b4:	08c0      	lsrs	r0, r0, #3
   151b6:	0767      	lsls	r7, r4, #29
   151b8:	4307      	orrs	r7, r0
   151ba:	2080      	movs	r0, #128	; 0x80
   151bc:	08e4      	lsrs	r4, r4, #3
   151be:	0300      	lsls	r0, r0, #12
   151c0:	4204      	tst	r4, r0
   151c2:	d0e1      	beq.n	15188 <__aeabi_dsub+0x558>
   151c4:	08cb      	lsrs	r3, r1, #3
   151c6:	4203      	tst	r3, r0
   151c8:	d1de      	bne.n	15188 <__aeabi_dsub+0x558>
   151ca:	08d7      	lsrs	r7, r2, #3
   151cc:	0749      	lsls	r1, r1, #29
   151ce:	430f      	orrs	r7, r1
   151d0:	001c      	movs	r4, r3
   151d2:	e7d9      	b.n	15188 <__aeabi_dsub+0x558>
   151d4:	2100      	movs	r1, #0
   151d6:	e771      	b.n	150bc <__aeabi_dsub+0x48c>
   151d8:	2500      	movs	r5, #0
   151da:	2700      	movs	r7, #0
   151dc:	e5e9      	b.n	14db2 <__aeabi_dsub+0x182>
   151de:	002e      	movs	r6, r5
   151e0:	0027      	movs	r7, r4
   151e2:	3e20      	subs	r6, #32
   151e4:	40f7      	lsrs	r7, r6
   151e6:	2d20      	cmp	r5, #32
   151e8:	d02f      	beq.n	1524a <__aeabi_dsub+0x61a>
   151ea:	2640      	movs	r6, #64	; 0x40
   151ec:	1b75      	subs	r5, r6, r5
   151ee:	40ac      	lsls	r4, r5
   151f0:	4650      	mov	r0, sl
   151f2:	4320      	orrs	r0, r4
   151f4:	1e44      	subs	r4, r0, #1
   151f6:	41a0      	sbcs	r0, r4
   151f8:	2400      	movs	r4, #0
   151fa:	4338      	orrs	r0, r7
   151fc:	e6dc      	b.n	14fb8 <__aeabi_dsub+0x388>
   151fe:	2480      	movs	r4, #128	; 0x80
   15200:	2500      	movs	r5, #0
   15202:	0324      	lsls	r4, r4, #12
   15204:	4e13      	ldr	r6, [pc, #76]	; (15254 <__aeabi_dsub+0x624>)
   15206:	2700      	movs	r7, #0
   15208:	e5d3      	b.n	14db2 <__aeabi_dsub+0x182>
   1520a:	4650      	mov	r0, sl
   1520c:	4320      	orrs	r0, r4
   1520e:	0007      	movs	r7, r0
   15210:	1e78      	subs	r0, r7, #1
   15212:	4187      	sbcs	r7, r0
   15214:	2400      	movs	r4, #0
   15216:	18bf      	adds	r7, r7, r2
   15218:	e760      	b.n	150dc <__aeabi_dsub+0x4ac>
   1521a:	000c      	movs	r4, r1
   1521c:	0017      	movs	r7, r2
   1521e:	e58d      	b.n	14d3c <__aeabi_dsub+0x10c>
   15220:	000c      	movs	r4, r1
   15222:	0017      	movs	r7, r2
   15224:	4e0b      	ldr	r6, [pc, #44]	; (15254 <__aeabi_dsub+0x624>)
   15226:	e589      	b.n	14d3c <__aeabi_dsub+0x10c>
   15228:	001e      	movs	r6, r3
   1522a:	0027      	movs	r7, r4
   1522c:	3e20      	subs	r6, #32
   1522e:	40f7      	lsrs	r7, r6
   15230:	2b20      	cmp	r3, #32
   15232:	d00c      	beq.n	1524e <__aeabi_dsub+0x61e>
   15234:	2640      	movs	r6, #64	; 0x40
   15236:	1af3      	subs	r3, r6, r3
   15238:	409c      	lsls	r4, r3
   1523a:	4650      	mov	r0, sl
   1523c:	4320      	orrs	r0, r4
   1523e:	1e44      	subs	r4, r0, #1
   15240:	41a0      	sbcs	r0, r4
   15242:	4307      	orrs	r7, r0
   15244:	2400      	movs	r4, #0
   15246:	18bf      	adds	r7, r7, r2
   15248:	e748      	b.n	150dc <__aeabi_dsub+0x4ac>
   1524a:	2400      	movs	r4, #0
   1524c:	e7d0      	b.n	151f0 <__aeabi_dsub+0x5c0>
   1524e:	2400      	movs	r4, #0
   15250:	e7f3      	b.n	1523a <__aeabi_dsub+0x60a>
   15252:	46c0      	nop			; (mov r8, r8)
   15254:	000007ff 	.word	0x000007ff
   15258:	ff7fffff 	.word	0xff7fffff

0001525c <__aeabi_d2iz>:
   1525c:	b530      	push	{r4, r5, lr}
   1525e:	4d13      	ldr	r5, [pc, #76]	; (152ac <__aeabi_d2iz+0x50>)
   15260:	030a      	lsls	r2, r1, #12
   15262:	004b      	lsls	r3, r1, #1
   15264:	0b12      	lsrs	r2, r2, #12
   15266:	0d5b      	lsrs	r3, r3, #21
   15268:	0fc9      	lsrs	r1, r1, #31
   1526a:	2400      	movs	r4, #0
   1526c:	42ab      	cmp	r3, r5
   1526e:	dd10      	ble.n	15292 <__aeabi_d2iz+0x36>
   15270:	4c0f      	ldr	r4, [pc, #60]	; (152b0 <__aeabi_d2iz+0x54>)
   15272:	42a3      	cmp	r3, r4
   15274:	dc0f      	bgt.n	15296 <__aeabi_d2iz+0x3a>
   15276:	2480      	movs	r4, #128	; 0x80
   15278:	4d0e      	ldr	r5, [pc, #56]	; (152b4 <__aeabi_d2iz+0x58>)
   1527a:	0364      	lsls	r4, r4, #13
   1527c:	4322      	orrs	r2, r4
   1527e:	1aed      	subs	r5, r5, r3
   15280:	2d1f      	cmp	r5, #31
   15282:	dd0b      	ble.n	1529c <__aeabi_d2iz+0x40>
   15284:	480c      	ldr	r0, [pc, #48]	; (152b8 <__aeabi_d2iz+0x5c>)
   15286:	1ac3      	subs	r3, r0, r3
   15288:	40da      	lsrs	r2, r3
   1528a:	4254      	negs	r4, r2
   1528c:	2900      	cmp	r1, #0
   1528e:	d100      	bne.n	15292 <__aeabi_d2iz+0x36>
   15290:	0014      	movs	r4, r2
   15292:	0020      	movs	r0, r4
   15294:	bd30      	pop	{r4, r5, pc}
   15296:	4b09      	ldr	r3, [pc, #36]	; (152bc <__aeabi_d2iz+0x60>)
   15298:	18cc      	adds	r4, r1, r3
   1529a:	e7fa      	b.n	15292 <__aeabi_d2iz+0x36>
   1529c:	4c08      	ldr	r4, [pc, #32]	; (152c0 <__aeabi_d2iz+0x64>)
   1529e:	40e8      	lsrs	r0, r5
   152a0:	46a4      	mov	ip, r4
   152a2:	4463      	add	r3, ip
   152a4:	409a      	lsls	r2, r3
   152a6:	4302      	orrs	r2, r0
   152a8:	e7ef      	b.n	1528a <__aeabi_d2iz+0x2e>
   152aa:	46c0      	nop			; (mov r8, r8)
   152ac:	000003fe 	.word	0x000003fe
   152b0:	0000041d 	.word	0x0000041d
   152b4:	00000433 	.word	0x00000433
   152b8:	00000413 	.word	0x00000413
   152bc:	7fffffff 	.word	0x7fffffff
   152c0:	fffffbed 	.word	0xfffffbed

000152c4 <__aeabi_i2d>:
   152c4:	b570      	push	{r4, r5, r6, lr}
   152c6:	2800      	cmp	r0, #0
   152c8:	d030      	beq.n	1532c <__aeabi_i2d+0x68>
   152ca:	17c3      	asrs	r3, r0, #31
   152cc:	18c4      	adds	r4, r0, r3
   152ce:	405c      	eors	r4, r3
   152d0:	0fc5      	lsrs	r5, r0, #31
   152d2:	0020      	movs	r0, r4
   152d4:	f000 f94c 	bl	15570 <__clzsi2>
   152d8:	4b17      	ldr	r3, [pc, #92]	; (15338 <__aeabi_i2d+0x74>)
   152da:	4a18      	ldr	r2, [pc, #96]	; (1533c <__aeabi_i2d+0x78>)
   152dc:	1a1b      	subs	r3, r3, r0
   152de:	1ad2      	subs	r2, r2, r3
   152e0:	2a1f      	cmp	r2, #31
   152e2:	dd18      	ble.n	15316 <__aeabi_i2d+0x52>
   152e4:	4a16      	ldr	r2, [pc, #88]	; (15340 <__aeabi_i2d+0x7c>)
   152e6:	1ad2      	subs	r2, r2, r3
   152e8:	4094      	lsls	r4, r2
   152ea:	2200      	movs	r2, #0
   152ec:	0324      	lsls	r4, r4, #12
   152ee:	055b      	lsls	r3, r3, #21
   152f0:	0b24      	lsrs	r4, r4, #12
   152f2:	0d5b      	lsrs	r3, r3, #21
   152f4:	2100      	movs	r1, #0
   152f6:	0010      	movs	r0, r2
   152f8:	0324      	lsls	r4, r4, #12
   152fa:	0d0a      	lsrs	r2, r1, #20
   152fc:	0b24      	lsrs	r4, r4, #12
   152fe:	0512      	lsls	r2, r2, #20
   15300:	4322      	orrs	r2, r4
   15302:	4c10      	ldr	r4, [pc, #64]	; (15344 <__aeabi_i2d+0x80>)
   15304:	051b      	lsls	r3, r3, #20
   15306:	4022      	ands	r2, r4
   15308:	4313      	orrs	r3, r2
   1530a:	005b      	lsls	r3, r3, #1
   1530c:	07ed      	lsls	r5, r5, #31
   1530e:	085b      	lsrs	r3, r3, #1
   15310:	432b      	orrs	r3, r5
   15312:	0019      	movs	r1, r3
   15314:	bd70      	pop	{r4, r5, r6, pc}
   15316:	0021      	movs	r1, r4
   15318:	4091      	lsls	r1, r2
   1531a:	000a      	movs	r2, r1
   1531c:	210b      	movs	r1, #11
   1531e:	1a08      	subs	r0, r1, r0
   15320:	40c4      	lsrs	r4, r0
   15322:	055b      	lsls	r3, r3, #21
   15324:	0324      	lsls	r4, r4, #12
   15326:	0b24      	lsrs	r4, r4, #12
   15328:	0d5b      	lsrs	r3, r3, #21
   1532a:	e7e3      	b.n	152f4 <__aeabi_i2d+0x30>
   1532c:	2500      	movs	r5, #0
   1532e:	2300      	movs	r3, #0
   15330:	2400      	movs	r4, #0
   15332:	2200      	movs	r2, #0
   15334:	e7de      	b.n	152f4 <__aeabi_i2d+0x30>
   15336:	46c0      	nop			; (mov r8, r8)
   15338:	0000041e 	.word	0x0000041e
   1533c:	00000433 	.word	0x00000433
   15340:	00000413 	.word	0x00000413
   15344:	800fffff 	.word	0x800fffff

00015348 <__aeabi_ui2d>:
   15348:	b510      	push	{r4, lr}
   1534a:	1e04      	subs	r4, r0, #0
   1534c:	d028      	beq.n	153a0 <__aeabi_ui2d+0x58>
   1534e:	f000 f90f 	bl	15570 <__clzsi2>
   15352:	4b15      	ldr	r3, [pc, #84]	; (153a8 <__aeabi_ui2d+0x60>)
   15354:	4a15      	ldr	r2, [pc, #84]	; (153ac <__aeabi_ui2d+0x64>)
   15356:	1a1b      	subs	r3, r3, r0
   15358:	1ad2      	subs	r2, r2, r3
   1535a:	2a1f      	cmp	r2, #31
   1535c:	dd15      	ble.n	1538a <__aeabi_ui2d+0x42>
   1535e:	4a14      	ldr	r2, [pc, #80]	; (153b0 <__aeabi_ui2d+0x68>)
   15360:	1ad2      	subs	r2, r2, r3
   15362:	4094      	lsls	r4, r2
   15364:	2200      	movs	r2, #0
   15366:	0324      	lsls	r4, r4, #12
   15368:	055b      	lsls	r3, r3, #21
   1536a:	0b24      	lsrs	r4, r4, #12
   1536c:	0d5b      	lsrs	r3, r3, #21
   1536e:	2100      	movs	r1, #0
   15370:	0010      	movs	r0, r2
   15372:	0324      	lsls	r4, r4, #12
   15374:	0d0a      	lsrs	r2, r1, #20
   15376:	0b24      	lsrs	r4, r4, #12
   15378:	0512      	lsls	r2, r2, #20
   1537a:	4322      	orrs	r2, r4
   1537c:	4c0d      	ldr	r4, [pc, #52]	; (153b4 <__aeabi_ui2d+0x6c>)
   1537e:	051b      	lsls	r3, r3, #20
   15380:	4022      	ands	r2, r4
   15382:	4313      	orrs	r3, r2
   15384:	005b      	lsls	r3, r3, #1
   15386:	0859      	lsrs	r1, r3, #1
   15388:	bd10      	pop	{r4, pc}
   1538a:	0021      	movs	r1, r4
   1538c:	4091      	lsls	r1, r2
   1538e:	000a      	movs	r2, r1
   15390:	210b      	movs	r1, #11
   15392:	1a08      	subs	r0, r1, r0
   15394:	40c4      	lsrs	r4, r0
   15396:	055b      	lsls	r3, r3, #21
   15398:	0324      	lsls	r4, r4, #12
   1539a:	0b24      	lsrs	r4, r4, #12
   1539c:	0d5b      	lsrs	r3, r3, #21
   1539e:	e7e6      	b.n	1536e <__aeabi_ui2d+0x26>
   153a0:	2300      	movs	r3, #0
   153a2:	2400      	movs	r4, #0
   153a4:	2200      	movs	r2, #0
   153a6:	e7e2      	b.n	1536e <__aeabi_ui2d+0x26>
   153a8:	0000041e 	.word	0x0000041e
   153ac:	00000433 	.word	0x00000433
   153b0:	00000413 	.word	0x00000413
   153b4:	800fffff 	.word	0x800fffff

000153b8 <__aeabi_f2d>:
   153b8:	0041      	lsls	r1, r0, #1
   153ba:	0e09      	lsrs	r1, r1, #24
   153bc:	1c4b      	adds	r3, r1, #1
   153be:	b570      	push	{r4, r5, r6, lr}
   153c0:	b2db      	uxtb	r3, r3
   153c2:	0246      	lsls	r6, r0, #9
   153c4:	0a75      	lsrs	r5, r6, #9
   153c6:	0fc4      	lsrs	r4, r0, #31
   153c8:	2b01      	cmp	r3, #1
   153ca:	dd14      	ble.n	153f6 <__aeabi_f2d+0x3e>
   153cc:	23e0      	movs	r3, #224	; 0xe0
   153ce:	009b      	lsls	r3, r3, #2
   153d0:	076d      	lsls	r5, r5, #29
   153d2:	0b36      	lsrs	r6, r6, #12
   153d4:	18cb      	adds	r3, r1, r3
   153d6:	2100      	movs	r1, #0
   153d8:	0d0a      	lsrs	r2, r1, #20
   153da:	0028      	movs	r0, r5
   153dc:	0512      	lsls	r2, r2, #20
   153de:	4d1c      	ldr	r5, [pc, #112]	; (15450 <__aeabi_f2d+0x98>)
   153e0:	4332      	orrs	r2, r6
   153e2:	055b      	lsls	r3, r3, #21
   153e4:	402a      	ands	r2, r5
   153e6:	085b      	lsrs	r3, r3, #1
   153e8:	4313      	orrs	r3, r2
   153ea:	005b      	lsls	r3, r3, #1
   153ec:	07e4      	lsls	r4, r4, #31
   153ee:	085b      	lsrs	r3, r3, #1
   153f0:	4323      	orrs	r3, r4
   153f2:	0019      	movs	r1, r3
   153f4:	bd70      	pop	{r4, r5, r6, pc}
   153f6:	2900      	cmp	r1, #0
   153f8:	d114      	bne.n	15424 <__aeabi_f2d+0x6c>
   153fa:	2d00      	cmp	r5, #0
   153fc:	d01e      	beq.n	1543c <__aeabi_f2d+0x84>
   153fe:	0028      	movs	r0, r5
   15400:	f000 f8b6 	bl	15570 <__clzsi2>
   15404:	280a      	cmp	r0, #10
   15406:	dc1c      	bgt.n	15442 <__aeabi_f2d+0x8a>
   15408:	230b      	movs	r3, #11
   1540a:	002a      	movs	r2, r5
   1540c:	1a1b      	subs	r3, r3, r0
   1540e:	40da      	lsrs	r2, r3
   15410:	0003      	movs	r3, r0
   15412:	3315      	adds	r3, #21
   15414:	409d      	lsls	r5, r3
   15416:	4b0f      	ldr	r3, [pc, #60]	; (15454 <__aeabi_f2d+0x9c>)
   15418:	0312      	lsls	r2, r2, #12
   1541a:	1a1b      	subs	r3, r3, r0
   1541c:	055b      	lsls	r3, r3, #21
   1541e:	0b16      	lsrs	r6, r2, #12
   15420:	0d5b      	lsrs	r3, r3, #21
   15422:	e7d8      	b.n	153d6 <__aeabi_f2d+0x1e>
   15424:	2d00      	cmp	r5, #0
   15426:	d006      	beq.n	15436 <__aeabi_f2d+0x7e>
   15428:	0b32      	lsrs	r2, r6, #12
   1542a:	2680      	movs	r6, #128	; 0x80
   1542c:	0336      	lsls	r6, r6, #12
   1542e:	076d      	lsls	r5, r5, #29
   15430:	4316      	orrs	r6, r2
   15432:	4b09      	ldr	r3, [pc, #36]	; (15458 <__aeabi_f2d+0xa0>)
   15434:	e7cf      	b.n	153d6 <__aeabi_f2d+0x1e>
   15436:	4b08      	ldr	r3, [pc, #32]	; (15458 <__aeabi_f2d+0xa0>)
   15438:	2600      	movs	r6, #0
   1543a:	e7cc      	b.n	153d6 <__aeabi_f2d+0x1e>
   1543c:	2300      	movs	r3, #0
   1543e:	2600      	movs	r6, #0
   15440:	e7c9      	b.n	153d6 <__aeabi_f2d+0x1e>
   15442:	0003      	movs	r3, r0
   15444:	002a      	movs	r2, r5
   15446:	3b0b      	subs	r3, #11
   15448:	409a      	lsls	r2, r3
   1544a:	2500      	movs	r5, #0
   1544c:	e7e3      	b.n	15416 <__aeabi_f2d+0x5e>
   1544e:	46c0      	nop			; (mov r8, r8)
   15450:	800fffff 	.word	0x800fffff
   15454:	00000389 	.word	0x00000389
   15458:	000007ff 	.word	0x000007ff

0001545c <__aeabi_d2f>:
   1545c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1545e:	004c      	lsls	r4, r1, #1
   15460:	0d64      	lsrs	r4, r4, #21
   15462:	030b      	lsls	r3, r1, #12
   15464:	1c62      	adds	r2, r4, #1
   15466:	0f45      	lsrs	r5, r0, #29
   15468:	0a5b      	lsrs	r3, r3, #9
   1546a:	0552      	lsls	r2, r2, #21
   1546c:	432b      	orrs	r3, r5
   1546e:	0fc9      	lsrs	r1, r1, #31
   15470:	00c5      	lsls	r5, r0, #3
   15472:	0d52      	lsrs	r2, r2, #21
   15474:	2a01      	cmp	r2, #1
   15476:	dd28      	ble.n	154ca <__aeabi_d2f+0x6e>
   15478:	4a3a      	ldr	r2, [pc, #232]	; (15564 <__aeabi_d2f+0x108>)
   1547a:	18a6      	adds	r6, r4, r2
   1547c:	2efe      	cmp	r6, #254	; 0xfe
   1547e:	dc1b      	bgt.n	154b8 <__aeabi_d2f+0x5c>
   15480:	2e00      	cmp	r6, #0
   15482:	dd3e      	ble.n	15502 <__aeabi_d2f+0xa6>
   15484:	0180      	lsls	r0, r0, #6
   15486:	0002      	movs	r2, r0
   15488:	1e50      	subs	r0, r2, #1
   1548a:	4182      	sbcs	r2, r0
   1548c:	0f6d      	lsrs	r5, r5, #29
   1548e:	432a      	orrs	r2, r5
   15490:	00db      	lsls	r3, r3, #3
   15492:	4313      	orrs	r3, r2
   15494:	075a      	lsls	r2, r3, #29
   15496:	d004      	beq.n	154a2 <__aeabi_d2f+0x46>
   15498:	220f      	movs	r2, #15
   1549a:	401a      	ands	r2, r3
   1549c:	2a04      	cmp	r2, #4
   1549e:	d000      	beq.n	154a2 <__aeabi_d2f+0x46>
   154a0:	3304      	adds	r3, #4
   154a2:	2280      	movs	r2, #128	; 0x80
   154a4:	04d2      	lsls	r2, r2, #19
   154a6:	401a      	ands	r2, r3
   154a8:	d05a      	beq.n	15560 <__aeabi_d2f+0x104>
   154aa:	3601      	adds	r6, #1
   154ac:	2eff      	cmp	r6, #255	; 0xff
   154ae:	d003      	beq.n	154b8 <__aeabi_d2f+0x5c>
   154b0:	019b      	lsls	r3, r3, #6
   154b2:	0a5b      	lsrs	r3, r3, #9
   154b4:	b2f4      	uxtb	r4, r6
   154b6:	e001      	b.n	154bc <__aeabi_d2f+0x60>
   154b8:	24ff      	movs	r4, #255	; 0xff
   154ba:	2300      	movs	r3, #0
   154bc:	0258      	lsls	r0, r3, #9
   154be:	05e4      	lsls	r4, r4, #23
   154c0:	0a40      	lsrs	r0, r0, #9
   154c2:	07c9      	lsls	r1, r1, #31
   154c4:	4320      	orrs	r0, r4
   154c6:	4308      	orrs	r0, r1
   154c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   154ca:	2c00      	cmp	r4, #0
   154cc:	d007      	beq.n	154de <__aeabi_d2f+0x82>
   154ce:	431d      	orrs	r5, r3
   154d0:	d0f2      	beq.n	154b8 <__aeabi_d2f+0x5c>
   154d2:	2080      	movs	r0, #128	; 0x80
   154d4:	00db      	lsls	r3, r3, #3
   154d6:	0480      	lsls	r0, r0, #18
   154d8:	4303      	orrs	r3, r0
   154da:	26ff      	movs	r6, #255	; 0xff
   154dc:	e7da      	b.n	15494 <__aeabi_d2f+0x38>
   154de:	432b      	orrs	r3, r5
   154e0:	d003      	beq.n	154ea <__aeabi_d2f+0x8e>
   154e2:	2305      	movs	r3, #5
   154e4:	08db      	lsrs	r3, r3, #3
   154e6:	2cff      	cmp	r4, #255	; 0xff
   154e8:	d003      	beq.n	154f2 <__aeabi_d2f+0x96>
   154ea:	025b      	lsls	r3, r3, #9
   154ec:	0a5b      	lsrs	r3, r3, #9
   154ee:	b2e4      	uxtb	r4, r4
   154f0:	e7e4      	b.n	154bc <__aeabi_d2f+0x60>
   154f2:	2b00      	cmp	r3, #0
   154f4:	d032      	beq.n	1555c <__aeabi_d2f+0x100>
   154f6:	2080      	movs	r0, #128	; 0x80
   154f8:	03c0      	lsls	r0, r0, #15
   154fa:	4303      	orrs	r3, r0
   154fc:	025b      	lsls	r3, r3, #9
   154fe:	0a5b      	lsrs	r3, r3, #9
   15500:	e7dc      	b.n	154bc <__aeabi_d2f+0x60>
   15502:	0032      	movs	r2, r6
   15504:	3217      	adds	r2, #23
   15506:	db14      	blt.n	15532 <__aeabi_d2f+0xd6>
   15508:	2280      	movs	r2, #128	; 0x80
   1550a:	271e      	movs	r7, #30
   1550c:	0412      	lsls	r2, r2, #16
   1550e:	4313      	orrs	r3, r2
   15510:	1bbf      	subs	r7, r7, r6
   15512:	2f1f      	cmp	r7, #31
   15514:	dc0f      	bgt.n	15536 <__aeabi_d2f+0xda>
   15516:	4a14      	ldr	r2, [pc, #80]	; (15568 <__aeabi_d2f+0x10c>)
   15518:	4694      	mov	ip, r2
   1551a:	4464      	add	r4, ip
   1551c:	002a      	movs	r2, r5
   1551e:	40a5      	lsls	r5, r4
   15520:	002e      	movs	r6, r5
   15522:	40a3      	lsls	r3, r4
   15524:	1e75      	subs	r5, r6, #1
   15526:	41ae      	sbcs	r6, r5
   15528:	40fa      	lsrs	r2, r7
   1552a:	4333      	orrs	r3, r6
   1552c:	4313      	orrs	r3, r2
   1552e:	2600      	movs	r6, #0
   15530:	e7b0      	b.n	15494 <__aeabi_d2f+0x38>
   15532:	2400      	movs	r4, #0
   15534:	e7d5      	b.n	154e2 <__aeabi_d2f+0x86>
   15536:	2202      	movs	r2, #2
   15538:	4252      	negs	r2, r2
   1553a:	1b96      	subs	r6, r2, r6
   1553c:	001a      	movs	r2, r3
   1553e:	40f2      	lsrs	r2, r6
   15540:	2f20      	cmp	r7, #32
   15542:	d009      	beq.n	15558 <__aeabi_d2f+0xfc>
   15544:	4809      	ldr	r0, [pc, #36]	; (1556c <__aeabi_d2f+0x110>)
   15546:	4684      	mov	ip, r0
   15548:	4464      	add	r4, ip
   1554a:	40a3      	lsls	r3, r4
   1554c:	432b      	orrs	r3, r5
   1554e:	1e5d      	subs	r5, r3, #1
   15550:	41ab      	sbcs	r3, r5
   15552:	2600      	movs	r6, #0
   15554:	4313      	orrs	r3, r2
   15556:	e79d      	b.n	15494 <__aeabi_d2f+0x38>
   15558:	2300      	movs	r3, #0
   1555a:	e7f7      	b.n	1554c <__aeabi_d2f+0xf0>
   1555c:	2300      	movs	r3, #0
   1555e:	e7ad      	b.n	154bc <__aeabi_d2f+0x60>
   15560:	0034      	movs	r4, r6
   15562:	e7bf      	b.n	154e4 <__aeabi_d2f+0x88>
   15564:	fffffc80 	.word	0xfffffc80
   15568:	fffffc82 	.word	0xfffffc82
   1556c:	fffffca2 	.word	0xfffffca2

00015570 <__clzsi2>:
   15570:	211c      	movs	r1, #28
   15572:	2301      	movs	r3, #1
   15574:	041b      	lsls	r3, r3, #16
   15576:	4298      	cmp	r0, r3
   15578:	d301      	bcc.n	1557e <__clzsi2+0xe>
   1557a:	0c00      	lsrs	r0, r0, #16
   1557c:	3910      	subs	r1, #16
   1557e:	0a1b      	lsrs	r3, r3, #8
   15580:	4298      	cmp	r0, r3
   15582:	d301      	bcc.n	15588 <__clzsi2+0x18>
   15584:	0a00      	lsrs	r0, r0, #8
   15586:	3908      	subs	r1, #8
   15588:	091b      	lsrs	r3, r3, #4
   1558a:	4298      	cmp	r0, r3
   1558c:	d301      	bcc.n	15592 <__clzsi2+0x22>
   1558e:	0900      	lsrs	r0, r0, #4
   15590:	3904      	subs	r1, #4
   15592:	a202      	add	r2, pc, #8	; (adr r2, 1559c <__clzsi2+0x2c>)
   15594:	5c10      	ldrb	r0, [r2, r0]
   15596:	1840      	adds	r0, r0, r1
   15598:	4770      	bx	lr
   1559a:	46c0      	nop			; (mov r8, r8)
   1559c:	02020304 	.word	0x02020304
   155a0:	01010101 	.word	0x01010101
	...

000155ac <__clzdi2>:
   155ac:	b510      	push	{r4, lr}
   155ae:	2900      	cmp	r1, #0
   155b0:	d103      	bne.n	155ba <__clzdi2+0xe>
   155b2:	f7ff ffdd 	bl	15570 <__clzsi2>
   155b6:	3020      	adds	r0, #32
   155b8:	e002      	b.n	155c0 <__clzdi2+0x14>
   155ba:	1c08      	adds	r0, r1, #0
   155bc:	f7ff ffd8 	bl	15570 <__clzsi2>
   155c0:	bd10      	pop	{r4, pc}
   155c2:	46c0      	nop			; (mov r8, r8)

000155c4 <__libc_init_array>:
   155c4:	b570      	push	{r4, r5, r6, lr}
   155c6:	4e0d      	ldr	r6, [pc, #52]	; (155fc <__libc_init_array+0x38>)
   155c8:	4d0d      	ldr	r5, [pc, #52]	; (15600 <__libc_init_array+0x3c>)
   155ca:	2400      	movs	r4, #0
   155cc:	1bad      	subs	r5, r5, r6
   155ce:	10ad      	asrs	r5, r5, #2
   155d0:	d005      	beq.n	155de <__libc_init_array+0x1a>
   155d2:	00a3      	lsls	r3, r4, #2
   155d4:	58f3      	ldr	r3, [r6, r3]
   155d6:	3401      	adds	r4, #1
   155d8:	4798      	blx	r3
   155da:	42a5      	cmp	r5, r4
   155dc:	d1f9      	bne.n	155d2 <__libc_init_array+0xe>
   155de:	f007 ff3d 	bl	1d45c <_init>
   155e2:	4e08      	ldr	r6, [pc, #32]	; (15604 <__libc_init_array+0x40>)
   155e4:	4d08      	ldr	r5, [pc, #32]	; (15608 <__libc_init_array+0x44>)
   155e6:	2400      	movs	r4, #0
   155e8:	1bad      	subs	r5, r5, r6
   155ea:	10ad      	asrs	r5, r5, #2
   155ec:	d005      	beq.n	155fa <__libc_init_array+0x36>
   155ee:	00a3      	lsls	r3, r4, #2
   155f0:	58f3      	ldr	r3, [r6, r3]
   155f2:	3401      	adds	r4, #1
   155f4:	4798      	blx	r3
   155f6:	42a5      	cmp	r5, r4
   155f8:	d1f9      	bne.n	155ee <__libc_init_array+0x2a>
   155fa:	bd70      	pop	{r4, r5, r6, pc}
   155fc:	0001d468 	.word	0x0001d468
   15600:	0001d468 	.word	0x0001d468
   15604:	0001d468 	.word	0x0001d468
   15608:	0001d470 	.word	0x0001d470

0001560c <__locale_mb_cur_max>:
   1560c:	4b05      	ldr	r3, [pc, #20]	; (15624 <__locale_mb_cur_max+0x18>)
   1560e:	681b      	ldr	r3, [r3, #0]
   15610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   15612:	2b00      	cmp	r3, #0
   15614:	d003      	beq.n	1561e <__locale_mb_cur_max+0x12>
   15616:	2294      	movs	r2, #148	; 0x94
   15618:	0052      	lsls	r2, r2, #1
   1561a:	5c98      	ldrb	r0, [r3, r2]
   1561c:	4770      	bx	lr
   1561e:	4b02      	ldr	r3, [pc, #8]	; (15628 <__locale_mb_cur_max+0x1c>)
   15620:	e7f9      	b.n	15616 <__locale_mb_cur_max+0xa>
   15622:	46c0      	nop			; (mov r8, r8)
   15624:	20000044 	.word	0x20000044
   15628:	20000470 	.word	0x20000470

0001562c <malloc>:
   1562c:	b510      	push	{r4, lr}
   1562e:	4b03      	ldr	r3, [pc, #12]	; (1563c <malloc+0x10>)
   15630:	0001      	movs	r1, r0
   15632:	6818      	ldr	r0, [r3, #0]
   15634:	f000 f804 	bl	15640 <_malloc_r>
   15638:	bd10      	pop	{r4, pc}
   1563a:	46c0      	nop			; (mov r8, r8)
   1563c:	20000044 	.word	0x20000044

00015640 <_malloc_r>:
   15640:	b5f0      	push	{r4, r5, r6, r7, lr}
   15642:	4657      	mov	r7, sl
   15644:	4645      	mov	r5, r8
   15646:	46de      	mov	lr, fp
   15648:	464e      	mov	r6, r9
   1564a:	b5e0      	push	{r5, r6, r7, lr}
   1564c:	000d      	movs	r5, r1
   1564e:	350b      	adds	r5, #11
   15650:	b083      	sub	sp, #12
   15652:	0007      	movs	r7, r0
   15654:	2d16      	cmp	r5, #22
   15656:	d800      	bhi.n	1565a <_malloc_r+0x1a>
   15658:	e09f      	b.n	1579a <_malloc_r+0x15a>
   1565a:	2307      	movs	r3, #7
   1565c:	439d      	bics	r5, r3
   1565e:	d500      	bpl.n	15662 <_malloc_r+0x22>
   15660:	e0c4      	b.n	157ec <_malloc_r+0x1ac>
   15662:	42a9      	cmp	r1, r5
   15664:	d900      	bls.n	15668 <_malloc_r+0x28>
   15666:	e0c1      	b.n	157ec <_malloc_r+0x1ac>
   15668:	f000 fb90 	bl	15d8c <__malloc_lock>
   1566c:	23f8      	movs	r3, #248	; 0xf8
   1566e:	33ff      	adds	r3, #255	; 0xff
   15670:	429d      	cmp	r5, r3
   15672:	d800      	bhi.n	15676 <_malloc_r+0x36>
   15674:	e28f      	b.n	15b96 <_malloc_r+0x556>
   15676:	0a68      	lsrs	r0, r5, #9
   15678:	d100      	bne.n	1567c <_malloc_r+0x3c>
   1567a:	e0bb      	b.n	157f4 <_malloc_r+0x1b4>
   1567c:	2804      	cmp	r0, #4
   1567e:	d900      	bls.n	15682 <_malloc_r+0x42>
   15680:	e162      	b.n	15948 <_malloc_r+0x308>
   15682:	2338      	movs	r3, #56	; 0x38
   15684:	4698      	mov	r8, r3
   15686:	09a8      	lsrs	r0, r5, #6
   15688:	4480      	add	r8, r0
   1568a:	3039      	adds	r0, #57	; 0x39
   1568c:	00c1      	lsls	r1, r0, #3
   1568e:	4ed2      	ldr	r6, [pc, #840]	; (159d8 <_malloc_r+0x398>)
   15690:	1871      	adds	r1, r6, r1
   15692:	3908      	subs	r1, #8
   15694:	68cc      	ldr	r4, [r1, #12]
   15696:	42a1      	cmp	r1, r4
   15698:	d019      	beq.n	156ce <_malloc_r+0x8e>
   1569a:	2303      	movs	r3, #3
   1569c:	6862      	ldr	r2, [r4, #4]
   1569e:	439a      	bics	r2, r3
   156a0:	0013      	movs	r3, r2
   156a2:	1b52      	subs	r2, r2, r5
   156a4:	2a0f      	cmp	r2, #15
   156a6:	dd00      	ble.n	156aa <_malloc_r+0x6a>
   156a8:	e0aa      	b.n	15800 <_malloc_r+0x1c0>
   156aa:	2a00      	cmp	r2, #0
   156ac:	db00      	blt.n	156b0 <_malloc_r+0x70>
   156ae:	e088      	b.n	157c2 <_malloc_r+0x182>
   156b0:	2303      	movs	r3, #3
   156b2:	469c      	mov	ip, r3
   156b4:	e008      	b.n	156c8 <_malloc_r+0x88>
   156b6:	4662      	mov	r2, ip
   156b8:	6863      	ldr	r3, [r4, #4]
   156ba:	4393      	bics	r3, r2
   156bc:	1b5a      	subs	r2, r3, r5
   156be:	2a0f      	cmp	r2, #15
   156c0:	dd00      	ble.n	156c4 <_malloc_r+0x84>
   156c2:	e09d      	b.n	15800 <_malloc_r+0x1c0>
   156c4:	2a00      	cmp	r2, #0
   156c6:	da7c      	bge.n	157c2 <_malloc_r+0x182>
   156c8:	68e4      	ldr	r4, [r4, #12]
   156ca:	42a1      	cmp	r1, r4
   156cc:	d1f3      	bne.n	156b6 <_malloc_r+0x76>
   156ce:	0032      	movs	r2, r6
   156d0:	6934      	ldr	r4, [r6, #16]
   156d2:	3208      	adds	r2, #8
   156d4:	4294      	cmp	r4, r2
   156d6:	d100      	bne.n	156da <_malloc_r+0x9a>
   156d8:	e190      	b.n	159fc <_malloc_r+0x3bc>
   156da:	2303      	movs	r3, #3
   156dc:	6861      	ldr	r1, [r4, #4]
   156de:	4399      	bics	r1, r3
   156e0:	4689      	mov	r9, r1
   156e2:	1b49      	subs	r1, r1, r5
   156e4:	290f      	cmp	r1, #15
   156e6:	dd00      	ble.n	156ea <_malloc_r+0xaa>
   156e8:	e162      	b.n	159b0 <_malloc_r+0x370>
   156ea:	6172      	str	r2, [r6, #20]
   156ec:	6132      	str	r2, [r6, #16]
   156ee:	2900      	cmp	r1, #0
   156f0:	db00      	blt.n	156f4 <_malloc_r+0xb4>
   156f2:	e087      	b.n	15804 <_malloc_r+0x1c4>
   156f4:	4ab9      	ldr	r2, [pc, #740]	; (159dc <_malloc_r+0x39c>)
   156f6:	464b      	mov	r3, r9
   156f8:	4591      	cmp	r9, r2
   156fa:	d900      	bls.n	156fe <_malloc_r+0xbe>
   156fc:	e130      	b.n	15960 <_malloc_r+0x320>
   156fe:	08db      	lsrs	r3, r3, #3
   15700:	3aff      	subs	r2, #255	; 0xff
   15702:	1099      	asrs	r1, r3, #2
   15704:	3aff      	subs	r2, #255	; 0xff
   15706:	408a      	lsls	r2, r1
   15708:	00db      	lsls	r3, r3, #3
   1570a:	6871      	ldr	r1, [r6, #4]
   1570c:	199b      	adds	r3, r3, r6
   1570e:	430a      	orrs	r2, r1
   15710:	6899      	ldr	r1, [r3, #8]
   15712:	6072      	str	r2, [r6, #4]
   15714:	60e3      	str	r3, [r4, #12]
   15716:	60a1      	str	r1, [r4, #8]
   15718:	609c      	str	r4, [r3, #8]
   1571a:	0013      	movs	r3, r2
   1571c:	60cc      	str	r4, [r1, #12]
   1571e:	2101      	movs	r1, #1
   15720:	1082      	asrs	r2, r0, #2
   15722:	4091      	lsls	r1, r2
   15724:	4299      	cmp	r1, r3
   15726:	d86f      	bhi.n	15808 <_malloc_r+0x1c8>
   15728:	420b      	tst	r3, r1
   1572a:	d105      	bne.n	15738 <_malloc_r+0xf8>
   1572c:	2203      	movs	r2, #3
   1572e:	4390      	bics	r0, r2
   15730:	0049      	lsls	r1, r1, #1
   15732:	3004      	adds	r0, #4
   15734:	420b      	tst	r3, r1
   15736:	d0fb      	beq.n	15730 <_malloc_r+0xf0>
   15738:	2303      	movs	r3, #3
   1573a:	4698      	mov	r8, r3
   1573c:	00c3      	lsls	r3, r0, #3
   1573e:	4699      	mov	r9, r3
   15740:	44b1      	add	r9, r6
   15742:	46cc      	mov	ip, r9
   15744:	4682      	mov	sl, r0
   15746:	4663      	mov	r3, ip
   15748:	68dc      	ldr	r4, [r3, #12]
   1574a:	45a4      	cmp	ip, r4
   1574c:	d107      	bne.n	1575e <_malloc_r+0x11e>
   1574e:	e157      	b.n	15a00 <_malloc_r+0x3c0>
   15750:	2a00      	cmp	r2, #0
   15752:	db00      	blt.n	15756 <_malloc_r+0x116>
   15754:	e166      	b.n	15a24 <_malloc_r+0x3e4>
   15756:	68e4      	ldr	r4, [r4, #12]
   15758:	45a4      	cmp	ip, r4
   1575a:	d100      	bne.n	1575e <_malloc_r+0x11e>
   1575c:	e150      	b.n	15a00 <_malloc_r+0x3c0>
   1575e:	4642      	mov	r2, r8
   15760:	6863      	ldr	r3, [r4, #4]
   15762:	4393      	bics	r3, r2
   15764:	1b5a      	subs	r2, r3, r5
   15766:	2a0f      	cmp	r2, #15
   15768:	ddf2      	ble.n	15750 <_malloc_r+0x110>
   1576a:	2001      	movs	r0, #1
   1576c:	4680      	mov	r8, r0
   1576e:	1961      	adds	r1, r4, r5
   15770:	4305      	orrs	r5, r0
   15772:	6065      	str	r5, [r4, #4]
   15774:	68a0      	ldr	r0, [r4, #8]
   15776:	68e5      	ldr	r5, [r4, #12]
   15778:	3608      	adds	r6, #8
   1577a:	60c5      	str	r5, [r0, #12]
   1577c:	60a8      	str	r0, [r5, #8]
   1577e:	4640      	mov	r0, r8
   15780:	60f1      	str	r1, [r6, #12]
   15782:	60b1      	str	r1, [r6, #8]
   15784:	4310      	orrs	r0, r2
   15786:	6048      	str	r0, [r1, #4]
   15788:	60ce      	str	r6, [r1, #12]
   1578a:	608e      	str	r6, [r1, #8]
   1578c:	0038      	movs	r0, r7
   1578e:	50e2      	str	r2, [r4, r3]
   15790:	f000 fb04 	bl	15d9c <__malloc_unlock>
   15794:	0020      	movs	r0, r4
   15796:	3008      	adds	r0, #8
   15798:	e021      	b.n	157de <_malloc_r+0x19e>
   1579a:	2910      	cmp	r1, #16
   1579c:	d826      	bhi.n	157ec <_malloc_r+0x1ac>
   1579e:	0038      	movs	r0, r7
   157a0:	f000 faf4 	bl	15d8c <__malloc_lock>
   157a4:	2510      	movs	r5, #16
   157a6:	2318      	movs	r3, #24
   157a8:	2002      	movs	r0, #2
   157aa:	4e8b      	ldr	r6, [pc, #556]	; (159d8 <_malloc_r+0x398>)
   157ac:	18f3      	adds	r3, r6, r3
   157ae:	001a      	movs	r2, r3
   157b0:	685c      	ldr	r4, [r3, #4]
   157b2:	3a08      	subs	r2, #8
   157b4:	4294      	cmp	r4, r2
   157b6:	d100      	bne.n	157ba <_malloc_r+0x17a>
   157b8:	e12e      	b.n	15a18 <_malloc_r+0x3d8>
   157ba:	2303      	movs	r3, #3
   157bc:	6862      	ldr	r2, [r4, #4]
   157be:	439a      	bics	r2, r3
   157c0:	0013      	movs	r3, r2
   157c2:	68e2      	ldr	r2, [r4, #12]
   157c4:	68a1      	ldr	r1, [r4, #8]
   157c6:	60ca      	str	r2, [r1, #12]
   157c8:	6091      	str	r1, [r2, #8]
   157ca:	2201      	movs	r2, #1
   157cc:	18e3      	adds	r3, r4, r3
   157ce:	6859      	ldr	r1, [r3, #4]
   157d0:	0038      	movs	r0, r7
   157d2:	430a      	orrs	r2, r1
   157d4:	605a      	str	r2, [r3, #4]
   157d6:	f000 fae1 	bl	15d9c <__malloc_unlock>
   157da:	0020      	movs	r0, r4
   157dc:	3008      	adds	r0, #8
   157de:	b003      	add	sp, #12
   157e0:	bc3c      	pop	{r2, r3, r4, r5}
   157e2:	4690      	mov	r8, r2
   157e4:	4699      	mov	r9, r3
   157e6:	46a2      	mov	sl, r4
   157e8:	46ab      	mov	fp, r5
   157ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   157ec:	230c      	movs	r3, #12
   157ee:	2000      	movs	r0, #0
   157f0:	603b      	str	r3, [r7, #0]
   157f2:	e7f4      	b.n	157de <_malloc_r+0x19e>
   157f4:	2180      	movs	r1, #128	; 0x80
   157f6:	233f      	movs	r3, #63	; 0x3f
   157f8:	2040      	movs	r0, #64	; 0x40
   157fa:	0089      	lsls	r1, r1, #2
   157fc:	4698      	mov	r8, r3
   157fe:	e746      	b.n	1568e <_malloc_r+0x4e>
   15800:	4640      	mov	r0, r8
   15802:	e764      	b.n	156ce <_malloc_r+0x8e>
   15804:	464b      	mov	r3, r9
   15806:	e7e0      	b.n	157ca <_malloc_r+0x18a>
   15808:	2303      	movs	r3, #3
   1580a:	68b4      	ldr	r4, [r6, #8]
   1580c:	6862      	ldr	r2, [r4, #4]
   1580e:	439a      	bics	r2, r3
   15810:	4690      	mov	r8, r2
   15812:	42aa      	cmp	r2, r5
   15814:	d303      	bcc.n	1581e <_malloc_r+0x1de>
   15816:	1b53      	subs	r3, r2, r5
   15818:	2b0f      	cmp	r3, #15
   1581a:	dd00      	ble.n	1581e <_malloc_r+0x1de>
   1581c:	e086      	b.n	1592c <_malloc_r+0x2ec>
   1581e:	0023      	movs	r3, r4
   15820:	4443      	add	r3, r8
   15822:	4a6f      	ldr	r2, [pc, #444]	; (159e0 <_malloc_r+0x3a0>)
   15824:	9301      	str	r3, [sp, #4]
   15826:	4b6f      	ldr	r3, [pc, #444]	; (159e4 <_malloc_r+0x3a4>)
   15828:	4693      	mov	fp, r2
   1582a:	681b      	ldr	r3, [r3, #0]
   1582c:	6812      	ldr	r2, [r2, #0]
   1582e:	18eb      	adds	r3, r5, r3
   15830:	3201      	adds	r2, #1
   15832:	d100      	bne.n	15836 <_malloc_r+0x1f6>
   15834:	e168      	b.n	15b08 <_malloc_r+0x4c8>
   15836:	4a6c      	ldr	r2, [pc, #432]	; (159e8 <_malloc_r+0x3a8>)
   15838:	4694      	mov	ip, r2
   1583a:	4463      	add	r3, ip
   1583c:	0b1b      	lsrs	r3, r3, #12
   1583e:	031b      	lsls	r3, r3, #12
   15840:	9300      	str	r3, [sp, #0]
   15842:	9900      	ldr	r1, [sp, #0]
   15844:	0038      	movs	r0, r7
   15846:	f000 fb41 	bl	15ecc <_sbrk_r>
   1584a:	0003      	movs	r3, r0
   1584c:	4681      	mov	r9, r0
   1584e:	3301      	adds	r3, #1
   15850:	d061      	beq.n	15916 <_malloc_r+0x2d6>
   15852:	9b01      	ldr	r3, [sp, #4]
   15854:	4283      	cmp	r3, r0
   15856:	d900      	bls.n	1585a <_malloc_r+0x21a>
   15858:	e0ff      	b.n	15a5a <_malloc_r+0x41a>
   1585a:	4b64      	ldr	r3, [pc, #400]	; (159ec <_malloc_r+0x3ac>)
   1585c:	9a00      	ldr	r2, [sp, #0]
   1585e:	469a      	mov	sl, r3
   15860:	681b      	ldr	r3, [r3, #0]
   15862:	469c      	mov	ip, r3
   15864:	4653      	mov	r3, sl
   15866:	4462      	add	r2, ip
   15868:	601a      	str	r2, [r3, #0]
   1586a:	9b01      	ldr	r3, [sp, #4]
   1586c:	0011      	movs	r1, r2
   1586e:	4283      	cmp	r3, r0
   15870:	d100      	bne.n	15874 <_malloc_r+0x234>
   15872:	e155      	b.n	15b20 <_malloc_r+0x4e0>
   15874:	465b      	mov	r3, fp
   15876:	681b      	ldr	r3, [r3, #0]
   15878:	3301      	adds	r3, #1
   1587a:	d100      	bne.n	1587e <_malloc_r+0x23e>
   1587c:	e16c      	b.n	15b58 <_malloc_r+0x518>
   1587e:	464b      	mov	r3, r9
   15880:	9a01      	ldr	r2, [sp, #4]
   15882:	1a9b      	subs	r3, r3, r2
   15884:	1859      	adds	r1, r3, r1
   15886:	4653      	mov	r3, sl
   15888:	6019      	str	r1, [r3, #0]
   1588a:	2307      	movs	r3, #7
   1588c:	464a      	mov	r2, r9
   1588e:	4013      	ands	r3, r2
   15890:	d100      	bne.n	15894 <_malloc_r+0x254>
   15892:	e124      	b.n	15ade <_malloc_r+0x49e>
   15894:	2108      	movs	r1, #8
   15896:	4689      	mov	r9, r1
   15898:	4955      	ldr	r1, [pc, #340]	; (159f0 <_malloc_r+0x3b0>)
   1589a:	1ad2      	subs	r2, r2, r3
   1589c:	4491      	add	r9, r2
   1589e:	1acb      	subs	r3, r1, r3
   158a0:	9a00      	ldr	r2, [sp, #0]
   158a2:	0038      	movs	r0, r7
   158a4:	444a      	add	r2, r9
   158a6:	0511      	lsls	r1, r2, #20
   158a8:	0d09      	lsrs	r1, r1, #20
   158aa:	1a5b      	subs	r3, r3, r1
   158ac:	0019      	movs	r1, r3
   158ae:	469b      	mov	fp, r3
   158b0:	f000 fb0c 	bl	15ecc <_sbrk_r>
   158b4:	1c43      	adds	r3, r0, #1
   158b6:	d100      	bne.n	158ba <_malloc_r+0x27a>
   158b8:	e142      	b.n	15b40 <_malloc_r+0x500>
   158ba:	464b      	mov	r3, r9
   158bc:	1ac0      	subs	r0, r0, r3
   158be:	2301      	movs	r3, #1
   158c0:	4458      	add	r0, fp
   158c2:	4318      	orrs	r0, r3
   158c4:	4653      	mov	r3, sl
   158c6:	681b      	ldr	r3, [r3, #0]
   158c8:	445b      	add	r3, fp
   158ca:	0019      	movs	r1, r3
   158cc:	4653      	mov	r3, sl
   158ce:	6019      	str	r1, [r3, #0]
   158d0:	464b      	mov	r3, r9
   158d2:	60b3      	str	r3, [r6, #8]
   158d4:	6058      	str	r0, [r3, #4]
   158d6:	42b4      	cmp	r4, r6
   158d8:	d013      	beq.n	15902 <_malloc_r+0x2c2>
   158da:	4643      	mov	r3, r8
   158dc:	2b0f      	cmp	r3, #15
   158de:	d800      	bhi.n	158e2 <_malloc_r+0x2a2>
   158e0:	e0e8      	b.n	15ab4 <_malloc_r+0x474>
   158e2:	4643      	mov	r3, r8
   158e4:	2207      	movs	r2, #7
   158e6:	6860      	ldr	r0, [r4, #4]
   158e8:	3b0c      	subs	r3, #12
   158ea:	4393      	bics	r3, r2
   158ec:	3a06      	subs	r2, #6
   158ee:	4002      	ands	r2, r0
   158f0:	2005      	movs	r0, #5
   158f2:	431a      	orrs	r2, r3
   158f4:	6062      	str	r2, [r4, #4]
   158f6:	18e2      	adds	r2, r4, r3
   158f8:	6050      	str	r0, [r2, #4]
   158fa:	6090      	str	r0, [r2, #8]
   158fc:	2b0f      	cmp	r3, #15
   158fe:	d900      	bls.n	15902 <_malloc_r+0x2c2>
   15900:	e122      	b.n	15b48 <_malloc_r+0x508>
   15902:	4b3c      	ldr	r3, [pc, #240]	; (159f4 <_malloc_r+0x3b4>)
   15904:	681a      	ldr	r2, [r3, #0]
   15906:	4291      	cmp	r1, r2
   15908:	d900      	bls.n	1590c <_malloc_r+0x2cc>
   1590a:	6019      	str	r1, [r3, #0]
   1590c:	4b3a      	ldr	r3, [pc, #232]	; (159f8 <_malloc_r+0x3b8>)
   1590e:	681a      	ldr	r2, [r3, #0]
   15910:	4291      	cmp	r1, r2
   15912:	d900      	bls.n	15916 <_malloc_r+0x2d6>
   15914:	6019      	str	r1, [r3, #0]
   15916:	2303      	movs	r3, #3
   15918:	68b4      	ldr	r4, [r6, #8]
   1591a:	6862      	ldr	r2, [r4, #4]
   1591c:	439a      	bics	r2, r3
   1591e:	1b53      	subs	r3, r2, r5
   15920:	4295      	cmp	r5, r2
   15922:	d900      	bls.n	15926 <_malloc_r+0x2e6>
   15924:	e0c9      	b.n	15aba <_malloc_r+0x47a>
   15926:	2b0f      	cmp	r3, #15
   15928:	dc00      	bgt.n	1592c <_malloc_r+0x2ec>
   1592a:	e0c6      	b.n	15aba <_malloc_r+0x47a>
   1592c:	2201      	movs	r2, #1
   1592e:	0029      	movs	r1, r5
   15930:	4313      	orrs	r3, r2
   15932:	4311      	orrs	r1, r2
   15934:	1965      	adds	r5, r4, r5
   15936:	6061      	str	r1, [r4, #4]
   15938:	0038      	movs	r0, r7
   1593a:	60b5      	str	r5, [r6, #8]
   1593c:	606b      	str	r3, [r5, #4]
   1593e:	f000 fa2d 	bl	15d9c <__malloc_unlock>
   15942:	0020      	movs	r0, r4
   15944:	3008      	adds	r0, #8
   15946:	e74a      	b.n	157de <_malloc_r+0x19e>
   15948:	2814      	cmp	r0, #20
   1594a:	d97a      	bls.n	15a42 <_malloc_r+0x402>
   1594c:	2854      	cmp	r0, #84	; 0x54
   1594e:	d900      	bls.n	15952 <_malloc_r+0x312>
   15950:	e0ba      	b.n	15ac8 <_malloc_r+0x488>
   15952:	236e      	movs	r3, #110	; 0x6e
   15954:	4698      	mov	r8, r3
   15956:	0b28      	lsrs	r0, r5, #12
   15958:	4480      	add	r8, r0
   1595a:	306f      	adds	r0, #111	; 0x6f
   1595c:	00c1      	lsls	r1, r0, #3
   1595e:	e696      	b.n	1568e <_malloc_r+0x4e>
   15960:	0a5a      	lsrs	r2, r3, #9
   15962:	2a04      	cmp	r2, #4
   15964:	d973      	bls.n	15a4e <_malloc_r+0x40e>
   15966:	2a14      	cmp	r2, #20
   15968:	d900      	bls.n	1596c <_malloc_r+0x32c>
   1596a:	e0d0      	b.n	15b0e <_malloc_r+0x4ce>
   1596c:	0011      	movs	r1, r2
   1596e:	325c      	adds	r2, #92	; 0x5c
   15970:	315b      	adds	r1, #91	; 0x5b
   15972:	00d2      	lsls	r2, r2, #3
   15974:	2308      	movs	r3, #8
   15976:	425b      	negs	r3, r3
   15978:	469c      	mov	ip, r3
   1597a:	18b2      	adds	r2, r6, r2
   1597c:	4494      	add	ip, r2
   1597e:	4663      	mov	r3, ip
   15980:	689a      	ldr	r2, [r3, #8]
   15982:	2303      	movs	r3, #3
   15984:	4698      	mov	r8, r3
   15986:	4594      	cmp	ip, r2
   15988:	d100      	bne.n	1598c <_malloc_r+0x34c>
   1598a:	e0ab      	b.n	15ae4 <_malloc_r+0x4a4>
   1598c:	4643      	mov	r3, r8
   1598e:	6851      	ldr	r1, [r2, #4]
   15990:	4399      	bics	r1, r3
   15992:	4589      	cmp	r9, r1
   15994:	d300      	bcc.n	15998 <_malloc_r+0x358>
   15996:	e095      	b.n	15ac4 <_malloc_r+0x484>
   15998:	6892      	ldr	r2, [r2, #8]
   1599a:	4594      	cmp	ip, r2
   1599c:	d1f6      	bne.n	1598c <_malloc_r+0x34c>
   1599e:	4663      	mov	r3, ip
   159a0:	68da      	ldr	r2, [r3, #12]
   159a2:	6873      	ldr	r3, [r6, #4]
   159a4:	4661      	mov	r1, ip
   159a6:	60e2      	str	r2, [r4, #12]
   159a8:	60a1      	str	r1, [r4, #8]
   159aa:	6094      	str	r4, [r2, #8]
   159ac:	60cc      	str	r4, [r1, #12]
   159ae:	e6b6      	b.n	1571e <_malloc_r+0xde>
   159b0:	2301      	movs	r3, #1
   159b2:	1960      	adds	r0, r4, r5
   159b4:	431d      	orrs	r5, r3
   159b6:	6065      	str	r5, [r4, #4]
   159b8:	6170      	str	r0, [r6, #20]
   159ba:	6130      	str	r0, [r6, #16]
   159bc:	60c2      	str	r2, [r0, #12]
   159be:	6082      	str	r2, [r0, #8]
   159c0:	001a      	movs	r2, r3
   159c2:	464b      	mov	r3, r9
   159c4:	430a      	orrs	r2, r1
   159c6:	6042      	str	r2, [r0, #4]
   159c8:	0038      	movs	r0, r7
   159ca:	50e1      	str	r1, [r4, r3]
   159cc:	f000 f9e6 	bl	15d9c <__malloc_unlock>
   159d0:	0020      	movs	r0, r4
   159d2:	3008      	adds	r0, #8
   159d4:	e703      	b.n	157de <_malloc_r+0x19e>
   159d6:	46c0      	nop			; (mov r8, r8)
   159d8:	200005dc 	.word	0x200005dc
   159dc:	000001ff 	.word	0x000001ff
   159e0:	200009e4 	.word	0x200009e4
   159e4:	20001050 	.word	0x20001050
   159e8:	0000100f 	.word	0x0000100f
   159ec:	20001020 	.word	0x20001020
   159f0:	00001008 	.word	0x00001008
   159f4:	20001048 	.word	0x20001048
   159f8:	2000104c 	.word	0x2000104c
   159fc:	6873      	ldr	r3, [r6, #4]
   159fe:	e68e      	b.n	1571e <_malloc_r+0xde>
   15a00:	2308      	movs	r3, #8
   15a02:	469b      	mov	fp, r3
   15a04:	3b07      	subs	r3, #7
   15a06:	44dc      	add	ip, fp
   15a08:	469b      	mov	fp, r3
   15a0a:	44da      	add	sl, fp
   15a0c:	4643      	mov	r3, r8
   15a0e:	4652      	mov	r2, sl
   15a10:	4213      	tst	r3, r2
   15a12:	d000      	beq.n	15a16 <_malloc_r+0x3d6>
   15a14:	e697      	b.n	15746 <_malloc_r+0x106>
   15a16:	e037      	b.n	15a88 <_malloc_r+0x448>
   15a18:	68dc      	ldr	r4, [r3, #12]
   15a1a:	3002      	adds	r0, #2
   15a1c:	42a3      	cmp	r3, r4
   15a1e:	d100      	bne.n	15a22 <_malloc_r+0x3e2>
   15a20:	e655      	b.n	156ce <_malloc_r+0x8e>
   15a22:	e6ca      	b.n	157ba <_malloc_r+0x17a>
   15a24:	2201      	movs	r2, #1
   15a26:	18e3      	adds	r3, r4, r3
   15a28:	6859      	ldr	r1, [r3, #4]
   15a2a:	0038      	movs	r0, r7
   15a2c:	430a      	orrs	r2, r1
   15a2e:	605a      	str	r2, [r3, #4]
   15a30:	68e3      	ldr	r3, [r4, #12]
   15a32:	68a2      	ldr	r2, [r4, #8]
   15a34:	60d3      	str	r3, [r2, #12]
   15a36:	609a      	str	r2, [r3, #8]
   15a38:	f000 f9b0 	bl	15d9c <__malloc_unlock>
   15a3c:	0020      	movs	r0, r4
   15a3e:	3008      	adds	r0, #8
   15a40:	e6cd      	b.n	157de <_malloc_r+0x19e>
   15a42:	235b      	movs	r3, #91	; 0x5b
   15a44:	4698      	mov	r8, r3
   15a46:	4480      	add	r8, r0
   15a48:	305c      	adds	r0, #92	; 0x5c
   15a4a:	00c1      	lsls	r1, r0, #3
   15a4c:	e61f      	b.n	1568e <_malloc_r+0x4e>
   15a4e:	099a      	lsrs	r2, r3, #6
   15a50:	0011      	movs	r1, r2
   15a52:	3239      	adds	r2, #57	; 0x39
   15a54:	3138      	adds	r1, #56	; 0x38
   15a56:	00d2      	lsls	r2, r2, #3
   15a58:	e78c      	b.n	15974 <_malloc_r+0x334>
   15a5a:	42b4      	cmp	r4, r6
   15a5c:	d000      	beq.n	15a60 <_malloc_r+0x420>
   15a5e:	e75a      	b.n	15916 <_malloc_r+0x2d6>
   15a60:	4b4f      	ldr	r3, [pc, #316]	; (15ba0 <_malloc_r+0x560>)
   15a62:	9a00      	ldr	r2, [sp, #0]
   15a64:	469a      	mov	sl, r3
   15a66:	681b      	ldr	r3, [r3, #0]
   15a68:	469c      	mov	ip, r3
   15a6a:	4653      	mov	r3, sl
   15a6c:	4462      	add	r2, ip
   15a6e:	0011      	movs	r1, r2
   15a70:	601a      	str	r2, [r3, #0]
   15a72:	e6ff      	b.n	15874 <_malloc_r+0x234>
   15a74:	2308      	movs	r3, #8
   15a76:	425b      	negs	r3, r3
   15a78:	469c      	mov	ip, r3
   15a7a:	44e1      	add	r9, ip
   15a7c:	464b      	mov	r3, r9
   15a7e:	689b      	ldr	r3, [r3, #8]
   15a80:	3801      	subs	r0, #1
   15a82:	4599      	cmp	r9, r3
   15a84:	d000      	beq.n	15a88 <_malloc_r+0x448>
   15a86:	e084      	b.n	15b92 <_malloc_r+0x552>
   15a88:	4643      	mov	r3, r8
   15a8a:	4203      	tst	r3, r0
   15a8c:	d1f2      	bne.n	15a74 <_malloc_r+0x434>
   15a8e:	6873      	ldr	r3, [r6, #4]
   15a90:	438b      	bics	r3, r1
   15a92:	6073      	str	r3, [r6, #4]
   15a94:	0049      	lsls	r1, r1, #1
   15a96:	4299      	cmp	r1, r3
   15a98:	d900      	bls.n	15a9c <_malloc_r+0x45c>
   15a9a:	e6b5      	b.n	15808 <_malloc_r+0x1c8>
   15a9c:	2900      	cmp	r1, #0
   15a9e:	d100      	bne.n	15aa2 <_malloc_r+0x462>
   15aa0:	e6b2      	b.n	15808 <_malloc_r+0x1c8>
   15aa2:	4650      	mov	r0, sl
   15aa4:	420b      	tst	r3, r1
   15aa6:	d000      	beq.n	15aaa <_malloc_r+0x46a>
   15aa8:	e648      	b.n	1573c <_malloc_r+0xfc>
   15aaa:	0049      	lsls	r1, r1, #1
   15aac:	3004      	adds	r0, #4
   15aae:	420b      	tst	r3, r1
   15ab0:	d0fb      	beq.n	15aaa <_malloc_r+0x46a>
   15ab2:	e643      	b.n	1573c <_malloc_r+0xfc>
   15ab4:	2301      	movs	r3, #1
   15ab6:	464a      	mov	r2, r9
   15ab8:	6053      	str	r3, [r2, #4]
   15aba:	0038      	movs	r0, r7
   15abc:	f000 f96e 	bl	15d9c <__malloc_unlock>
   15ac0:	2000      	movs	r0, #0
   15ac2:	e68c      	b.n	157de <_malloc_r+0x19e>
   15ac4:	4694      	mov	ip, r2
   15ac6:	e76a      	b.n	1599e <_malloc_r+0x35e>
   15ac8:	23aa      	movs	r3, #170	; 0xaa
   15aca:	005b      	lsls	r3, r3, #1
   15acc:	4298      	cmp	r0, r3
   15ace:	d811      	bhi.n	15af4 <_malloc_r+0x4b4>
   15ad0:	3bdd      	subs	r3, #221	; 0xdd
   15ad2:	4698      	mov	r8, r3
   15ad4:	0be8      	lsrs	r0, r5, #15
   15ad6:	4480      	add	r8, r0
   15ad8:	3078      	adds	r0, #120	; 0x78
   15ada:	00c1      	lsls	r1, r0, #3
   15adc:	e5d7      	b.n	1568e <_malloc_r+0x4e>
   15ade:	2380      	movs	r3, #128	; 0x80
   15ae0:	015b      	lsls	r3, r3, #5
   15ae2:	e6dd      	b.n	158a0 <_malloc_r+0x260>
   15ae4:	1089      	asrs	r1, r1, #2
   15ae6:	3b02      	subs	r3, #2
   15ae8:	408b      	lsls	r3, r1
   15aea:	6872      	ldr	r2, [r6, #4]
   15aec:	4313      	orrs	r3, r2
   15aee:	6073      	str	r3, [r6, #4]
   15af0:	4662      	mov	r2, ip
   15af2:	e757      	b.n	159a4 <_malloc_r+0x364>
   15af4:	4b2b      	ldr	r3, [pc, #172]	; (15ba4 <_malloc_r+0x564>)
   15af6:	4298      	cmp	r0, r3
   15af8:	d81c      	bhi.n	15b34 <_malloc_r+0x4f4>
   15afa:	237c      	movs	r3, #124	; 0x7c
   15afc:	4698      	mov	r8, r3
   15afe:	0ca8      	lsrs	r0, r5, #18
   15b00:	4480      	add	r8, r0
   15b02:	307d      	adds	r0, #125	; 0x7d
   15b04:	00c1      	lsls	r1, r0, #3
   15b06:	e5c2      	b.n	1568e <_malloc_r+0x4e>
   15b08:	3310      	adds	r3, #16
   15b0a:	9300      	str	r3, [sp, #0]
   15b0c:	e699      	b.n	15842 <_malloc_r+0x202>
   15b0e:	2a54      	cmp	r2, #84	; 0x54
   15b10:	d826      	bhi.n	15b60 <_malloc_r+0x520>
   15b12:	464b      	mov	r3, r9
   15b14:	0b1a      	lsrs	r2, r3, #12
   15b16:	0011      	movs	r1, r2
   15b18:	326f      	adds	r2, #111	; 0x6f
   15b1a:	316e      	adds	r1, #110	; 0x6e
   15b1c:	00d2      	lsls	r2, r2, #3
   15b1e:	e729      	b.n	15974 <_malloc_r+0x334>
   15b20:	051b      	lsls	r3, r3, #20
   15b22:	d000      	beq.n	15b26 <_malloc_r+0x4e6>
   15b24:	e6a6      	b.n	15874 <_malloc_r+0x234>
   15b26:	2001      	movs	r0, #1
   15b28:	9b00      	ldr	r3, [sp, #0]
   15b2a:	68b2      	ldr	r2, [r6, #8]
   15b2c:	4443      	add	r3, r8
   15b2e:	4303      	orrs	r3, r0
   15b30:	6053      	str	r3, [r2, #4]
   15b32:	e6e6      	b.n	15902 <_malloc_r+0x2c2>
   15b34:	21fe      	movs	r1, #254	; 0xfe
   15b36:	237e      	movs	r3, #126	; 0x7e
   15b38:	207f      	movs	r0, #127	; 0x7f
   15b3a:	0089      	lsls	r1, r1, #2
   15b3c:	4698      	mov	r8, r3
   15b3e:	e5a6      	b.n	1568e <_malloc_r+0x4e>
   15b40:	2300      	movs	r3, #0
   15b42:	2001      	movs	r0, #1
   15b44:	469b      	mov	fp, r3
   15b46:	e6bd      	b.n	158c4 <_malloc_r+0x284>
   15b48:	0021      	movs	r1, r4
   15b4a:	0038      	movs	r0, r7
   15b4c:	3108      	adds	r1, #8
   15b4e:	f004 fc77 	bl	1a440 <_free_r>
   15b52:	4653      	mov	r3, sl
   15b54:	6819      	ldr	r1, [r3, #0]
   15b56:	e6d4      	b.n	15902 <_malloc_r+0x2c2>
   15b58:	465b      	mov	r3, fp
   15b5a:	464a      	mov	r2, r9
   15b5c:	601a      	str	r2, [r3, #0]
   15b5e:	e694      	b.n	1588a <_malloc_r+0x24a>
   15b60:	21aa      	movs	r1, #170	; 0xaa
   15b62:	0049      	lsls	r1, r1, #1
   15b64:	428a      	cmp	r2, r1
   15b66:	d806      	bhi.n	15b76 <_malloc_r+0x536>
   15b68:	464b      	mov	r3, r9
   15b6a:	0bda      	lsrs	r2, r3, #15
   15b6c:	0011      	movs	r1, r2
   15b6e:	3278      	adds	r2, #120	; 0x78
   15b70:	3177      	adds	r1, #119	; 0x77
   15b72:	00d2      	lsls	r2, r2, #3
   15b74:	e6fe      	b.n	15974 <_malloc_r+0x334>
   15b76:	490b      	ldr	r1, [pc, #44]	; (15ba4 <_malloc_r+0x564>)
   15b78:	428a      	cmp	r2, r1
   15b7a:	d806      	bhi.n	15b8a <_malloc_r+0x54a>
   15b7c:	464b      	mov	r3, r9
   15b7e:	0c9a      	lsrs	r2, r3, #18
   15b80:	0011      	movs	r1, r2
   15b82:	327d      	adds	r2, #125	; 0x7d
   15b84:	317c      	adds	r1, #124	; 0x7c
   15b86:	00d2      	lsls	r2, r2, #3
   15b88:	e6f4      	b.n	15974 <_malloc_r+0x334>
   15b8a:	22fe      	movs	r2, #254	; 0xfe
   15b8c:	217e      	movs	r1, #126	; 0x7e
   15b8e:	0092      	lsls	r2, r2, #2
   15b90:	e6f0      	b.n	15974 <_malloc_r+0x334>
   15b92:	6873      	ldr	r3, [r6, #4]
   15b94:	e77e      	b.n	15a94 <_malloc_r+0x454>
   15b96:	002b      	movs	r3, r5
   15b98:	08e8      	lsrs	r0, r5, #3
   15b9a:	3308      	adds	r3, #8
   15b9c:	e605      	b.n	157aa <_malloc_r+0x16a>
   15b9e:	46c0      	nop			; (mov r8, r8)
   15ba0:	20001020 	.word	0x20001020
   15ba4:	00000554 	.word	0x00000554

00015ba8 <__ascii_mbtowc>:
   15ba8:	b082      	sub	sp, #8
   15baa:	2900      	cmp	r1, #0
   15bac:	d00a      	beq.n	15bc4 <__ascii_mbtowc+0x1c>
   15bae:	2a00      	cmp	r2, #0
   15bb0:	d00b      	beq.n	15bca <__ascii_mbtowc+0x22>
   15bb2:	2b00      	cmp	r3, #0
   15bb4:	d00b      	beq.n	15bce <__ascii_mbtowc+0x26>
   15bb6:	7813      	ldrb	r3, [r2, #0]
   15bb8:	600b      	str	r3, [r1, #0]
   15bba:	7810      	ldrb	r0, [r2, #0]
   15bbc:	1e43      	subs	r3, r0, #1
   15bbe:	4198      	sbcs	r0, r3
   15bc0:	b002      	add	sp, #8
   15bc2:	4770      	bx	lr
   15bc4:	a901      	add	r1, sp, #4
   15bc6:	2a00      	cmp	r2, #0
   15bc8:	d1f3      	bne.n	15bb2 <__ascii_mbtowc+0xa>
   15bca:	2000      	movs	r0, #0
   15bcc:	e7f8      	b.n	15bc0 <__ascii_mbtowc+0x18>
   15bce:	2002      	movs	r0, #2
   15bd0:	4240      	negs	r0, r0
   15bd2:	e7f5      	b.n	15bc0 <__ascii_mbtowc+0x18>

00015bd4 <memcpy>:
   15bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   15bd6:	0005      	movs	r5, r0
   15bd8:	2a0f      	cmp	r2, #15
   15bda:	d92f      	bls.n	15c3c <memcpy+0x68>
   15bdc:	000b      	movs	r3, r1
   15bde:	4303      	orrs	r3, r0
   15be0:	079b      	lsls	r3, r3, #30
   15be2:	d134      	bne.n	15c4e <memcpy+0x7a>
   15be4:	0016      	movs	r6, r2
   15be6:	000c      	movs	r4, r1
   15be8:	0003      	movs	r3, r0
   15bea:	3e10      	subs	r6, #16
   15bec:	0935      	lsrs	r5, r6, #4
   15bee:	3501      	adds	r5, #1
   15bf0:	012d      	lsls	r5, r5, #4
   15bf2:	1945      	adds	r5, r0, r5
   15bf4:	6827      	ldr	r7, [r4, #0]
   15bf6:	601f      	str	r7, [r3, #0]
   15bf8:	6867      	ldr	r7, [r4, #4]
   15bfa:	605f      	str	r7, [r3, #4]
   15bfc:	68a7      	ldr	r7, [r4, #8]
   15bfe:	609f      	str	r7, [r3, #8]
   15c00:	68e7      	ldr	r7, [r4, #12]
   15c02:	3410      	adds	r4, #16
   15c04:	60df      	str	r7, [r3, #12]
   15c06:	3310      	adds	r3, #16
   15c08:	429d      	cmp	r5, r3
   15c0a:	d1f3      	bne.n	15bf4 <memcpy+0x20>
   15c0c:	230f      	movs	r3, #15
   15c0e:	439e      	bics	r6, r3
   15c10:	3610      	adds	r6, #16
   15c12:	1985      	adds	r5, r0, r6
   15c14:	1989      	adds	r1, r1, r6
   15c16:	4013      	ands	r3, r2
   15c18:	2b03      	cmp	r3, #3
   15c1a:	d91a      	bls.n	15c52 <memcpy+0x7e>
   15c1c:	1f1e      	subs	r6, r3, #4
   15c1e:	2300      	movs	r3, #0
   15c20:	08b4      	lsrs	r4, r6, #2
   15c22:	3401      	adds	r4, #1
   15c24:	00a4      	lsls	r4, r4, #2
   15c26:	58cf      	ldr	r7, [r1, r3]
   15c28:	50ef      	str	r7, [r5, r3]
   15c2a:	3304      	adds	r3, #4
   15c2c:	42a3      	cmp	r3, r4
   15c2e:	d1fa      	bne.n	15c26 <memcpy+0x52>
   15c30:	2403      	movs	r4, #3
   15c32:	43a6      	bics	r6, r4
   15c34:	1d33      	adds	r3, r6, #4
   15c36:	4022      	ands	r2, r4
   15c38:	18c9      	adds	r1, r1, r3
   15c3a:	18ed      	adds	r5, r5, r3
   15c3c:	2a00      	cmp	r2, #0
   15c3e:	d005      	beq.n	15c4c <memcpy+0x78>
   15c40:	2300      	movs	r3, #0
   15c42:	5ccc      	ldrb	r4, [r1, r3]
   15c44:	54ec      	strb	r4, [r5, r3]
   15c46:	3301      	adds	r3, #1
   15c48:	4293      	cmp	r3, r2
   15c4a:	d1fa      	bne.n	15c42 <memcpy+0x6e>
   15c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15c4e:	0005      	movs	r5, r0
   15c50:	e7f6      	b.n	15c40 <memcpy+0x6c>
   15c52:	001a      	movs	r2, r3
   15c54:	e7f2      	b.n	15c3c <memcpy+0x68>
   15c56:	46c0      	nop			; (mov r8, r8)

00015c58 <memmove>:
   15c58:	b5f0      	push	{r4, r5, r6, r7, lr}
   15c5a:	4288      	cmp	r0, r1
   15c5c:	d90a      	bls.n	15c74 <memmove+0x1c>
   15c5e:	188b      	adds	r3, r1, r2
   15c60:	4298      	cmp	r0, r3
   15c62:	d207      	bcs.n	15c74 <memmove+0x1c>
   15c64:	1e53      	subs	r3, r2, #1
   15c66:	2a00      	cmp	r2, #0
   15c68:	d003      	beq.n	15c72 <memmove+0x1a>
   15c6a:	5cca      	ldrb	r2, [r1, r3]
   15c6c:	54c2      	strb	r2, [r0, r3]
   15c6e:	3b01      	subs	r3, #1
   15c70:	d2fb      	bcs.n	15c6a <memmove+0x12>
   15c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15c74:	0005      	movs	r5, r0
   15c76:	2a0f      	cmp	r2, #15
   15c78:	d808      	bhi.n	15c8c <memmove+0x34>
   15c7a:	2a00      	cmp	r2, #0
   15c7c:	d0f9      	beq.n	15c72 <memmove+0x1a>
   15c7e:	2300      	movs	r3, #0
   15c80:	5ccc      	ldrb	r4, [r1, r3]
   15c82:	54ec      	strb	r4, [r5, r3]
   15c84:	3301      	adds	r3, #1
   15c86:	4293      	cmp	r3, r2
   15c88:	d1fa      	bne.n	15c80 <memmove+0x28>
   15c8a:	e7f2      	b.n	15c72 <memmove+0x1a>
   15c8c:	000b      	movs	r3, r1
   15c8e:	4303      	orrs	r3, r0
   15c90:	079b      	lsls	r3, r3, #30
   15c92:	d12d      	bne.n	15cf0 <memmove+0x98>
   15c94:	0015      	movs	r5, r2
   15c96:	000c      	movs	r4, r1
   15c98:	0003      	movs	r3, r0
   15c9a:	3d10      	subs	r5, #16
   15c9c:	092f      	lsrs	r7, r5, #4
   15c9e:	3701      	adds	r7, #1
   15ca0:	013f      	lsls	r7, r7, #4
   15ca2:	19c7      	adds	r7, r0, r7
   15ca4:	6826      	ldr	r6, [r4, #0]
   15ca6:	601e      	str	r6, [r3, #0]
   15ca8:	6866      	ldr	r6, [r4, #4]
   15caa:	605e      	str	r6, [r3, #4]
   15cac:	68a6      	ldr	r6, [r4, #8]
   15cae:	609e      	str	r6, [r3, #8]
   15cb0:	68e6      	ldr	r6, [r4, #12]
   15cb2:	3410      	adds	r4, #16
   15cb4:	60de      	str	r6, [r3, #12]
   15cb6:	3310      	adds	r3, #16
   15cb8:	429f      	cmp	r7, r3
   15cba:	d1f3      	bne.n	15ca4 <memmove+0x4c>
   15cbc:	240f      	movs	r4, #15
   15cbe:	43a5      	bics	r5, r4
   15cc0:	3510      	adds	r5, #16
   15cc2:	1949      	adds	r1, r1, r5
   15cc4:	4014      	ands	r4, r2
   15cc6:	1945      	adds	r5, r0, r5
   15cc8:	2c03      	cmp	r4, #3
   15cca:	d913      	bls.n	15cf4 <memmove+0x9c>
   15ccc:	2300      	movs	r3, #0
   15cce:	1f27      	subs	r7, r4, #4
   15cd0:	08be      	lsrs	r6, r7, #2
   15cd2:	3601      	adds	r6, #1
   15cd4:	00b6      	lsls	r6, r6, #2
   15cd6:	58cc      	ldr	r4, [r1, r3]
   15cd8:	50ec      	str	r4, [r5, r3]
   15cda:	3304      	adds	r3, #4
   15cdc:	42b3      	cmp	r3, r6
   15cde:	d1fa      	bne.n	15cd6 <memmove+0x7e>
   15ce0:	2603      	movs	r6, #3
   15ce2:	43b7      	bics	r7, r6
   15ce4:	1d3c      	adds	r4, r7, #4
   15ce6:	1909      	adds	r1, r1, r4
   15ce8:	192d      	adds	r5, r5, r4
   15cea:	4032      	ands	r2, r6
   15cec:	d1c7      	bne.n	15c7e <memmove+0x26>
   15cee:	e7c0      	b.n	15c72 <memmove+0x1a>
   15cf0:	0005      	movs	r5, r0
   15cf2:	e7c4      	b.n	15c7e <memmove+0x26>
   15cf4:	0022      	movs	r2, r4
   15cf6:	e7c0      	b.n	15c7a <memmove+0x22>

00015cf8 <memset>:
   15cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
   15cfa:	0783      	lsls	r3, r0, #30
   15cfc:	d043      	beq.n	15d86 <memset+0x8e>
   15cfe:	1e54      	subs	r4, r2, #1
   15d00:	2a00      	cmp	r2, #0
   15d02:	d03f      	beq.n	15d84 <memset+0x8c>
   15d04:	b2ce      	uxtb	r6, r1
   15d06:	0002      	movs	r2, r0
   15d08:	2503      	movs	r5, #3
   15d0a:	e002      	b.n	15d12 <memset+0x1a>
   15d0c:	001a      	movs	r2, r3
   15d0e:	3c01      	subs	r4, #1
   15d10:	d338      	bcc.n	15d84 <memset+0x8c>
   15d12:	1c53      	adds	r3, r2, #1
   15d14:	7016      	strb	r6, [r2, #0]
   15d16:	422b      	tst	r3, r5
   15d18:	d1f8      	bne.n	15d0c <memset+0x14>
   15d1a:	2c03      	cmp	r4, #3
   15d1c:	d92a      	bls.n	15d74 <memset+0x7c>
   15d1e:	22ff      	movs	r2, #255	; 0xff
   15d20:	400a      	ands	r2, r1
   15d22:	0215      	lsls	r5, r2, #8
   15d24:	4315      	orrs	r5, r2
   15d26:	042a      	lsls	r2, r5, #16
   15d28:	4315      	orrs	r5, r2
   15d2a:	2c0f      	cmp	r4, #15
   15d2c:	d914      	bls.n	15d58 <memset+0x60>
   15d2e:	0027      	movs	r7, r4
   15d30:	001a      	movs	r2, r3
   15d32:	3f10      	subs	r7, #16
   15d34:	093e      	lsrs	r6, r7, #4
   15d36:	3601      	adds	r6, #1
   15d38:	0136      	lsls	r6, r6, #4
   15d3a:	199e      	adds	r6, r3, r6
   15d3c:	6015      	str	r5, [r2, #0]
   15d3e:	6055      	str	r5, [r2, #4]
   15d40:	6095      	str	r5, [r2, #8]
   15d42:	60d5      	str	r5, [r2, #12]
   15d44:	3210      	adds	r2, #16
   15d46:	4296      	cmp	r6, r2
   15d48:	d1f8      	bne.n	15d3c <memset+0x44>
   15d4a:	220f      	movs	r2, #15
   15d4c:	4397      	bics	r7, r2
   15d4e:	3710      	adds	r7, #16
   15d50:	19db      	adds	r3, r3, r7
   15d52:	4014      	ands	r4, r2
   15d54:	2c03      	cmp	r4, #3
   15d56:	d90d      	bls.n	15d74 <memset+0x7c>
   15d58:	001a      	movs	r2, r3
   15d5a:	1f27      	subs	r7, r4, #4
   15d5c:	08be      	lsrs	r6, r7, #2
   15d5e:	3601      	adds	r6, #1
   15d60:	00b6      	lsls	r6, r6, #2
   15d62:	199e      	adds	r6, r3, r6
   15d64:	c220      	stmia	r2!, {r5}
   15d66:	42b2      	cmp	r2, r6
   15d68:	d1fc      	bne.n	15d64 <memset+0x6c>
   15d6a:	2203      	movs	r2, #3
   15d6c:	4397      	bics	r7, r2
   15d6e:	3704      	adds	r7, #4
   15d70:	19db      	adds	r3, r3, r7
   15d72:	4014      	ands	r4, r2
   15d74:	2c00      	cmp	r4, #0
   15d76:	d005      	beq.n	15d84 <memset+0x8c>
   15d78:	b2c9      	uxtb	r1, r1
   15d7a:	191c      	adds	r4, r3, r4
   15d7c:	7019      	strb	r1, [r3, #0]
   15d7e:	3301      	adds	r3, #1
   15d80:	429c      	cmp	r4, r3
   15d82:	d1fb      	bne.n	15d7c <memset+0x84>
   15d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15d86:	0014      	movs	r4, r2
   15d88:	0003      	movs	r3, r0
   15d8a:	e7c6      	b.n	15d1a <memset+0x22>

00015d8c <__malloc_lock>:
   15d8c:	b510      	push	{r4, lr}
   15d8e:	4802      	ldr	r0, [pc, #8]	; (15d98 <__malloc_lock+0xc>)
   15d90:	f004 fdee 	bl	1a970 <__retarget_lock_acquire_recursive>
   15d94:	bd10      	pop	{r4, pc}
   15d96:	46c0      	nop			; (mov r8, r8)
   15d98:	20001e70 	.word	0x20001e70

00015d9c <__malloc_unlock>:
   15d9c:	b510      	push	{r4, lr}
   15d9e:	4802      	ldr	r0, [pc, #8]	; (15da8 <__malloc_unlock+0xc>)
   15da0:	f004 fde8 	bl	1a974 <__retarget_lock_release_recursive>
   15da4:	bd10      	pop	{r4, pc}
   15da6:	46c0      	nop			; (mov r8, r8)
   15da8:	20001e70 	.word	0x20001e70

00015dac <printf>:
   15dac:	b40f      	push	{r0, r1, r2, r3}
   15dae:	b500      	push	{lr}
   15db0:	4906      	ldr	r1, [pc, #24]	; (15dcc <printf+0x20>)
   15db2:	b083      	sub	sp, #12
   15db4:	ab04      	add	r3, sp, #16
   15db6:	6808      	ldr	r0, [r1, #0]
   15db8:	cb04      	ldmia	r3!, {r2}
   15dba:	6881      	ldr	r1, [r0, #8]
   15dbc:	9301      	str	r3, [sp, #4]
   15dbe:	f001 fce9 	bl	17794 <_vfprintf_r>
   15dc2:	b003      	add	sp, #12
   15dc4:	bc08      	pop	{r3}
   15dc6:	b004      	add	sp, #16
   15dc8:	4718      	bx	r3
   15dca:	46c0      	nop			; (mov r8, r8)
   15dcc:	20000044 	.word	0x20000044

00015dd0 <_puts_r>:
   15dd0:	b530      	push	{r4, r5, lr}
   15dd2:	0004      	movs	r4, r0
   15dd4:	b089      	sub	sp, #36	; 0x24
   15dd6:	0008      	movs	r0, r1
   15dd8:	000d      	movs	r5, r1
   15dda:	f000 f9a5 	bl	16128 <strlen>
   15dde:	ab04      	add	r3, sp, #16
   15de0:	4a21      	ldr	r2, [pc, #132]	; (15e68 <_puts_r+0x98>)
   15de2:	9301      	str	r3, [sp, #4]
   15de4:	2302      	movs	r3, #2
   15de6:	9206      	str	r2, [sp, #24]
   15de8:	2201      	movs	r2, #1
   15dea:	9302      	str	r3, [sp, #8]
   15dec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   15dee:	9005      	str	r0, [sp, #20]
   15df0:	3001      	adds	r0, #1
   15df2:	9504      	str	r5, [sp, #16]
   15df4:	9207      	str	r2, [sp, #28]
   15df6:	9003      	str	r0, [sp, #12]
   15df8:	68a5      	ldr	r5, [r4, #8]
   15dfa:	2b00      	cmp	r3, #0
   15dfc:	d02f      	beq.n	15e5e <_puts_r+0x8e>
   15dfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   15e00:	07db      	lsls	r3, r3, #31
   15e02:	d424      	bmi.n	15e4e <_puts_r+0x7e>
   15e04:	230c      	movs	r3, #12
   15e06:	5eea      	ldrsh	r2, [r5, r3]
   15e08:	b291      	uxth	r1, r2
   15e0a:	058b      	lsls	r3, r1, #22
   15e0c:	d51c      	bpl.n	15e48 <_puts_r+0x78>
   15e0e:	2380      	movs	r3, #128	; 0x80
   15e10:	019b      	lsls	r3, r3, #6
   15e12:	4219      	tst	r1, r3
   15e14:	d105      	bne.n	15e22 <_puts_r+0x52>
   15e16:	4313      	orrs	r3, r2
   15e18:	81ab      	strh	r3, [r5, #12]
   15e1a:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   15e1c:	4b13      	ldr	r3, [pc, #76]	; (15e6c <_puts_r+0x9c>)
   15e1e:	4013      	ands	r3, r2
   15e20:	666b      	str	r3, [r5, #100]	; 0x64
   15e22:	0020      	movs	r0, r4
   15e24:	aa01      	add	r2, sp, #4
   15e26:	0029      	movs	r1, r5
   15e28:	f004 fbe8 	bl	1a5fc <__sfvwrite_r>
   15e2c:	1e44      	subs	r4, r0, #1
   15e2e:	41a0      	sbcs	r0, r4
   15e30:	4244      	negs	r4, r0
   15e32:	200a      	movs	r0, #10
   15e34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   15e36:	4304      	orrs	r4, r0
   15e38:	07db      	lsls	r3, r3, #31
   15e3a:	d402      	bmi.n	15e42 <_puts_r+0x72>
   15e3c:	89ab      	ldrh	r3, [r5, #12]
   15e3e:	059b      	lsls	r3, r3, #22
   15e40:	d509      	bpl.n	15e56 <_puts_r+0x86>
   15e42:	0020      	movs	r0, r4
   15e44:	b009      	add	sp, #36	; 0x24
   15e46:	bd30      	pop	{r4, r5, pc}
   15e48:	6da8      	ldr	r0, [r5, #88]	; 0x58
   15e4a:	f004 fd91 	bl	1a970 <__retarget_lock_acquire_recursive>
   15e4e:	230c      	movs	r3, #12
   15e50:	5eea      	ldrsh	r2, [r5, r3]
   15e52:	b291      	uxth	r1, r2
   15e54:	e7db      	b.n	15e0e <_puts_r+0x3e>
   15e56:	6da8      	ldr	r0, [r5, #88]	; 0x58
   15e58:	f004 fd8c 	bl	1a974 <__retarget_lock_release_recursive>
   15e5c:	e7f1      	b.n	15e42 <_puts_r+0x72>
   15e5e:	0020      	movs	r0, r4
   15e60:	f004 fa44 	bl	1a2ec <__sinit>
   15e64:	e7cb      	b.n	15dfe <_puts_r+0x2e>
   15e66:	46c0      	nop			; (mov r8, r8)
   15e68:	0001cef8 	.word	0x0001cef8
   15e6c:	ffffdfff 	.word	0xffffdfff

00015e70 <puts>:
   15e70:	b510      	push	{r4, lr}
   15e72:	4b03      	ldr	r3, [pc, #12]	; (15e80 <puts+0x10>)
   15e74:	0001      	movs	r1, r0
   15e76:	6818      	ldr	r0, [r3, #0]
   15e78:	f7ff ffaa 	bl	15dd0 <_puts_r>
   15e7c:	bd10      	pop	{r4, pc}
   15e7e:	46c0      	nop			; (mov r8, r8)
   15e80:	20000044 	.word	0x20000044

00015e84 <srand>:
   15e84:	2200      	movs	r2, #0
   15e86:	4b03      	ldr	r3, [pc, #12]	; (15e94 <srand+0x10>)
   15e88:	681b      	ldr	r3, [r3, #0]
   15e8a:	33a8      	adds	r3, #168	; 0xa8
   15e8c:	6018      	str	r0, [r3, #0]
   15e8e:	605a      	str	r2, [r3, #4]
   15e90:	4770      	bx	lr
   15e92:	46c0      	nop			; (mov r8, r8)
   15e94:	20000044 	.word	0x20000044

00015e98 <rand>:
   15e98:	b510      	push	{r4, lr}
   15e9a:	4b09      	ldr	r3, [pc, #36]	; (15ec0 <rand+0x28>)
   15e9c:	4a09      	ldr	r2, [pc, #36]	; (15ec4 <rand+0x2c>)
   15e9e:	681c      	ldr	r4, [r3, #0]
   15ea0:	4b09      	ldr	r3, [pc, #36]	; (15ec8 <rand+0x30>)
   15ea2:	34a8      	adds	r4, #168	; 0xa8
   15ea4:	6820      	ldr	r0, [r4, #0]
   15ea6:	6861      	ldr	r1, [r4, #4]
   15ea8:	f7fc fcca 	bl	12840 <__aeabi_lmul>
   15eac:	2201      	movs	r2, #1
   15eae:	2300      	movs	r3, #0
   15eb0:	1880      	adds	r0, r0, r2
   15eb2:	4159      	adcs	r1, r3
   15eb4:	6020      	str	r0, [r4, #0]
   15eb6:	6061      	str	r1, [r4, #4]
   15eb8:	0048      	lsls	r0, r1, #1
   15eba:	0840      	lsrs	r0, r0, #1
   15ebc:	bd10      	pop	{r4, pc}
   15ebe:	46c0      	nop			; (mov r8, r8)
   15ec0:	20000044 	.word	0x20000044
   15ec4:	4c957f2d 	.word	0x4c957f2d
   15ec8:	5851f42d 	.word	0x5851f42d

00015ecc <_sbrk_r>:
   15ecc:	2300      	movs	r3, #0
   15ece:	b570      	push	{r4, r5, r6, lr}
   15ed0:	4c06      	ldr	r4, [pc, #24]	; (15eec <_sbrk_r+0x20>)
   15ed2:	0005      	movs	r5, r0
   15ed4:	0008      	movs	r0, r1
   15ed6:	6023      	str	r3, [r4, #0]
   15ed8:	f7ed ff16 	bl	3d08 <_sbrk>
   15edc:	1c43      	adds	r3, r0, #1
   15ede:	d000      	beq.n	15ee2 <_sbrk_r+0x16>
   15ee0:	bd70      	pop	{r4, r5, r6, pc}
   15ee2:	6823      	ldr	r3, [r4, #0]
   15ee4:	2b00      	cmp	r3, #0
   15ee6:	d0fb      	beq.n	15ee0 <_sbrk_r+0x14>
   15ee8:	602b      	str	r3, [r5, #0]
   15eea:	e7f9      	b.n	15ee0 <_sbrk_r+0x14>
   15eec:	20001e84 	.word	0x20001e84

00015ef0 <setbuf>:
   15ef0:	424a      	negs	r2, r1
   15ef2:	414a      	adcs	r2, r1
   15ef4:	2380      	movs	r3, #128	; 0x80
   15ef6:	b510      	push	{r4, lr}
   15ef8:	0052      	lsls	r2, r2, #1
   15efa:	00db      	lsls	r3, r3, #3
   15efc:	f000 f802 	bl	15f04 <setvbuf>
   15f00:	bd10      	pop	{r4, pc}
   15f02:	46c0      	nop			; (mov r8, r8)

00015f04 <setvbuf>:
   15f04:	b5f0      	push	{r4, r5, r6, r7, lr}
   15f06:	4647      	mov	r7, r8
   15f08:	46ce      	mov	lr, r9
   15f0a:	b580      	push	{r7, lr}
   15f0c:	001f      	movs	r7, r3
   15f0e:	4b63      	ldr	r3, [pc, #396]	; (1609c <setvbuf+0x198>)
   15f10:	b083      	sub	sp, #12
   15f12:	681d      	ldr	r5, [r3, #0]
   15f14:	0004      	movs	r4, r0
   15f16:	4688      	mov	r8, r1
   15f18:	0016      	movs	r6, r2
   15f1a:	2d00      	cmp	r5, #0
   15f1c:	d002      	beq.n	15f24 <setvbuf+0x20>
   15f1e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   15f20:	2b00      	cmp	r3, #0
   15f22:	d066      	beq.n	15ff2 <setvbuf+0xee>
   15f24:	2e02      	cmp	r6, #2
   15f26:	d005      	beq.n	15f34 <setvbuf+0x30>
   15f28:	2e01      	cmp	r6, #1
   15f2a:	d900      	bls.n	15f2e <setvbuf+0x2a>
   15f2c:	e0a1      	b.n	16072 <setvbuf+0x16e>
   15f2e:	2f00      	cmp	r7, #0
   15f30:	da00      	bge.n	15f34 <setvbuf+0x30>
   15f32:	e09e      	b.n	16072 <setvbuf+0x16e>
   15f34:	6e63      	ldr	r3, [r4, #100]	; 0x64
   15f36:	07db      	lsls	r3, r3, #31
   15f38:	d533      	bpl.n	15fa2 <setvbuf+0x9e>
   15f3a:	0021      	movs	r1, r4
   15f3c:	0028      	movs	r0, r5
   15f3e:	f004 f97b 	bl	1a238 <_fflush_r>
   15f42:	6b21      	ldr	r1, [r4, #48]	; 0x30
   15f44:	2900      	cmp	r1, #0
   15f46:	d008      	beq.n	15f5a <setvbuf+0x56>
   15f48:	0023      	movs	r3, r4
   15f4a:	3340      	adds	r3, #64	; 0x40
   15f4c:	4299      	cmp	r1, r3
   15f4e:	d002      	beq.n	15f56 <setvbuf+0x52>
   15f50:	0028      	movs	r0, r5
   15f52:	f004 fa75 	bl	1a440 <_free_r>
   15f56:	2300      	movs	r3, #0
   15f58:	6323      	str	r3, [r4, #48]	; 0x30
   15f5a:	2300      	movs	r3, #0
   15f5c:	61a3      	str	r3, [r4, #24]
   15f5e:	6063      	str	r3, [r4, #4]
   15f60:	220c      	movs	r2, #12
   15f62:	5ea3      	ldrsh	r3, [r4, r2]
   15f64:	061a      	lsls	r2, r3, #24
   15f66:	d43d      	bmi.n	15fe4 <setvbuf+0xe0>
   15f68:	4a4d      	ldr	r2, [pc, #308]	; (160a0 <setvbuf+0x19c>)
   15f6a:	4013      	ands	r3, r2
   15f6c:	81a3      	strh	r3, [r4, #12]
   15f6e:	2e02      	cmp	r6, #2
   15f70:	d01e      	beq.n	15fb0 <setvbuf+0xac>
   15f72:	ab01      	add	r3, sp, #4
   15f74:	466a      	mov	r2, sp
   15f76:	0021      	movs	r1, r4
   15f78:	0028      	movs	r0, r5
   15f7a:	f004 fcfd 	bl	1a978 <__swhatbuf_r>
   15f7e:	89a3      	ldrh	r3, [r4, #12]
   15f80:	4318      	orrs	r0, r3
   15f82:	81a0      	strh	r0, [r4, #12]
   15f84:	2f00      	cmp	r7, #0
   15f86:	d138      	bne.n	15ffa <setvbuf+0xf6>
   15f88:	9f00      	ldr	r7, [sp, #0]
   15f8a:	0038      	movs	r0, r7
   15f8c:	f7ff fb4e 	bl	1562c <malloc>
   15f90:	4680      	mov	r8, r0
   15f92:	2800      	cmp	r0, #0
   15f94:	d100      	bne.n	15f98 <setvbuf+0x94>
   15f96:	e06f      	b.n	16078 <setvbuf+0x174>
   15f98:	2280      	movs	r2, #128	; 0x80
   15f9a:	89a3      	ldrh	r3, [r4, #12]
   15f9c:	4313      	orrs	r3, r2
   15f9e:	81a3      	strh	r3, [r4, #12]
   15fa0:	e02e      	b.n	16000 <setvbuf+0xfc>
   15fa2:	89a3      	ldrh	r3, [r4, #12]
   15fa4:	059b      	lsls	r3, r3, #22
   15fa6:	d4c8      	bmi.n	15f3a <setvbuf+0x36>
   15fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   15faa:	f004 fce1 	bl	1a970 <__retarget_lock_acquire_recursive>
   15fae:	e7c4      	b.n	15f3a <setvbuf+0x36>
   15fb0:	2500      	movs	r5, #0
   15fb2:	2202      	movs	r2, #2
   15fb4:	4313      	orrs	r3, r2
   15fb6:	2200      	movs	r2, #0
   15fb8:	60a2      	str	r2, [r4, #8]
   15fba:	0022      	movs	r2, r4
   15fbc:	3243      	adds	r2, #67	; 0x43
   15fbe:	6022      	str	r2, [r4, #0]
   15fc0:	6122      	str	r2, [r4, #16]
   15fc2:	2201      	movs	r2, #1
   15fc4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   15fc6:	81a3      	strh	r3, [r4, #12]
   15fc8:	6162      	str	r2, [r4, #20]
   15fca:	4211      	tst	r1, r2
   15fcc:	d104      	bne.n	15fd8 <setvbuf+0xd4>
   15fce:	059b      	lsls	r3, r3, #22
   15fd0:	d402      	bmi.n	15fd8 <setvbuf+0xd4>
   15fd2:	6da0      	ldr	r0, [r4, #88]	; 0x58
   15fd4:	f004 fcce 	bl	1a974 <__retarget_lock_release_recursive>
   15fd8:	0028      	movs	r0, r5
   15fda:	b003      	add	sp, #12
   15fdc:	bc0c      	pop	{r2, r3}
   15fde:	4690      	mov	r8, r2
   15fe0:	4699      	mov	r9, r3
   15fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15fe4:	6921      	ldr	r1, [r4, #16]
   15fe6:	0028      	movs	r0, r5
   15fe8:	f004 fa2a 	bl	1a440 <_free_r>
   15fec:	220c      	movs	r2, #12
   15fee:	5ea3      	ldrsh	r3, [r4, r2]
   15ff0:	e7ba      	b.n	15f68 <setvbuf+0x64>
   15ff2:	0028      	movs	r0, r5
   15ff4:	f004 f97a 	bl	1a2ec <__sinit>
   15ff8:	e794      	b.n	15f24 <setvbuf+0x20>
   15ffa:	4643      	mov	r3, r8
   15ffc:	2b00      	cmp	r3, #0
   15ffe:	d0c4      	beq.n	15f8a <setvbuf+0x86>
   16000:	6bab      	ldr	r3, [r5, #56]	; 0x38
   16002:	2b00      	cmp	r3, #0
   16004:	d027      	beq.n	16056 <setvbuf+0x152>
   16006:	9b00      	ldr	r3, [sp, #0]
   16008:	429f      	cmp	r7, r3
   1600a:	d02a      	beq.n	16062 <setvbuf+0x15e>
   1600c:	2380      	movs	r3, #128	; 0x80
   1600e:	89a2      	ldrh	r2, [r4, #12]
   16010:	011b      	lsls	r3, r3, #4
   16012:	4313      	orrs	r3, r2
   16014:	b21b      	sxth	r3, r3
   16016:	81a3      	strh	r3, [r4, #12]
   16018:	2e01      	cmp	r6, #1
   1601a:	d026      	beq.n	1606a <setvbuf+0x166>
   1601c:	4642      	mov	r2, r8
   1601e:	6022      	str	r2, [r4, #0]
   16020:	6122      	str	r2, [r4, #16]
   16022:	2208      	movs	r2, #8
   16024:	b29b      	uxth	r3, r3
   16026:	6167      	str	r7, [r4, #20]
   16028:	401a      	ands	r2, r3
   1602a:	d00b      	beq.n	16044 <setvbuf+0x140>
   1602c:	07da      	lsls	r2, r3, #31
   1602e:	d510      	bpl.n	16052 <setvbuf+0x14e>
   16030:	2200      	movs	r2, #0
   16032:	2501      	movs	r5, #1
   16034:	60a2      	str	r2, [r4, #8]
   16036:	6e62      	ldr	r2, [r4, #100]	; 0x64
   16038:	427f      	negs	r7, r7
   1603a:	61a7      	str	r7, [r4, #24]
   1603c:	4015      	ands	r5, r2
   1603e:	d0c6      	beq.n	15fce <setvbuf+0xca>
   16040:	2500      	movs	r5, #0
   16042:	e7c9      	b.n	15fd8 <setvbuf+0xd4>
   16044:	60a2      	str	r2, [r4, #8]
   16046:	2501      	movs	r5, #1
   16048:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1604a:	4015      	ands	r5, r2
   1604c:	d0bf      	beq.n	15fce <setvbuf+0xca>
   1604e:	2500      	movs	r5, #0
   16050:	e7c2      	b.n	15fd8 <setvbuf+0xd4>
   16052:	60a7      	str	r7, [r4, #8]
   16054:	e7f7      	b.n	16046 <setvbuf+0x142>
   16056:	0028      	movs	r0, r5
   16058:	f004 f948 	bl	1a2ec <__sinit>
   1605c:	9b00      	ldr	r3, [sp, #0]
   1605e:	429f      	cmp	r7, r3
   16060:	d1d4      	bne.n	1600c <setvbuf+0x108>
   16062:	220c      	movs	r2, #12
   16064:	5ea3      	ldrsh	r3, [r4, r2]
   16066:	2e01      	cmp	r6, #1
   16068:	d1d8      	bne.n	1601c <setvbuf+0x118>
   1606a:	2201      	movs	r2, #1
   1606c:	4313      	orrs	r3, r2
   1606e:	81a3      	strh	r3, [r4, #12]
   16070:	e7d4      	b.n	1601c <setvbuf+0x118>
   16072:	2501      	movs	r5, #1
   16074:	426d      	negs	r5, r5
   16076:	e7af      	b.n	15fd8 <setvbuf+0xd4>
   16078:	9b00      	ldr	r3, [sp, #0]
   1607a:	4699      	mov	r9, r3
   1607c:	42bb      	cmp	r3, r7
   1607e:	d005      	beq.n	1608c <setvbuf+0x188>
   16080:	0018      	movs	r0, r3
   16082:	f7ff fad3 	bl	1562c <malloc>
   16086:	4680      	mov	r8, r0
   16088:	2800      	cmp	r0, #0
   1608a:	d104      	bne.n	16096 <setvbuf+0x192>
   1608c:	2501      	movs	r5, #1
   1608e:	220c      	movs	r2, #12
   16090:	5ea3      	ldrsh	r3, [r4, r2]
   16092:	426d      	negs	r5, r5
   16094:	e78d      	b.n	15fb2 <setvbuf+0xae>
   16096:	464f      	mov	r7, r9
   16098:	e77e      	b.n	15f98 <setvbuf+0x94>
   1609a:	46c0      	nop			; (mov r8, r8)
   1609c:	20000044 	.word	0x20000044
   160a0:	fffff35c 	.word	0xfffff35c

000160a4 <snprintf>:
   160a4:	b40c      	push	{r2, r3}
   160a6:	b530      	push	{r4, r5, lr}
   160a8:	4b1e      	ldr	r3, [pc, #120]	; (16124 <snprintf+0x80>)
   160aa:	b09d      	sub	sp, #116	; 0x74
   160ac:	681d      	ldr	r5, [r3, #0]
   160ae:	2900      	cmp	r1, #0
   160b0:	db33      	blt.n	1611a <snprintf+0x76>
   160b2:	2382      	movs	r3, #130	; 0x82
   160b4:	ac02      	add	r4, sp, #8
   160b6:	009b      	lsls	r3, r3, #2
   160b8:	81a3      	strh	r3, [r4, #12]
   160ba:	9002      	str	r0, [sp, #8]
   160bc:	6120      	str	r0, [r4, #16]
   160be:	2900      	cmp	r1, #0
   160c0:	d012      	beq.n	160e8 <snprintf+0x44>
   160c2:	2301      	movs	r3, #1
   160c4:	3901      	subs	r1, #1
   160c6:	425b      	negs	r3, r3
   160c8:	60a1      	str	r1, [r4, #8]
   160ca:	6161      	str	r1, [r4, #20]
   160cc:	81e3      	strh	r3, [r4, #14]
   160ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
   160d0:	ab21      	add	r3, sp, #132	; 0x84
   160d2:	0021      	movs	r1, r4
   160d4:	0028      	movs	r0, r5
   160d6:	9301      	str	r3, [sp, #4]
   160d8:	f000 f858 	bl	1618c <_svfprintf_r>
   160dc:	1c43      	adds	r3, r0, #1
   160de:	db16      	blt.n	1610e <snprintf+0x6a>
   160e0:	2300      	movs	r3, #0
   160e2:	9a02      	ldr	r2, [sp, #8]
   160e4:	7013      	strb	r3, [r2, #0]
   160e6:	e00d      	b.n	16104 <snprintf+0x60>
   160e8:	2301      	movs	r3, #1
   160ea:	425b      	negs	r3, r3
   160ec:	60a1      	str	r1, [r4, #8]
   160ee:	6161      	str	r1, [r4, #20]
   160f0:	81e3      	strh	r3, [r4, #14]
   160f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
   160f4:	ab21      	add	r3, sp, #132	; 0x84
   160f6:	0021      	movs	r1, r4
   160f8:	0028      	movs	r0, r5
   160fa:	9301      	str	r3, [sp, #4]
   160fc:	f000 f846 	bl	1618c <_svfprintf_r>
   16100:	1c43      	adds	r3, r0, #1
   16102:	db07      	blt.n	16114 <snprintf+0x70>
   16104:	b01d      	add	sp, #116	; 0x74
   16106:	bc30      	pop	{r4, r5}
   16108:	bc08      	pop	{r3}
   1610a:	b002      	add	sp, #8
   1610c:	4718      	bx	r3
   1610e:	238b      	movs	r3, #139	; 0x8b
   16110:	602b      	str	r3, [r5, #0]
   16112:	e7e5      	b.n	160e0 <snprintf+0x3c>
   16114:	238b      	movs	r3, #139	; 0x8b
   16116:	602b      	str	r3, [r5, #0]
   16118:	e7f4      	b.n	16104 <snprintf+0x60>
   1611a:	238b      	movs	r3, #139	; 0x8b
   1611c:	2001      	movs	r0, #1
   1611e:	602b      	str	r3, [r5, #0]
   16120:	4240      	negs	r0, r0
   16122:	e7ef      	b.n	16104 <snprintf+0x60>
   16124:	20000044 	.word	0x20000044

00016128 <strlen>:
   16128:	b510      	push	{r4, lr}
   1612a:	0783      	lsls	r3, r0, #30
   1612c:	d025      	beq.n	1617a <strlen+0x52>
   1612e:	7803      	ldrb	r3, [r0, #0]
   16130:	2b00      	cmp	r3, #0
   16132:	d024      	beq.n	1617e <strlen+0x56>
   16134:	0003      	movs	r3, r0
   16136:	2103      	movs	r1, #3
   16138:	e002      	b.n	16140 <strlen+0x18>
   1613a:	781a      	ldrb	r2, [r3, #0]
   1613c:	2a00      	cmp	r2, #0
   1613e:	d01a      	beq.n	16176 <strlen+0x4e>
   16140:	3301      	adds	r3, #1
   16142:	420b      	tst	r3, r1
   16144:	d1f9      	bne.n	1613a <strlen+0x12>
   16146:	6819      	ldr	r1, [r3, #0]
   16148:	4a0e      	ldr	r2, [pc, #56]	; (16184 <strlen+0x5c>)
   1614a:	4c0f      	ldr	r4, [pc, #60]	; (16188 <strlen+0x60>)
   1614c:	188a      	adds	r2, r1, r2
   1614e:	438a      	bics	r2, r1
   16150:	4222      	tst	r2, r4
   16152:	d106      	bne.n	16162 <strlen+0x3a>
   16154:	3304      	adds	r3, #4
   16156:	6819      	ldr	r1, [r3, #0]
   16158:	4a0a      	ldr	r2, [pc, #40]	; (16184 <strlen+0x5c>)
   1615a:	188a      	adds	r2, r1, r2
   1615c:	438a      	bics	r2, r1
   1615e:	4222      	tst	r2, r4
   16160:	d0f8      	beq.n	16154 <strlen+0x2c>
   16162:	001a      	movs	r2, r3
   16164:	781b      	ldrb	r3, [r3, #0]
   16166:	2b00      	cmp	r3, #0
   16168:	d003      	beq.n	16172 <strlen+0x4a>
   1616a:	3201      	adds	r2, #1
   1616c:	7811      	ldrb	r1, [r2, #0]
   1616e:	2900      	cmp	r1, #0
   16170:	d1fb      	bne.n	1616a <strlen+0x42>
   16172:	1a10      	subs	r0, r2, r0
   16174:	bd10      	pop	{r4, pc}
   16176:	1a18      	subs	r0, r3, r0
   16178:	e7fc      	b.n	16174 <strlen+0x4c>
   1617a:	0003      	movs	r3, r0
   1617c:	e7e3      	b.n	16146 <strlen+0x1e>
   1617e:	2000      	movs	r0, #0
   16180:	e7f8      	b.n	16174 <strlen+0x4c>
   16182:	46c0      	nop			; (mov r8, r8)
   16184:	fefefeff 	.word	0xfefefeff
   16188:	80808080 	.word	0x80808080

0001618c <_svfprintf_r>:
   1618c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1618e:	46de      	mov	lr, fp
   16190:	4645      	mov	r5, r8
   16192:	4657      	mov	r7, sl
   16194:	464e      	mov	r6, r9
   16196:	b5e0      	push	{r5, r6, r7, lr}
   16198:	b0c3      	sub	sp, #268	; 0x10c
   1619a:	000d      	movs	r5, r1
   1619c:	9106      	str	r1, [sp, #24]
   1619e:	0014      	movs	r4, r2
   161a0:	930f      	str	r3, [sp, #60]	; 0x3c
   161a2:	9009      	str	r0, [sp, #36]	; 0x24
   161a4:	f004 fbd2 	bl	1a94c <_localeconv_r>
   161a8:	6803      	ldr	r3, [r0, #0]
   161aa:	0018      	movs	r0, r3
   161ac:	9319      	str	r3, [sp, #100]	; 0x64
   161ae:	f7ff ffbb 	bl	16128 <strlen>
   161b2:	9018      	str	r0, [sp, #96]	; 0x60
   161b4:	89ab      	ldrh	r3, [r5, #12]
   161b6:	061b      	lsls	r3, r3, #24
   161b8:	d505      	bpl.n	161c6 <_svfprintf_r+0x3a>
   161ba:	692b      	ldr	r3, [r5, #16]
   161bc:	9307      	str	r3, [sp, #28]
   161be:	2b00      	cmp	r3, #0
   161c0:	d101      	bne.n	161c6 <_svfprintf_r+0x3a>
   161c2:	f001 f863 	bl	1728c <_svfprintf_r+0x1100>
   161c6:	ab32      	add	r3, sp, #200	; 0xc8
   161c8:	9325      	str	r3, [sp, #148]	; 0x94
   161ca:	2300      	movs	r3, #0
   161cc:	46a3      	mov	fp, r4
   161ce:	af25      	add	r7, sp, #148	; 0x94
   161d0:	60bb      	str	r3, [r7, #8]
   161d2:	607b      	str	r3, [r7, #4]
   161d4:	9314      	str	r3, [sp, #80]	; 0x50
   161d6:	9316      	str	r3, [sp, #88]	; 0x58
   161d8:	9315      	str	r3, [sp, #84]	; 0x54
   161da:	ae32      	add	r6, sp, #200	; 0xc8
   161dc:	9317      	str	r3, [sp, #92]	; 0x5c
   161de:	931a      	str	r3, [sp, #104]	; 0x68
   161e0:	930a      	str	r3, [sp, #40]	; 0x28
   161e2:	465b      	mov	r3, fp
   161e4:	781b      	ldrb	r3, [r3, #0]
   161e6:	465c      	mov	r4, fp
   161e8:	2b00      	cmp	r3, #0
   161ea:	d01c      	beq.n	16226 <_svfprintf_r+0x9a>
   161ec:	2b25      	cmp	r3, #37	; 0x25
   161ee:	d102      	bne.n	161f6 <_svfprintf_r+0x6a>
   161f0:	e019      	b.n	16226 <_svfprintf_r+0x9a>
   161f2:	2b25      	cmp	r3, #37	; 0x25
   161f4:	d003      	beq.n	161fe <_svfprintf_r+0x72>
   161f6:	3401      	adds	r4, #1
   161f8:	7823      	ldrb	r3, [r4, #0]
   161fa:	2b00      	cmp	r3, #0
   161fc:	d1f9      	bne.n	161f2 <_svfprintf_r+0x66>
   161fe:	465b      	mov	r3, fp
   16200:	1ae5      	subs	r5, r4, r3
   16202:	d010      	beq.n	16226 <_svfprintf_r+0x9a>
   16204:	465b      	mov	r3, fp
   16206:	6033      	str	r3, [r6, #0]
   16208:	68bb      	ldr	r3, [r7, #8]
   1620a:	6075      	str	r5, [r6, #4]
   1620c:	195b      	adds	r3, r3, r5
   1620e:	60bb      	str	r3, [r7, #8]
   16210:	687b      	ldr	r3, [r7, #4]
   16212:	3301      	adds	r3, #1
   16214:	607b      	str	r3, [r7, #4]
   16216:	2b07      	cmp	r3, #7
   16218:	dc2e      	bgt.n	16278 <_svfprintf_r+0xec>
   1621a:	3608      	adds	r6, #8
   1621c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1621e:	469c      	mov	ip, r3
   16220:	44ac      	add	ip, r5
   16222:	4663      	mov	r3, ip
   16224:	930a      	str	r3, [sp, #40]	; 0x28
   16226:	7823      	ldrb	r3, [r4, #0]
   16228:	2b00      	cmp	r3, #0
   1622a:	d02e      	beq.n	1628a <_svfprintf_r+0xfe>
   1622c:	1c63      	adds	r3, r4, #1
   1622e:	469b      	mov	fp, r3
   16230:	2300      	movs	r3, #0
   16232:	aa16      	add	r2, sp, #88	; 0x58
   16234:	77d3      	strb	r3, [r2, #31]
   16236:	2201      	movs	r2, #1
   16238:	4252      	negs	r2, r2
   1623a:	4692      	mov	sl, r2
   1623c:	2200      	movs	r2, #0
   1623e:	2100      	movs	r1, #0
   16240:	920b      	str	r2, [sp, #44]	; 0x2c
   16242:	3220      	adds	r2, #32
   16244:	4691      	mov	r9, r2
   16246:	3220      	adds	r2, #32
   16248:	7863      	ldrb	r3, [r4, #1]
   1624a:	4688      	mov	r8, r1
   1624c:	2000      	movs	r0, #0
   1624e:	2400      	movs	r4, #0
   16250:	4694      	mov	ip, r2
   16252:	4659      	mov	r1, fp
   16254:	3101      	adds	r1, #1
   16256:	001a      	movs	r2, r3
   16258:	3a20      	subs	r2, #32
   1625a:	2a58      	cmp	r2, #88	; 0x58
   1625c:	d900      	bls.n	16260 <_svfprintf_r+0xd4>
   1625e:	e2fd      	b.n	1685c <_svfprintf_r+0x6d0>
   16260:	4dd7      	ldr	r5, [pc, #860]	; (165c0 <_svfprintf_r+0x434>)
   16262:	0092      	lsls	r2, r2, #2
   16264:	58aa      	ldr	r2, [r5, r2]
   16266:	4697      	mov	pc, r2
   16268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1626a:	920f      	str	r2, [sp, #60]	; 0x3c
   1626c:	425b      	negs	r3, r3
   1626e:	930b      	str	r3, [sp, #44]	; 0x2c
   16270:	2304      	movs	r3, #4
   16272:	431c      	orrs	r4, r3
   16274:	780b      	ldrb	r3, [r1, #0]
   16276:	e7ed      	b.n	16254 <_svfprintf_r+0xc8>
   16278:	003a      	movs	r2, r7
   1627a:	9906      	ldr	r1, [sp, #24]
   1627c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1627e:	f005 f987 	bl	1b590 <__ssprint_r>
   16282:	2800      	cmp	r0, #0
   16284:	d109      	bne.n	1629a <_svfprintf_r+0x10e>
   16286:	ae32      	add	r6, sp, #200	; 0xc8
   16288:	e7c8      	b.n	1621c <_svfprintf_r+0x90>
   1628a:	68bb      	ldr	r3, [r7, #8]
   1628c:	2b00      	cmp	r3, #0
   1628e:	d004      	beq.n	1629a <_svfprintf_r+0x10e>
   16290:	003a      	movs	r2, r7
   16292:	9906      	ldr	r1, [sp, #24]
   16294:	9809      	ldr	r0, [sp, #36]	; 0x24
   16296:	f005 f97b 	bl	1b590 <__ssprint_r>
   1629a:	9b06      	ldr	r3, [sp, #24]
   1629c:	899b      	ldrh	r3, [r3, #12]
   1629e:	065b      	lsls	r3, r3, #25
   162a0:	d501      	bpl.n	162a6 <_svfprintf_r+0x11a>
   162a2:	f001 f8ce 	bl	17442 <_svfprintf_r+0x12b6>
   162a6:	980a      	ldr	r0, [sp, #40]	; 0x28
   162a8:	b043      	add	sp, #268	; 0x10c
   162aa:	bc3c      	pop	{r2, r3, r4, r5}
   162ac:	4690      	mov	r8, r2
   162ae:	4699      	mov	r9, r3
   162b0:	46a2      	mov	sl, r4
   162b2:	46ab      	mov	fp, r5
   162b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   162b6:	2201      	movs	r2, #1
   162b8:	780b      	ldrb	r3, [r1, #0]
   162ba:	4690      	mov	r8, r2
   162bc:	202b      	movs	r0, #43	; 0x2b
   162be:	e7c9      	b.n	16254 <_svfprintf_r+0xc8>
   162c0:	1c4b      	adds	r3, r1, #1
   162c2:	469b      	mov	fp, r3
   162c4:	780b      	ldrb	r3, [r1, #0]
   162c6:	2b2a      	cmp	r3, #42	; 0x2a
   162c8:	d101      	bne.n	162ce <_svfprintf_r+0x142>
   162ca:	f001 fa1b 	bl	17704 <_svfprintf_r+0x1578>
   162ce:	001a      	movs	r2, r3
   162d0:	2100      	movs	r1, #0
   162d2:	3a30      	subs	r2, #48	; 0x30
   162d4:	468a      	mov	sl, r1
   162d6:	4659      	mov	r1, fp
   162d8:	2a09      	cmp	r2, #9
   162da:	d8bc      	bhi.n	16256 <_svfprintf_r+0xca>
   162dc:	0003      	movs	r3, r0
   162de:	0011      	movs	r1, r2
   162e0:	4650      	mov	r0, sl
   162e2:	465a      	mov	r2, fp
   162e4:	469a      	mov	sl, r3
   162e6:	46a3      	mov	fp, r4
   162e8:	0083      	lsls	r3, r0, #2
   162ea:	181b      	adds	r3, r3, r0
   162ec:	7814      	ldrb	r4, [r2, #0]
   162ee:	005b      	lsls	r3, r3, #1
   162f0:	1858      	adds	r0, r3, r1
   162f2:	0021      	movs	r1, r4
   162f4:	1c53      	adds	r3, r2, #1
   162f6:	3930      	subs	r1, #48	; 0x30
   162f8:	001a      	movs	r2, r3
   162fa:	2909      	cmp	r1, #9
   162fc:	d9f4      	bls.n	162e8 <_svfprintf_r+0x15c>
   162fe:	4652      	mov	r2, sl
   16300:	0019      	movs	r1, r3
   16302:	4682      	mov	sl, r0
   16304:	0023      	movs	r3, r4
   16306:	0010      	movs	r0, r2
   16308:	465c      	mov	r4, fp
   1630a:	e7a4      	b.n	16256 <_svfprintf_r+0xca>
   1630c:	2380      	movs	r3, #128	; 0x80
   1630e:	431c      	orrs	r4, r3
   16310:	780b      	ldrb	r3, [r1, #0]
   16312:	e79f      	b.n	16254 <_svfprintf_r+0xc8>
   16314:	468b      	mov	fp, r1
   16316:	4641      	mov	r1, r8
   16318:	9312      	str	r3, [sp, #72]	; 0x48
   1631a:	2900      	cmp	r1, #0
   1631c:	d001      	beq.n	16322 <_svfprintf_r+0x196>
   1631e:	f001 fa1f 	bl	17760 <_svfprintf_r+0x15d4>
   16322:	2310      	movs	r3, #16
   16324:	431c      	orrs	r4, r3
   16326:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16328:	06a3      	lsls	r3, r4, #26
   1632a:	d501      	bpl.n	16330 <_svfprintf_r+0x1a4>
   1632c:	f000 fe88 	bl	17040 <_svfprintf_r+0xeb4>
   16330:	06e3      	lsls	r3, r4, #27
   16332:	d501      	bpl.n	16338 <_svfprintf_r+0x1ac>
   16334:	f000 fd80 	bl	16e38 <_svfprintf_r+0xcac>
   16338:	0663      	lsls	r3, r4, #25
   1633a:	d401      	bmi.n	16340 <_svfprintf_r+0x1b4>
   1633c:	f000 fd7c 	bl	16e38 <_svfprintf_r+0xcac>
   16340:	2100      	movs	r1, #0
   16342:	5e53      	ldrsh	r3, [r2, r1]
   16344:	930c      	str	r3, [sp, #48]	; 0x30
   16346:	3204      	adds	r2, #4
   16348:	17db      	asrs	r3, r3, #31
   1634a:	930d      	str	r3, [sp, #52]	; 0x34
   1634c:	920f      	str	r2, [sp, #60]	; 0x3c
   1634e:	d501      	bpl.n	16354 <_svfprintf_r+0x1c8>
   16350:	f000 fe86 	bl	17060 <_svfprintf_r+0xed4>
   16354:	990c      	ldr	r1, [sp, #48]	; 0x30
   16356:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16358:	0008      	movs	r0, r1
   1635a:	ab16      	add	r3, sp, #88	; 0x58
   1635c:	7fdb      	ldrb	r3, [r3, #31]
   1635e:	4310      	orrs	r0, r2
   16360:	4698      	mov	r8, r3
   16362:	0002      	movs	r2, r0
   16364:	2301      	movs	r3, #1
   16366:	4651      	mov	r1, sl
   16368:	3101      	adds	r1, #1
   1636a:	d100      	bne.n	1636e <_svfprintf_r+0x1e2>
   1636c:	e0ff      	b.n	1656e <_svfprintf_r+0x3e2>
   1636e:	2180      	movs	r1, #128	; 0x80
   16370:	0020      	movs	r0, r4
   16372:	4388      	bics	r0, r1
   16374:	9008      	str	r0, [sp, #32]
   16376:	2a00      	cmp	r2, #0
   16378:	d000      	beq.n	1637c <_svfprintf_r+0x1f0>
   1637a:	e0fc      	b.n	16576 <_svfprintf_r+0x3ea>
   1637c:	4652      	mov	r2, sl
   1637e:	2a00      	cmp	r2, #0
   16380:	d001      	beq.n	16386 <_svfprintf_r+0x1fa>
   16382:	f000 fc2c 	bl	16bde <_svfprintf_r+0xa52>
   16386:	2b00      	cmp	r3, #0
   16388:	d001      	beq.n	1638e <_svfprintf_r+0x202>
   1638a:	f000 fd04 	bl	16d96 <_svfprintf_r+0xc0a>
   1638e:	2001      	movs	r0, #1
   16390:	ab32      	add	r3, sp, #200	; 0xc8
   16392:	4020      	ands	r0, r4
   16394:	900e      	str	r0, [sp, #56]	; 0x38
   16396:	9311      	str	r3, [sp, #68]	; 0x44
   16398:	d008      	beq.n	163ac <_svfprintf_r+0x220>
   1639a:	2327      	movs	r3, #39	; 0x27
   1639c:	2130      	movs	r1, #48	; 0x30
   1639e:	aa28      	add	r2, sp, #160	; 0xa0
   163a0:	54d1      	strb	r1, [r2, r3]
   163a2:	aa16      	add	r2, sp, #88	; 0x58
   163a4:	4694      	mov	ip, r2
   163a6:	3348      	adds	r3, #72	; 0x48
   163a8:	4463      	add	r3, ip
   163aa:	9311      	str	r3, [sp, #68]	; 0x44
   163ac:	4653      	mov	r3, sl
   163ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   163b0:	9307      	str	r3, [sp, #28]
   163b2:	4592      	cmp	sl, r2
   163b4:	da00      	bge.n	163b8 <_svfprintf_r+0x22c>
   163b6:	9207      	str	r2, [sp, #28]
   163b8:	2300      	movs	r3, #0
   163ba:	9313      	str	r3, [sp, #76]	; 0x4c
   163bc:	4643      	mov	r3, r8
   163be:	2b00      	cmp	r3, #0
   163c0:	d002      	beq.n	163c8 <_svfprintf_r+0x23c>
   163c2:	9b07      	ldr	r3, [sp, #28]
   163c4:	3301      	adds	r3, #1
   163c6:	9307      	str	r3, [sp, #28]
   163c8:	2302      	movs	r3, #2
   163ca:	9a08      	ldr	r2, [sp, #32]
   163cc:	401a      	ands	r2, r3
   163ce:	4691      	mov	r9, r2
   163d0:	d002      	beq.n	163d8 <_svfprintf_r+0x24c>
   163d2:	9b07      	ldr	r3, [sp, #28]
   163d4:	3302      	adds	r3, #2
   163d6:	9307      	str	r3, [sp, #28]
   163d8:	2384      	movs	r3, #132	; 0x84
   163da:	9a08      	ldr	r2, [sp, #32]
   163dc:	401a      	ands	r2, r3
   163de:	9210      	str	r2, [sp, #64]	; 0x40
   163e0:	d000      	beq.n	163e4 <_svfprintf_r+0x258>
   163e2:	e24d      	b.n	16880 <_svfprintf_r+0x6f4>
   163e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   163e6:	9a07      	ldr	r2, [sp, #28]
   163e8:	1a9c      	subs	r4, r3, r2
   163ea:	2c00      	cmp	r4, #0
   163ec:	dc00      	bgt.n	163f0 <_svfprintf_r+0x264>
   163ee:	e247      	b.n	16880 <_svfprintf_r+0x6f4>
   163f0:	4974      	ldr	r1, [pc, #464]	; (165c4 <_svfprintf_r+0x438>)
   163f2:	68ba      	ldr	r2, [r7, #8]
   163f4:	687b      	ldr	r3, [r7, #4]
   163f6:	4688      	mov	r8, r1
   163f8:	2c10      	cmp	r4, #16
   163fa:	dd1f      	ble.n	1643c <_svfprintf_r+0x2b0>
   163fc:	0031      	movs	r1, r6
   163fe:	2510      	movs	r5, #16
   16400:	4646      	mov	r6, r8
   16402:	e003      	b.n	1640c <_svfprintf_r+0x280>
   16404:	3c10      	subs	r4, #16
   16406:	3108      	adds	r1, #8
   16408:	2c10      	cmp	r4, #16
   1640a:	dd15      	ble.n	16438 <_svfprintf_r+0x2ac>
   1640c:	3210      	adds	r2, #16
   1640e:	3301      	adds	r3, #1
   16410:	600e      	str	r6, [r1, #0]
   16412:	604d      	str	r5, [r1, #4]
   16414:	60ba      	str	r2, [r7, #8]
   16416:	607b      	str	r3, [r7, #4]
   16418:	2b07      	cmp	r3, #7
   1641a:	ddf3      	ble.n	16404 <_svfprintf_r+0x278>
   1641c:	003a      	movs	r2, r7
   1641e:	9906      	ldr	r1, [sp, #24]
   16420:	9809      	ldr	r0, [sp, #36]	; 0x24
   16422:	f005 f8b5 	bl	1b590 <__ssprint_r>
   16426:	2800      	cmp	r0, #0
   16428:	d000      	beq.n	1642c <_svfprintf_r+0x2a0>
   1642a:	e736      	b.n	1629a <_svfprintf_r+0x10e>
   1642c:	3c10      	subs	r4, #16
   1642e:	68ba      	ldr	r2, [r7, #8]
   16430:	687b      	ldr	r3, [r7, #4]
   16432:	a932      	add	r1, sp, #200	; 0xc8
   16434:	2c10      	cmp	r4, #16
   16436:	dce9      	bgt.n	1640c <_svfprintf_r+0x280>
   16438:	46b0      	mov	r8, r6
   1643a:	000e      	movs	r6, r1
   1643c:	4641      	mov	r1, r8
   1643e:	6074      	str	r4, [r6, #4]
   16440:	3301      	adds	r3, #1
   16442:	18a4      	adds	r4, r4, r2
   16444:	6031      	str	r1, [r6, #0]
   16446:	60bc      	str	r4, [r7, #8]
   16448:	607b      	str	r3, [r7, #4]
   1644a:	2b07      	cmp	r3, #7
   1644c:	dd01      	ble.n	16452 <_svfprintf_r+0x2c6>
   1644e:	f000 fca8 	bl	16da2 <_svfprintf_r+0xc16>
   16452:	ab16      	add	r3, sp, #88	; 0x58
   16454:	7fdb      	ldrb	r3, [r3, #31]
   16456:	3608      	adds	r6, #8
   16458:	4698      	mov	r8, r3
   1645a:	e212      	b.n	16882 <_svfprintf_r+0x6f6>
   1645c:	468b      	mov	fp, r1
   1645e:	4641      	mov	r1, r8
   16460:	9312      	str	r3, [sp, #72]	; 0x48
   16462:	2900      	cmp	r1, #0
   16464:	d001      	beq.n	1646a <_svfprintf_r+0x2de>
   16466:	f001 f977 	bl	17758 <_svfprintf_r+0x15cc>
   1646a:	2207      	movs	r2, #7
   1646c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1646e:	3307      	adds	r3, #7
   16470:	4393      	bics	r3, r2
   16472:	3201      	adds	r2, #1
   16474:	4694      	mov	ip, r2
   16476:	449c      	add	ip, r3
   16478:	4662      	mov	r2, ip
   1647a:	920f      	str	r2, [sp, #60]	; 0x3c
   1647c:	681a      	ldr	r2, [r3, #0]
   1647e:	9216      	str	r2, [sp, #88]	; 0x58
   16480:	685b      	ldr	r3, [r3, #4]
   16482:	2201      	movs	r2, #1
   16484:	9315      	str	r3, [sp, #84]	; 0x54
   16486:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16488:	9d16      	ldr	r5, [sp, #88]	; 0x58
   1648a:	005b      	lsls	r3, r3, #1
   1648c:	085b      	lsrs	r3, r3, #1
   1648e:	4698      	mov	r8, r3
   16490:	4252      	negs	r2, r2
   16492:	4b4d      	ldr	r3, [pc, #308]	; (165c8 <_svfprintf_r+0x43c>)
   16494:	0028      	movs	r0, r5
   16496:	4641      	mov	r1, r8
   16498:	f005 fbd8 	bl	1bc4c <__aeabi_dcmpun>
   1649c:	2800      	cmp	r0, #0
   1649e:	d001      	beq.n	164a4 <_svfprintf_r+0x318>
   164a0:	f000 fdfd 	bl	1709e <_svfprintf_r+0xf12>
   164a4:	2201      	movs	r2, #1
   164a6:	4b48      	ldr	r3, [pc, #288]	; (165c8 <_svfprintf_r+0x43c>)
   164a8:	4252      	negs	r2, r2
   164aa:	0028      	movs	r0, r5
   164ac:	4641      	mov	r1, r8
   164ae:	f7fc f94f 	bl	12750 <__aeabi_dcmple>
   164b2:	2800      	cmp	r0, #0
   164b4:	d001      	beq.n	164ba <_svfprintf_r+0x32e>
   164b6:	f000 fdf2 	bl	1709e <_svfprintf_r+0xf12>
   164ba:	2200      	movs	r2, #0
   164bc:	2300      	movs	r3, #0
   164be:	9816      	ldr	r0, [sp, #88]	; 0x58
   164c0:	9915      	ldr	r1, [sp, #84]	; 0x54
   164c2:	f7fc f93b 	bl	1273c <__aeabi_dcmplt>
   164c6:	2800      	cmp	r0, #0
   164c8:	d001      	beq.n	164ce <_svfprintf_r+0x342>
   164ca:	f001 f822 	bl	17512 <_svfprintf_r+0x1386>
   164ce:	ab16      	add	r3, sp, #88	; 0x58
   164d0:	7fdb      	ldrb	r3, [r3, #31]
   164d2:	4698      	mov	r8, r3
   164d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   164d6:	2b47      	cmp	r3, #71	; 0x47
   164d8:	dd01      	ble.n	164de <_svfprintf_r+0x352>
   164da:	f000 fec7 	bl	1726c <_svfprintf_r+0x10e0>
   164de:	4b3b      	ldr	r3, [pc, #236]	; (165cc <_svfprintf_r+0x440>)
   164e0:	9311      	str	r3, [sp, #68]	; 0x44
   164e2:	2380      	movs	r3, #128	; 0x80
   164e4:	439c      	bics	r4, r3
   164e6:	3b7d      	subs	r3, #125	; 0x7d
   164e8:	9307      	str	r3, [sp, #28]
   164ea:	930e      	str	r3, [sp, #56]	; 0x38
   164ec:	2300      	movs	r3, #0
   164ee:	9408      	str	r4, [sp, #32]
   164f0:	469a      	mov	sl, r3
   164f2:	9313      	str	r3, [sp, #76]	; 0x4c
   164f4:	e762      	b.n	163bc <_svfprintf_r+0x230>
   164f6:	2200      	movs	r2, #0
   164f8:	3b30      	subs	r3, #48	; 0x30
   164fa:	0015      	movs	r5, r2
   164fc:	001a      	movs	r2, r3
   164fe:	0003      	movs	r3, r0
   16500:	9407      	str	r4, [sp, #28]
   16502:	0008      	movs	r0, r1
   16504:	002c      	movs	r4, r5
   16506:	469b      	mov	fp, r3
   16508:	00a3      	lsls	r3, r4, #2
   1650a:	191c      	adds	r4, r3, r4
   1650c:	7803      	ldrb	r3, [r0, #0]
   1650e:	0064      	lsls	r4, r4, #1
   16510:	1914      	adds	r4, r2, r4
   16512:	001a      	movs	r2, r3
   16514:	3101      	adds	r1, #1
   16516:	3a30      	subs	r2, #48	; 0x30
   16518:	0008      	movs	r0, r1
   1651a:	2a09      	cmp	r2, #9
   1651c:	d9f4      	bls.n	16508 <_svfprintf_r+0x37c>
   1651e:	940b      	str	r4, [sp, #44]	; 0x2c
   16520:	4658      	mov	r0, fp
   16522:	9c07      	ldr	r4, [sp, #28]
   16524:	e697      	b.n	16256 <_svfprintf_r+0xca>
   16526:	2308      	movs	r3, #8
   16528:	431c      	orrs	r4, r3
   1652a:	780b      	ldrb	r3, [r1, #0]
   1652c:	e692      	b.n	16254 <_svfprintf_r+0xc8>
   1652e:	9312      	str	r3, [sp, #72]	; 0x48
   16530:	2310      	movs	r3, #16
   16532:	431c      	orrs	r4, r3
   16534:	468b      	mov	fp, r1
   16536:	06a3      	lsls	r3, r4, #26
   16538:	d500      	bpl.n	1653c <_svfprintf_r+0x3b0>
   1653a:	e17b      	b.n	16834 <_svfprintf_r+0x6a8>
   1653c:	06e3      	lsls	r3, r4, #27
   1653e:	d501      	bpl.n	16544 <_svfprintf_r+0x3b8>
   16540:	f000 fc7e 	bl	16e40 <_svfprintf_r+0xcb4>
   16544:	0663      	lsls	r3, r4, #25
   16546:	d401      	bmi.n	1654c <_svfprintf_r+0x3c0>
   16548:	f000 fc7a 	bl	16e40 <_svfprintf_r+0xcb4>
   1654c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1654e:	881a      	ldrh	r2, [r3, #0]
   16550:	920c      	str	r2, [sp, #48]	; 0x30
   16552:	2200      	movs	r2, #0
   16554:	3304      	adds	r3, #4
   16556:	930f      	str	r3, [sp, #60]	; 0x3c
   16558:	2300      	movs	r3, #0
   1655a:	920d      	str	r2, [sp, #52]	; 0x34
   1655c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1655e:	2100      	movs	r1, #0
   16560:	a816      	add	r0, sp, #88	; 0x58
   16562:	77c1      	strb	r1, [r0, #31]
   16564:	4688      	mov	r8, r1
   16566:	4651      	mov	r1, sl
   16568:	3101      	adds	r1, #1
   1656a:	d000      	beq.n	1656e <_svfprintf_r+0x3e2>
   1656c:	e6ff      	b.n	1636e <_svfprintf_r+0x1e2>
   1656e:	2a00      	cmp	r2, #0
   16570:	d100      	bne.n	16574 <_svfprintf_r+0x3e8>
   16572:	e335      	b.n	16be0 <_svfprintf_r+0xa54>
   16574:	9408      	str	r4, [sp, #32]
   16576:	2b01      	cmp	r3, #1
   16578:	d100      	bne.n	1657c <_svfprintf_r+0x3f0>
   1657a:	e3e5      	b.n	16d48 <_svfprintf_r+0xbbc>
   1657c:	2b02      	cmp	r3, #2
   1657e:	d000      	beq.n	16582 <_svfprintf_r+0x3f6>
   16580:	e362      	b.n	16c48 <_svfprintf_r+0xabc>
   16582:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   16584:	200f      	movs	r0, #15
   16586:	46a1      	mov	r9, r4
   16588:	46b4      	mov	ip, r6
   1658a:	ab32      	add	r3, sp, #200	; 0xc8
   1658c:	0019      	movs	r1, r3
   1658e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16590:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16592:	0004      	movs	r4, r0
   16594:	464d      	mov	r5, r9
   16596:	4014      	ands	r4, r2
   16598:	5d2c      	ldrb	r4, [r5, r4]
   1659a:	071e      	lsls	r6, r3, #28
   1659c:	0915      	lsrs	r5, r2, #4
   1659e:	3901      	subs	r1, #1
   165a0:	432e      	orrs	r6, r5
   165a2:	700c      	strb	r4, [r1, #0]
   165a4:	091c      	lsrs	r4, r3, #4
   165a6:	0023      	movs	r3, r4
   165a8:	0034      	movs	r4, r6
   165aa:	0032      	movs	r2, r6
   165ac:	431c      	orrs	r4, r3
   165ae:	d1f0      	bne.n	16592 <_svfprintf_r+0x406>
   165b0:	920c      	str	r2, [sp, #48]	; 0x30
   165b2:	930d      	str	r3, [sp, #52]	; 0x34
   165b4:	ab32      	add	r3, sp, #200	; 0xc8
   165b6:	1a5b      	subs	r3, r3, r1
   165b8:	9111      	str	r1, [sp, #68]	; 0x44
   165ba:	4666      	mov	r6, ip
   165bc:	930e      	str	r3, [sp, #56]	; 0x38
   165be:	e6f5      	b.n	163ac <_svfprintf_r+0x220>
   165c0:	0001cefc 	.word	0x0001cefc
   165c4:	0001d0a4 	.word	0x0001d0a4
   165c8:	7fefffff 	.word	0x7fefffff
   165cc:	0001d060 	.word	0x0001d060
   165d0:	9312      	str	r3, [sp, #72]	; 0x48
   165d2:	2310      	movs	r3, #16
   165d4:	431c      	orrs	r4, r3
   165d6:	468b      	mov	fp, r1
   165d8:	06a3      	lsls	r3, r4, #26
   165da:	d500      	bpl.n	165de <_svfprintf_r+0x452>
   165dc:	e111      	b.n	16802 <_svfprintf_r+0x676>
   165de:	06e3      	lsls	r3, r4, #27
   165e0:	d501      	bpl.n	165e6 <_svfprintf_r+0x45a>
   165e2:	f000 fc31 	bl	16e48 <_svfprintf_r+0xcbc>
   165e6:	0663      	lsls	r3, r4, #25
   165e8:	d401      	bmi.n	165ee <_svfprintf_r+0x462>
   165ea:	f000 fc2d 	bl	16e48 <_svfprintf_r+0xcbc>
   165ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   165f0:	881a      	ldrh	r2, [r3, #0]
   165f2:	920c      	str	r2, [sp, #48]	; 0x30
   165f4:	2200      	movs	r2, #0
   165f6:	3304      	adds	r3, #4
   165f8:	920d      	str	r2, [sp, #52]	; 0x34
   165fa:	930f      	str	r3, [sp, #60]	; 0x3c
   165fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   165fe:	2301      	movs	r3, #1
   16600:	e7ad      	b.n	1655e <_svfprintf_r+0x3d2>
   16602:	468b      	mov	fp, r1
   16604:	4641      	mov	r1, r8
   16606:	9312      	str	r3, [sp, #72]	; 0x48
   16608:	2900      	cmp	r1, #0
   1660a:	d001      	beq.n	16610 <_svfprintf_r+0x484>
   1660c:	f001 f890 	bl	17730 <_svfprintf_r+0x15a4>
   16610:	4bb8      	ldr	r3, [pc, #736]	; (168f4 <_svfprintf_r+0x768>)
   16612:	9317      	str	r3, [sp, #92]	; 0x5c
   16614:	06a3      	lsls	r3, r4, #26
   16616:	d500      	bpl.n	1661a <_svfprintf_r+0x48e>
   16618:	e0ab      	b.n	16772 <_svfprintf_r+0x5e6>
   1661a:	06e3      	lsls	r3, r4, #27
   1661c:	d501      	bpl.n	16622 <_svfprintf_r+0x496>
   1661e:	f000 fc07 	bl	16e30 <_svfprintf_r+0xca4>
   16622:	0663      	lsls	r3, r4, #25
   16624:	d401      	bmi.n	1662a <_svfprintf_r+0x49e>
   16626:	f000 fc03 	bl	16e30 <_svfprintf_r+0xca4>
   1662a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1662c:	881a      	ldrh	r2, [r3, #0]
   1662e:	920c      	str	r2, [sp, #48]	; 0x30
   16630:	2200      	movs	r2, #0
   16632:	3304      	adds	r3, #4
   16634:	920d      	str	r2, [sp, #52]	; 0x34
   16636:	930f      	str	r3, [sp, #60]	; 0x3c
   16638:	07e3      	lsls	r3, r4, #31
   1663a:	d400      	bmi.n	1663e <_svfprintf_r+0x4b2>
   1663c:	e0a9      	b.n	16792 <_svfprintf_r+0x606>
   1663e:	990c      	ldr	r1, [sp, #48]	; 0x30
   16640:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16642:	000b      	movs	r3, r1
   16644:	4313      	orrs	r3, r2
   16646:	001a      	movs	r2, r3
   16648:	2302      	movs	r3, #2
   1664a:	2a00      	cmp	r2, #0
   1664c:	d100      	bne.n	16650 <_svfprintf_r+0x4c4>
   1664e:	e786      	b.n	1655e <_svfprintf_r+0x3d2>
   16650:	2030      	movs	r0, #48	; 0x30
   16652:	a91e      	add	r1, sp, #120	; 0x78
   16654:	7008      	strb	r0, [r1, #0]
   16656:	2548      	movs	r5, #72	; 0x48
   16658:	4668      	mov	r0, sp
   1665a:	1940      	adds	r0, r0, r5
   1665c:	7800      	ldrb	r0, [r0, #0]
   1665e:	431c      	orrs	r4, r3
   16660:	7048      	strb	r0, [r1, #1]
   16662:	e77c      	b.n	1655e <_svfprintf_r+0x3d2>
   16664:	468b      	mov	fp, r1
   16666:	4641      	mov	r1, r8
   16668:	2900      	cmp	r1, #0
   1666a:	d001      	beq.n	16670 <_svfprintf_r+0x4e4>
   1666c:	f001 f883 	bl	17776 <_svfprintf_r+0x15ea>
   16670:	06a3      	lsls	r3, r4, #26
   16672:	d501      	bpl.n	16678 <_svfprintf_r+0x4ec>
   16674:	f000 fde9 	bl	1724a <_svfprintf_r+0x10be>
   16678:	06e3      	lsls	r3, r4, #27
   1667a:	d501      	bpl.n	16680 <_svfprintf_r+0x4f4>
   1667c:	f000 fd9b 	bl	171b6 <_svfprintf_r+0x102a>
   16680:	0663      	lsls	r3, r4, #25
   16682:	d401      	bmi.n	16688 <_svfprintf_r+0x4fc>
   16684:	f000 fd97 	bl	171b6 <_svfprintf_r+0x102a>
   16688:	4669      	mov	r1, sp
   1668a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1668c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   1668e:	681a      	ldr	r2, [r3, #0]
   16690:	3304      	adds	r3, #4
   16692:	9207      	str	r2, [sp, #28]
   16694:	8011      	strh	r1, [r2, #0]
   16696:	930f      	str	r3, [sp, #60]	; 0x3c
   16698:	e5a3      	b.n	161e2 <_svfprintf_r+0x56>
   1669a:	464b      	mov	r3, r9
   1669c:	431c      	orrs	r4, r3
   1669e:	780b      	ldrb	r3, [r1, #0]
   166a0:	e5d8      	b.n	16254 <_svfprintf_r+0xc8>
   166a2:	9312      	str	r3, [sp, #72]	; 0x48
   166a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   166a6:	468b      	mov	fp, r1
   166a8:	1d1d      	adds	r5, r3, #4
   166aa:	681b      	ldr	r3, [r3, #0]
   166ac:	a916      	add	r1, sp, #88	; 0x58
   166ae:	001a      	movs	r2, r3
   166b0:	9311      	str	r3, [sp, #68]	; 0x44
   166b2:	2300      	movs	r3, #0
   166b4:	77cb      	strb	r3, [r1, #31]
   166b6:	2a00      	cmp	r2, #0
   166b8:	d101      	bne.n	166be <_svfprintf_r+0x532>
   166ba:	f000 fefb 	bl	174b4 <_svfprintf_r+0x1328>
   166be:	4653      	mov	r3, sl
   166c0:	3301      	adds	r3, #1
   166c2:	d101      	bne.n	166c8 <_svfprintf_r+0x53c>
   166c4:	f000 fe38 	bl	17338 <_svfprintf_r+0x11ac>
   166c8:	4652      	mov	r2, sl
   166ca:	2100      	movs	r1, #0
   166cc:	9811      	ldr	r0, [sp, #68]	; 0x44
   166ce:	f004 f9cb 	bl	1aa68 <memchr>
   166d2:	2800      	cmp	r0, #0
   166d4:	d101      	bne.n	166da <_svfprintf_r+0x54e>
   166d6:	f000 ff54 	bl	17582 <_svfprintf_r+0x13f6>
   166da:	9b11      	ldr	r3, [sp, #68]	; 0x44
   166dc:	1ac3      	subs	r3, r0, r3
   166de:	001a      	movs	r2, r3
   166e0:	930e      	str	r3, [sp, #56]	; 0x38
   166e2:	43db      	mvns	r3, r3
   166e4:	17db      	asrs	r3, r3, #31
   166e6:	401a      	ands	r2, r3
   166e8:	ab16      	add	r3, sp, #88	; 0x58
   166ea:	7fdb      	ldrb	r3, [r3, #31]
   166ec:	9207      	str	r2, [sp, #28]
   166ee:	4698      	mov	r8, r3
   166f0:	2300      	movs	r3, #0
   166f2:	950f      	str	r5, [sp, #60]	; 0x3c
   166f4:	9408      	str	r4, [sp, #32]
   166f6:	469a      	mov	sl, r3
   166f8:	9313      	str	r3, [sp, #76]	; 0x4c
   166fa:	e65f      	b.n	163bc <_svfprintf_r+0x230>
   166fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   166fe:	9312      	str	r3, [sp, #72]	; 0x48
   16700:	6813      	ldr	r3, [r2, #0]
   16702:	ad28      	add	r5, sp, #160	; 0xa0
   16704:	9307      	str	r3, [sp, #28]
   16706:	466b      	mov	r3, sp
   16708:	7f1b      	ldrb	r3, [r3, #28]
   1670a:	468b      	mov	fp, r1
   1670c:	702b      	strb	r3, [r5, #0]
   1670e:	2300      	movs	r3, #0
   16710:	a916      	add	r1, sp, #88	; 0x58
   16712:	77cb      	strb	r3, [r1, #31]
   16714:	0013      	movs	r3, r2
   16716:	3304      	adds	r3, #4
   16718:	930f      	str	r3, [sp, #60]	; 0x3c
   1671a:	2300      	movs	r3, #0
   1671c:	9408      	str	r4, [sp, #32]
   1671e:	4698      	mov	r8, r3
   16720:	3301      	adds	r3, #1
   16722:	9307      	str	r3, [sp, #28]
   16724:	930e      	str	r3, [sp, #56]	; 0x38
   16726:	2300      	movs	r3, #0
   16728:	9511      	str	r5, [sp, #68]	; 0x44
   1672a:	469a      	mov	sl, r3
   1672c:	9313      	str	r3, [sp, #76]	; 0x4c
   1672e:	e64b      	b.n	163c8 <_svfprintf_r+0x23c>
   16730:	468b      	mov	fp, r1
   16732:	4641      	mov	r1, r8
   16734:	9312      	str	r3, [sp, #72]	; 0x48
   16736:	2900      	cmp	r1, #0
   16738:	d100      	bne.n	1673c <_svfprintf_r+0x5b0>
   1673a:	e5f4      	b.n	16326 <_svfprintf_r+0x19a>
   1673c:	ab16      	add	r3, sp, #88	; 0x58
   1673e:	77d8      	strb	r0, [r3, #31]
   16740:	e5f1      	b.n	16326 <_svfprintf_r+0x19a>
   16742:	4663      	mov	r3, ip
   16744:	431c      	orrs	r4, r3
   16746:	780b      	ldrb	r3, [r1, #0]
   16748:	e584      	b.n	16254 <_svfprintf_r+0xc8>
   1674a:	780b      	ldrb	r3, [r1, #0]
   1674c:	2b6c      	cmp	r3, #108	; 0x6c
   1674e:	d101      	bne.n	16754 <_svfprintf_r+0x5c8>
   16750:	f000 fd86 	bl	17260 <_svfprintf_r+0x10d4>
   16754:	2210      	movs	r2, #16
   16756:	4314      	orrs	r4, r2
   16758:	e57c      	b.n	16254 <_svfprintf_r+0xc8>
   1675a:	468b      	mov	fp, r1
   1675c:	4641      	mov	r1, r8
   1675e:	9312      	str	r3, [sp, #72]	; 0x48
   16760:	2900      	cmp	r1, #0
   16762:	d001      	beq.n	16768 <_svfprintf_r+0x5dc>
   16764:	f000 ffe8 	bl	17738 <_svfprintf_r+0x15ac>
   16768:	4b63      	ldr	r3, [pc, #396]	; (168f8 <_svfprintf_r+0x76c>)
   1676a:	9317      	str	r3, [sp, #92]	; 0x5c
   1676c:	06a3      	lsls	r3, r4, #26
   1676e:	d400      	bmi.n	16772 <_svfprintf_r+0x5e6>
   16770:	e753      	b.n	1661a <_svfprintf_r+0x48e>
   16772:	2207      	movs	r2, #7
   16774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16776:	3307      	adds	r3, #7
   16778:	4393      	bics	r3, r2
   1677a:	3201      	adds	r2, #1
   1677c:	4694      	mov	ip, r2
   1677e:	449c      	add	ip, r3
   16780:	4662      	mov	r2, ip
   16782:	920f      	str	r2, [sp, #60]	; 0x3c
   16784:	681a      	ldr	r2, [r3, #0]
   16786:	685b      	ldr	r3, [r3, #4]
   16788:	920c      	str	r2, [sp, #48]	; 0x30
   1678a:	930d      	str	r3, [sp, #52]	; 0x34
   1678c:	07e3      	lsls	r3, r4, #31
   1678e:	d500      	bpl.n	16792 <_svfprintf_r+0x606>
   16790:	e755      	b.n	1663e <_svfprintf_r+0x4b2>
   16792:	990c      	ldr	r1, [sp, #48]	; 0x30
   16794:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16796:	0008      	movs	r0, r1
   16798:	4310      	orrs	r0, r2
   1679a:	2302      	movs	r3, #2
   1679c:	0002      	movs	r2, r0
   1679e:	e6de      	b.n	1655e <_svfprintf_r+0x3d2>
   167a0:	468b      	mov	fp, r1
   167a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   167a4:	2230      	movs	r2, #48	; 0x30
   167a6:	680b      	ldr	r3, [r1, #0]
   167a8:	930c      	str	r3, [sp, #48]	; 0x30
   167aa:	2300      	movs	r3, #0
   167ac:	930d      	str	r3, [sp, #52]	; 0x34
   167ae:	3302      	adds	r3, #2
   167b0:	431c      	orrs	r4, r3
   167b2:	ab1e      	add	r3, sp, #120	; 0x78
   167b4:	701a      	strb	r2, [r3, #0]
   167b6:	3248      	adds	r2, #72	; 0x48
   167b8:	705a      	strb	r2, [r3, #1]
   167ba:	000b      	movs	r3, r1
   167bc:	3304      	adds	r3, #4
   167be:	930f      	str	r3, [sp, #60]	; 0x3c
   167c0:	4b4d      	ldr	r3, [pc, #308]	; (168f8 <_svfprintf_r+0x76c>)
   167c2:	9212      	str	r2, [sp, #72]	; 0x48
   167c4:	9317      	str	r3, [sp, #92]	; 0x5c
   167c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   167c8:	2302      	movs	r3, #2
   167ca:	e6c8      	b.n	1655e <_svfprintf_r+0x3d2>
   167cc:	2301      	movs	r3, #1
   167ce:	431c      	orrs	r4, r3
   167d0:	780b      	ldrb	r3, [r1, #0]
   167d2:	e53f      	b.n	16254 <_svfprintf_r+0xc8>
   167d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   167d6:	1d1a      	adds	r2, r3, #4
   167d8:	681b      	ldr	r3, [r3, #0]
   167da:	930b      	str	r3, [sp, #44]	; 0x2c
   167dc:	2b00      	cmp	r3, #0
   167de:	da00      	bge.n	167e2 <_svfprintf_r+0x656>
   167e0:	e542      	b.n	16268 <_svfprintf_r+0xdc>
   167e2:	780b      	ldrb	r3, [r1, #0]
   167e4:	920f      	str	r2, [sp, #60]	; 0x3c
   167e6:	e535      	b.n	16254 <_svfprintf_r+0xc8>
   167e8:	780b      	ldrb	r3, [r1, #0]
   167ea:	2800      	cmp	r0, #0
   167ec:	d000      	beq.n	167f0 <_svfprintf_r+0x664>
   167ee:	e531      	b.n	16254 <_svfprintf_r+0xc8>
   167f0:	2201      	movs	r2, #1
   167f2:	3020      	adds	r0, #32
   167f4:	4690      	mov	r8, r2
   167f6:	e52d      	b.n	16254 <_svfprintf_r+0xc8>
   167f8:	468b      	mov	fp, r1
   167fa:	9312      	str	r3, [sp, #72]	; 0x48
   167fc:	06a3      	lsls	r3, r4, #26
   167fe:	d400      	bmi.n	16802 <_svfprintf_r+0x676>
   16800:	e6ed      	b.n	165de <_svfprintf_r+0x452>
   16802:	2207      	movs	r2, #7
   16804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16806:	3307      	adds	r3, #7
   16808:	4393      	bics	r3, r2
   1680a:	3201      	adds	r2, #1
   1680c:	4694      	mov	ip, r2
   1680e:	449c      	add	ip, r3
   16810:	4662      	mov	r2, ip
   16812:	920f      	str	r2, [sp, #60]	; 0x3c
   16814:	681a      	ldr	r2, [r3, #0]
   16816:	685b      	ldr	r3, [r3, #4]
   16818:	0011      	movs	r1, r2
   1681a:	001a      	movs	r2, r3
   1681c:	0008      	movs	r0, r1
   1681e:	4310      	orrs	r0, r2
   16820:	910c      	str	r1, [sp, #48]	; 0x30
   16822:	920d      	str	r2, [sp, #52]	; 0x34
   16824:	2301      	movs	r3, #1
   16826:	0002      	movs	r2, r0
   16828:	e699      	b.n	1655e <_svfprintf_r+0x3d2>
   1682a:	468b      	mov	fp, r1
   1682c:	9312      	str	r3, [sp, #72]	; 0x48
   1682e:	06a3      	lsls	r3, r4, #26
   16830:	d400      	bmi.n	16834 <_svfprintf_r+0x6a8>
   16832:	e683      	b.n	1653c <_svfprintf_r+0x3b0>
   16834:	2207      	movs	r2, #7
   16836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16838:	3307      	adds	r3, #7
   1683a:	4393      	bics	r3, r2
   1683c:	3201      	adds	r2, #1
   1683e:	4694      	mov	ip, r2
   16840:	449c      	add	ip, r3
   16842:	4662      	mov	r2, ip
   16844:	920f      	str	r2, [sp, #60]	; 0x3c
   16846:	681a      	ldr	r2, [r3, #0]
   16848:	685b      	ldr	r3, [r3, #4]
   1684a:	0011      	movs	r1, r2
   1684c:	001a      	movs	r2, r3
   1684e:	0008      	movs	r0, r1
   16850:	4310      	orrs	r0, r2
   16852:	910c      	str	r1, [sp, #48]	; 0x30
   16854:	920d      	str	r2, [sp, #52]	; 0x34
   16856:	2300      	movs	r3, #0
   16858:	0002      	movs	r2, r0
   1685a:	e680      	b.n	1655e <_svfprintf_r+0x3d2>
   1685c:	468b      	mov	fp, r1
   1685e:	4641      	mov	r1, r8
   16860:	9312      	str	r3, [sp, #72]	; 0x48
   16862:	2900      	cmp	r1, #0
   16864:	d001      	beq.n	1686a <_svfprintf_r+0x6de>
   16866:	f000 ff7f 	bl	17768 <_svfprintf_r+0x15dc>
   1686a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1686c:	2b00      	cmp	r3, #0
   1686e:	d100      	bne.n	16872 <_svfprintf_r+0x6e6>
   16870:	e50b      	b.n	1628a <_svfprintf_r+0xfe>
   16872:	ad28      	add	r5, sp, #160	; 0xa0
   16874:	702b      	strb	r3, [r5, #0]
   16876:	2300      	movs	r3, #0
   16878:	aa16      	add	r2, sp, #88	; 0x58
   1687a:	77d3      	strb	r3, [r2, #31]
   1687c:	9408      	str	r4, [sp, #32]
   1687e:	e74e      	b.n	1671e <_svfprintf_r+0x592>
   16880:	68bc      	ldr	r4, [r7, #8]
   16882:	4643      	mov	r3, r8
   16884:	2b00      	cmp	r3, #0
   16886:	d00f      	beq.n	168a8 <_svfprintf_r+0x71c>
   16888:	aa16      	add	r2, sp, #88	; 0x58
   1688a:	231f      	movs	r3, #31
   1688c:	4694      	mov	ip, r2
   1688e:	4463      	add	r3, ip
   16890:	6033      	str	r3, [r6, #0]
   16892:	2301      	movs	r3, #1
   16894:	6073      	str	r3, [r6, #4]
   16896:	687b      	ldr	r3, [r7, #4]
   16898:	3401      	adds	r4, #1
   1689a:	3301      	adds	r3, #1
   1689c:	60bc      	str	r4, [r7, #8]
   1689e:	607b      	str	r3, [r7, #4]
   168a0:	2b07      	cmp	r3, #7
   168a2:	dd00      	ble.n	168a6 <_svfprintf_r+0x71a>
   168a4:	e1b3      	b.n	16c0e <_svfprintf_r+0xa82>
   168a6:	3608      	adds	r6, #8
   168a8:	464b      	mov	r3, r9
   168aa:	2b00      	cmp	r3, #0
   168ac:	d00c      	beq.n	168c8 <_svfprintf_r+0x73c>
   168ae:	ab1e      	add	r3, sp, #120	; 0x78
   168b0:	6033      	str	r3, [r6, #0]
   168b2:	2302      	movs	r3, #2
   168b4:	6073      	str	r3, [r6, #4]
   168b6:	687b      	ldr	r3, [r7, #4]
   168b8:	3402      	adds	r4, #2
   168ba:	3301      	adds	r3, #1
   168bc:	60bc      	str	r4, [r7, #8]
   168be:	607b      	str	r3, [r7, #4]
   168c0:	2b07      	cmp	r3, #7
   168c2:	dd00      	ble.n	168c6 <_svfprintf_r+0x73a>
   168c4:	e1af      	b.n	16c26 <_svfprintf_r+0xa9a>
   168c6:	3608      	adds	r6, #8
   168c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
   168ca:	2b80      	cmp	r3, #128	; 0x80
   168cc:	d100      	bne.n	168d0 <_svfprintf_r+0x744>
   168ce:	e120      	b.n	16b12 <_svfprintf_r+0x986>
   168d0:	4653      	mov	r3, sl
   168d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   168d4:	1a9d      	subs	r5, r3, r2
   168d6:	2d00      	cmp	r5, #0
   168d8:	dd3c      	ble.n	16954 <_svfprintf_r+0x7c8>
   168da:	4a08      	ldr	r2, [pc, #32]	; (168fc <_svfprintf_r+0x770>)
   168dc:	687b      	ldr	r3, [r7, #4]
   168de:	4691      	mov	r9, r2
   168e0:	2d10      	cmp	r5, #16
   168e2:	dd2c      	ble.n	1693e <_svfprintf_r+0x7b2>
   168e4:	2210      	movs	r2, #16
   168e6:	0021      	movs	r1, r4
   168e8:	4692      	mov	sl, r2
   168ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
   168ec:	0032      	movs	r2, r6
   168ee:	002e      	movs	r6, r5
   168f0:	464d      	mov	r5, r9
   168f2:	e009      	b.n	16908 <_svfprintf_r+0x77c>
   168f4:	0001d070 	.word	0x0001d070
   168f8:	0001d084 	.word	0x0001d084
   168fc:	0001d0b4 	.word	0x0001d0b4
   16900:	3e10      	subs	r6, #16
   16902:	3208      	adds	r2, #8
   16904:	2e10      	cmp	r6, #16
   16906:	dd16      	ble.n	16936 <_svfprintf_r+0x7aa>
   16908:	4650      	mov	r0, sl
   1690a:	3110      	adds	r1, #16
   1690c:	3301      	adds	r3, #1
   1690e:	6015      	str	r5, [r2, #0]
   16910:	6050      	str	r0, [r2, #4]
   16912:	60b9      	str	r1, [r7, #8]
   16914:	607b      	str	r3, [r7, #4]
   16916:	2b07      	cmp	r3, #7
   16918:	ddf2      	ble.n	16900 <_svfprintf_r+0x774>
   1691a:	003a      	movs	r2, r7
   1691c:	9906      	ldr	r1, [sp, #24]
   1691e:	0020      	movs	r0, r4
   16920:	f004 fe36 	bl	1b590 <__ssprint_r>
   16924:	2800      	cmp	r0, #0
   16926:	d000      	beq.n	1692a <_svfprintf_r+0x79e>
   16928:	e4b7      	b.n	1629a <_svfprintf_r+0x10e>
   1692a:	3e10      	subs	r6, #16
   1692c:	68b9      	ldr	r1, [r7, #8]
   1692e:	687b      	ldr	r3, [r7, #4]
   16930:	aa32      	add	r2, sp, #200	; 0xc8
   16932:	2e10      	cmp	r6, #16
   16934:	dce8      	bgt.n	16908 <_svfprintf_r+0x77c>
   16936:	46a9      	mov	r9, r5
   16938:	000c      	movs	r4, r1
   1693a:	0035      	movs	r5, r6
   1693c:	0016      	movs	r6, r2
   1693e:	464a      	mov	r2, r9
   16940:	1964      	adds	r4, r4, r5
   16942:	3301      	adds	r3, #1
   16944:	6032      	str	r2, [r6, #0]
   16946:	6075      	str	r5, [r6, #4]
   16948:	60bc      	str	r4, [r7, #8]
   1694a:	607b      	str	r3, [r7, #4]
   1694c:	2b07      	cmp	r3, #7
   1694e:	dd00      	ble.n	16952 <_svfprintf_r+0x7c6>
   16950:	e151      	b.n	16bf6 <_svfprintf_r+0xa6a>
   16952:	3608      	adds	r6, #8
   16954:	9b08      	ldr	r3, [sp, #32]
   16956:	05db      	lsls	r3, r3, #23
   16958:	d500      	bpl.n	1695c <_svfprintf_r+0x7d0>
   1695a:	e0b6      	b.n	16aca <_svfprintf_r+0x93e>
   1695c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1695e:	6033      	str	r3, [r6, #0]
   16960:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16962:	469c      	mov	ip, r3
   16964:	6073      	str	r3, [r6, #4]
   16966:	687b      	ldr	r3, [r7, #4]
   16968:	4464      	add	r4, ip
   1696a:	3301      	adds	r3, #1
   1696c:	60bc      	str	r4, [r7, #8]
   1696e:	607b      	str	r3, [r7, #4]
   16970:	2b07      	cmp	r3, #7
   16972:	dd00      	ble.n	16976 <_svfprintf_r+0x7ea>
   16974:	e09d      	b.n	16ab2 <_svfprintf_r+0x926>
   16976:	3608      	adds	r6, #8
   16978:	9b08      	ldr	r3, [sp, #32]
   1697a:	075b      	lsls	r3, r3, #29
   1697c:	d541      	bpl.n	16a02 <_svfprintf_r+0x876>
   1697e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16980:	9a07      	ldr	r2, [sp, #28]
   16982:	1a9d      	subs	r5, r3, r2
   16984:	2d00      	cmp	r5, #0
   16986:	dd3c      	ble.n	16a02 <_svfprintf_r+0x876>
   16988:	4ac4      	ldr	r2, [pc, #784]	; (16c9c <_svfprintf_r+0xb10>)
   1698a:	687b      	ldr	r3, [r7, #4]
   1698c:	4690      	mov	r8, r2
   1698e:	2d10      	cmp	r5, #16
   16990:	dd26      	ble.n	169e0 <_svfprintf_r+0x854>
   16992:	2210      	movs	r2, #16
   16994:	0021      	movs	r1, r4
   16996:	4691      	mov	r9, r2
   16998:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1699a:	0032      	movs	r2, r6
   1699c:	002e      	movs	r6, r5
   1699e:	9d06      	ldr	r5, [sp, #24]
   169a0:	e003      	b.n	169aa <_svfprintf_r+0x81e>
   169a2:	3e10      	subs	r6, #16
   169a4:	3208      	adds	r2, #8
   169a6:	2e10      	cmp	r6, #16
   169a8:	dd17      	ble.n	169da <_svfprintf_r+0x84e>
   169aa:	48bc      	ldr	r0, [pc, #752]	; (16c9c <_svfprintf_r+0xb10>)
   169ac:	3110      	adds	r1, #16
   169ae:	6010      	str	r0, [r2, #0]
   169b0:	4648      	mov	r0, r9
   169b2:	3301      	adds	r3, #1
   169b4:	6050      	str	r0, [r2, #4]
   169b6:	60b9      	str	r1, [r7, #8]
   169b8:	607b      	str	r3, [r7, #4]
   169ba:	2b07      	cmp	r3, #7
   169bc:	ddf1      	ble.n	169a2 <_svfprintf_r+0x816>
   169be:	003a      	movs	r2, r7
   169c0:	0029      	movs	r1, r5
   169c2:	0020      	movs	r0, r4
   169c4:	f004 fde4 	bl	1b590 <__ssprint_r>
   169c8:	2800      	cmp	r0, #0
   169ca:	d000      	beq.n	169ce <_svfprintf_r+0x842>
   169cc:	e465      	b.n	1629a <_svfprintf_r+0x10e>
   169ce:	3e10      	subs	r6, #16
   169d0:	68b9      	ldr	r1, [r7, #8]
   169d2:	687b      	ldr	r3, [r7, #4]
   169d4:	aa32      	add	r2, sp, #200	; 0xc8
   169d6:	2e10      	cmp	r6, #16
   169d8:	dce7      	bgt.n	169aa <_svfprintf_r+0x81e>
   169da:	0035      	movs	r5, r6
   169dc:	000c      	movs	r4, r1
   169de:	0016      	movs	r6, r2
   169e0:	4642      	mov	r2, r8
   169e2:	1964      	adds	r4, r4, r5
   169e4:	3301      	adds	r3, #1
   169e6:	c624      	stmia	r6!, {r2, r5}
   169e8:	60bc      	str	r4, [r7, #8]
   169ea:	607b      	str	r3, [r7, #4]
   169ec:	2b07      	cmp	r3, #7
   169ee:	dd08      	ble.n	16a02 <_svfprintf_r+0x876>
   169f0:	003a      	movs	r2, r7
   169f2:	9906      	ldr	r1, [sp, #24]
   169f4:	9809      	ldr	r0, [sp, #36]	; 0x24
   169f6:	f004 fdcb 	bl	1b590 <__ssprint_r>
   169fa:	2800      	cmp	r0, #0
   169fc:	d000      	beq.n	16a00 <_svfprintf_r+0x874>
   169fe:	e44c      	b.n	1629a <_svfprintf_r+0x10e>
   16a00:	68bc      	ldr	r4, [r7, #8]
   16a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16a04:	9907      	ldr	r1, [sp, #28]
   16a06:	428b      	cmp	r3, r1
   16a08:	da00      	bge.n	16a0c <_svfprintf_r+0x880>
   16a0a:	000b      	movs	r3, r1
   16a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16a0e:	4694      	mov	ip, r2
   16a10:	449c      	add	ip, r3
   16a12:	4663      	mov	r3, ip
   16a14:	930a      	str	r3, [sp, #40]	; 0x28
   16a16:	2c00      	cmp	r4, #0
   16a18:	d000      	beq.n	16a1c <_svfprintf_r+0x890>
   16a1a:	e0d6      	b.n	16bca <_svfprintf_r+0xa3e>
   16a1c:	2300      	movs	r3, #0
   16a1e:	ae32      	add	r6, sp, #200	; 0xc8
   16a20:	607b      	str	r3, [r7, #4]
   16a22:	f7ff fbde 	bl	161e2 <_svfprintf_r+0x56>
   16a26:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16a28:	2b01      	cmp	r3, #1
   16a2a:	dc00      	bgt.n	16a2e <_svfprintf_r+0x8a2>
   16a2c:	e0ae      	b.n	16b8c <_svfprintf_r+0xa00>
   16a2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16a30:	3401      	adds	r4, #1
   16a32:	6033      	str	r3, [r6, #0]
   16a34:	2301      	movs	r3, #1
   16a36:	6073      	str	r3, [r6, #4]
   16a38:	687b      	ldr	r3, [r7, #4]
   16a3a:	60bc      	str	r4, [r7, #8]
   16a3c:	3301      	adds	r3, #1
   16a3e:	607b      	str	r3, [r7, #4]
   16a40:	2b07      	cmp	r3, #7
   16a42:	dd00      	ble.n	16a46 <_svfprintf_r+0x8ba>
   16a44:	e2df      	b.n	17006 <_svfprintf_r+0xe7a>
   16a46:	3608      	adds	r6, #8
   16a48:	9a19      	ldr	r2, [sp, #100]	; 0x64
   16a4a:	3301      	adds	r3, #1
   16a4c:	6032      	str	r2, [r6, #0]
   16a4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16a50:	4698      	mov	r8, r3
   16a52:	4694      	mov	ip, r2
   16a54:	4464      	add	r4, ip
   16a56:	6072      	str	r2, [r6, #4]
   16a58:	60bc      	str	r4, [r7, #8]
   16a5a:	607b      	str	r3, [r7, #4]
   16a5c:	2b07      	cmp	r3, #7
   16a5e:	dd00      	ble.n	16a62 <_svfprintf_r+0x8d6>
   16a60:	e2de      	b.n	17020 <_svfprintf_r+0xe94>
   16a62:	3608      	adds	r6, #8
   16a64:	2200      	movs	r2, #0
   16a66:	2300      	movs	r3, #0
   16a68:	9816      	ldr	r0, [sp, #88]	; 0x58
   16a6a:	9915      	ldr	r1, [sp, #84]	; 0x54
   16a6c:	f7fb fe60 	bl	12730 <__aeabi_dcmpeq>
   16a70:	2800      	cmp	r0, #0
   16a72:	d000      	beq.n	16a76 <_svfprintf_r+0x8ea>
   16a74:	e1a4      	b.n	16dc0 <_svfprintf_r+0xc34>
   16a76:	9d11      	ldr	r5, [sp, #68]	; 0x44
   16a78:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16a7a:	3501      	adds	r5, #1
   16a7c:	3b01      	subs	r3, #1
   16a7e:	6035      	str	r5, [r6, #0]
   16a80:	6073      	str	r3, [r6, #4]
   16a82:	18e4      	adds	r4, r4, r3
   16a84:	2301      	movs	r3, #1
   16a86:	469c      	mov	ip, r3
   16a88:	44e0      	add	r8, ip
   16a8a:	4643      	mov	r3, r8
   16a8c:	60bc      	str	r4, [r7, #8]
   16a8e:	607b      	str	r3, [r7, #4]
   16a90:	2b07      	cmp	r3, #7
   16a92:	dd00      	ble.n	16a96 <_svfprintf_r+0x90a>
   16a94:	e08b      	b.n	16bae <_svfprintf_r+0xa22>
   16a96:	3608      	adds	r6, #8
   16a98:	ab21      	add	r3, sp, #132	; 0x84
   16a9a:	6033      	str	r3, [r6, #0]
   16a9c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   16a9e:	469c      	mov	ip, r3
   16aa0:	6073      	str	r3, [r6, #4]
   16aa2:	4643      	mov	r3, r8
   16aa4:	4464      	add	r4, ip
   16aa6:	3301      	adds	r3, #1
   16aa8:	60bc      	str	r4, [r7, #8]
   16aaa:	607b      	str	r3, [r7, #4]
   16aac:	2b07      	cmp	r3, #7
   16aae:	dc00      	bgt.n	16ab2 <_svfprintf_r+0x926>
   16ab0:	e761      	b.n	16976 <_svfprintf_r+0x7ea>
   16ab2:	003a      	movs	r2, r7
   16ab4:	9906      	ldr	r1, [sp, #24]
   16ab6:	9809      	ldr	r0, [sp, #36]	; 0x24
   16ab8:	f004 fd6a 	bl	1b590 <__ssprint_r>
   16abc:	2800      	cmp	r0, #0
   16abe:	d001      	beq.n	16ac4 <_svfprintf_r+0x938>
   16ac0:	f7ff fbeb 	bl	1629a <_svfprintf_r+0x10e>
   16ac4:	68bc      	ldr	r4, [r7, #8]
   16ac6:	ae32      	add	r6, sp, #200	; 0xc8
   16ac8:	e756      	b.n	16978 <_svfprintf_r+0x7ec>
   16aca:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16acc:	2b65      	cmp	r3, #101	; 0x65
   16ace:	ddaa      	ble.n	16a26 <_svfprintf_r+0x89a>
   16ad0:	2200      	movs	r2, #0
   16ad2:	2300      	movs	r3, #0
   16ad4:	9816      	ldr	r0, [sp, #88]	; 0x58
   16ad6:	9915      	ldr	r1, [sp, #84]	; 0x54
   16ad8:	f7fb fe2a 	bl	12730 <__aeabi_dcmpeq>
   16adc:	2800      	cmp	r0, #0
   16ade:	d100      	bne.n	16ae2 <_svfprintf_r+0x956>
   16ae0:	e0e2      	b.n	16ca8 <_svfprintf_r+0xb1c>
   16ae2:	4b6f      	ldr	r3, [pc, #444]	; (16ca0 <_svfprintf_r+0xb14>)
   16ae4:	3401      	adds	r4, #1
   16ae6:	6033      	str	r3, [r6, #0]
   16ae8:	2301      	movs	r3, #1
   16aea:	6073      	str	r3, [r6, #4]
   16aec:	687b      	ldr	r3, [r7, #4]
   16aee:	60bc      	str	r4, [r7, #8]
   16af0:	3301      	adds	r3, #1
   16af2:	607b      	str	r3, [r7, #4]
   16af4:	2b07      	cmp	r3, #7
   16af6:	dd00      	ble.n	16afa <_svfprintf_r+0x96e>
   16af8:	e366      	b.n	171c8 <_svfprintf_r+0x103c>
   16afa:	3608      	adds	r6, #8
   16afc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16afe:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16b00:	4293      	cmp	r3, r2
   16b02:	da00      	bge.n	16b06 <_svfprintf_r+0x97a>
   16b04:	e1a4      	b.n	16e50 <_svfprintf_r+0xcc4>
   16b06:	9b08      	ldr	r3, [sp, #32]
   16b08:	07db      	lsls	r3, r3, #31
   16b0a:	d500      	bpl.n	16b0e <_svfprintf_r+0x982>
   16b0c:	e1a0      	b.n	16e50 <_svfprintf_r+0xcc4>
   16b0e:	68bc      	ldr	r4, [r7, #8]
   16b10:	e732      	b.n	16978 <_svfprintf_r+0x7ec>
   16b12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16b14:	9a07      	ldr	r2, [sp, #28]
   16b16:	1a9d      	subs	r5, r3, r2
   16b18:	2d00      	cmp	r5, #0
   16b1a:	dc00      	bgt.n	16b1e <_svfprintf_r+0x992>
   16b1c:	e6d8      	b.n	168d0 <_svfprintf_r+0x744>
   16b1e:	4a61      	ldr	r2, [pc, #388]	; (16ca4 <_svfprintf_r+0xb18>)
   16b20:	687b      	ldr	r3, [r7, #4]
   16b22:	4691      	mov	r9, r2
   16b24:	2d10      	cmp	r5, #16
   16b26:	dd25      	ble.n	16b74 <_svfprintf_r+0x9e8>
   16b28:	2210      	movs	r2, #16
   16b2a:	0021      	movs	r1, r4
   16b2c:	4690      	mov	r8, r2
   16b2e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16b30:	0032      	movs	r2, r6
   16b32:	464e      	mov	r6, r9
   16b34:	e003      	b.n	16b3e <_svfprintf_r+0x9b2>
   16b36:	3d10      	subs	r5, #16
   16b38:	3208      	adds	r2, #8
   16b3a:	2d10      	cmp	r5, #16
   16b3c:	dd17      	ble.n	16b6e <_svfprintf_r+0x9e2>
   16b3e:	4640      	mov	r0, r8
   16b40:	3110      	adds	r1, #16
   16b42:	3301      	adds	r3, #1
   16b44:	6016      	str	r6, [r2, #0]
   16b46:	6050      	str	r0, [r2, #4]
   16b48:	60b9      	str	r1, [r7, #8]
   16b4a:	607b      	str	r3, [r7, #4]
   16b4c:	2b07      	cmp	r3, #7
   16b4e:	ddf2      	ble.n	16b36 <_svfprintf_r+0x9aa>
   16b50:	003a      	movs	r2, r7
   16b52:	9906      	ldr	r1, [sp, #24]
   16b54:	0020      	movs	r0, r4
   16b56:	f004 fd1b 	bl	1b590 <__ssprint_r>
   16b5a:	2800      	cmp	r0, #0
   16b5c:	d001      	beq.n	16b62 <_svfprintf_r+0x9d6>
   16b5e:	f7ff fb9c 	bl	1629a <_svfprintf_r+0x10e>
   16b62:	3d10      	subs	r5, #16
   16b64:	68b9      	ldr	r1, [r7, #8]
   16b66:	687b      	ldr	r3, [r7, #4]
   16b68:	aa32      	add	r2, sp, #200	; 0xc8
   16b6a:	2d10      	cmp	r5, #16
   16b6c:	dce7      	bgt.n	16b3e <_svfprintf_r+0x9b2>
   16b6e:	46b1      	mov	r9, r6
   16b70:	000c      	movs	r4, r1
   16b72:	0016      	movs	r6, r2
   16b74:	464a      	mov	r2, r9
   16b76:	1964      	adds	r4, r4, r5
   16b78:	3301      	adds	r3, #1
   16b7a:	6032      	str	r2, [r6, #0]
   16b7c:	6075      	str	r5, [r6, #4]
   16b7e:	60bc      	str	r4, [r7, #8]
   16b80:	607b      	str	r3, [r7, #4]
   16b82:	2b07      	cmp	r3, #7
   16b84:	dd00      	ble.n	16b88 <_svfprintf_r+0x9fc>
   16b86:	e27e      	b.n	17086 <_svfprintf_r+0xefa>
   16b88:	3608      	adds	r6, #8
   16b8a:	e6a1      	b.n	168d0 <_svfprintf_r+0x744>
   16b8c:	2301      	movs	r3, #1
   16b8e:	9a08      	ldr	r2, [sp, #32]
   16b90:	4213      	tst	r3, r2
   16b92:	d000      	beq.n	16b96 <_svfprintf_r+0xa0a>
   16b94:	e74b      	b.n	16a2e <_svfprintf_r+0x8a2>
   16b96:	6073      	str	r3, [r6, #4]
   16b98:	687b      	ldr	r3, [r7, #4]
   16b9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16b9c:	3301      	adds	r3, #1
   16b9e:	3401      	adds	r4, #1
   16ba0:	6032      	str	r2, [r6, #0]
   16ba2:	60bc      	str	r4, [r7, #8]
   16ba4:	4698      	mov	r8, r3
   16ba6:	607b      	str	r3, [r7, #4]
   16ba8:	2b07      	cmp	r3, #7
   16baa:	dc00      	bgt.n	16bae <_svfprintf_r+0xa22>
   16bac:	e773      	b.n	16a96 <_svfprintf_r+0x90a>
   16bae:	003a      	movs	r2, r7
   16bb0:	9906      	ldr	r1, [sp, #24]
   16bb2:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bb4:	f004 fcec 	bl	1b590 <__ssprint_r>
   16bb8:	2800      	cmp	r0, #0
   16bba:	d001      	beq.n	16bc0 <_svfprintf_r+0xa34>
   16bbc:	f7ff fb6d 	bl	1629a <_svfprintf_r+0x10e>
   16bc0:	687b      	ldr	r3, [r7, #4]
   16bc2:	68bc      	ldr	r4, [r7, #8]
   16bc4:	4698      	mov	r8, r3
   16bc6:	ae32      	add	r6, sp, #200	; 0xc8
   16bc8:	e766      	b.n	16a98 <_svfprintf_r+0x90c>
   16bca:	003a      	movs	r2, r7
   16bcc:	9906      	ldr	r1, [sp, #24]
   16bce:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bd0:	f004 fcde 	bl	1b590 <__ssprint_r>
   16bd4:	2800      	cmp	r0, #0
   16bd6:	d100      	bne.n	16bda <_svfprintf_r+0xa4e>
   16bd8:	e720      	b.n	16a1c <_svfprintf_r+0x890>
   16bda:	f7ff fb5e 	bl	1629a <_svfprintf_r+0x10e>
   16bde:	9c08      	ldr	r4, [sp, #32]
   16be0:	2b01      	cmp	r3, #1
   16be2:	d100      	bne.n	16be6 <_svfprintf_r+0xa5a>
   16be4:	e184      	b.n	16ef0 <_svfprintf_r+0xd64>
   16be6:	2b02      	cmp	r3, #2
   16be8:	d129      	bne.n	16c3e <_svfprintf_r+0xab2>
   16bea:	9408      	str	r4, [sp, #32]
   16bec:	2300      	movs	r3, #0
   16bee:	2400      	movs	r4, #0
   16bf0:	930c      	str	r3, [sp, #48]	; 0x30
   16bf2:	940d      	str	r4, [sp, #52]	; 0x34
   16bf4:	e4c5      	b.n	16582 <_svfprintf_r+0x3f6>
   16bf6:	003a      	movs	r2, r7
   16bf8:	9906      	ldr	r1, [sp, #24]
   16bfa:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bfc:	f004 fcc8 	bl	1b590 <__ssprint_r>
   16c00:	2800      	cmp	r0, #0
   16c02:	d001      	beq.n	16c08 <_svfprintf_r+0xa7c>
   16c04:	f7ff fb49 	bl	1629a <_svfprintf_r+0x10e>
   16c08:	68bc      	ldr	r4, [r7, #8]
   16c0a:	ae32      	add	r6, sp, #200	; 0xc8
   16c0c:	e6a2      	b.n	16954 <_svfprintf_r+0x7c8>
   16c0e:	003a      	movs	r2, r7
   16c10:	9906      	ldr	r1, [sp, #24]
   16c12:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c14:	f004 fcbc 	bl	1b590 <__ssprint_r>
   16c18:	2800      	cmp	r0, #0
   16c1a:	d001      	beq.n	16c20 <_svfprintf_r+0xa94>
   16c1c:	f7ff fb3d 	bl	1629a <_svfprintf_r+0x10e>
   16c20:	68bc      	ldr	r4, [r7, #8]
   16c22:	ae32      	add	r6, sp, #200	; 0xc8
   16c24:	e640      	b.n	168a8 <_svfprintf_r+0x71c>
   16c26:	003a      	movs	r2, r7
   16c28:	9906      	ldr	r1, [sp, #24]
   16c2a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c2c:	f004 fcb0 	bl	1b590 <__ssprint_r>
   16c30:	2800      	cmp	r0, #0
   16c32:	d001      	beq.n	16c38 <_svfprintf_r+0xaac>
   16c34:	f7ff fb31 	bl	1629a <_svfprintf_r+0x10e>
   16c38:	68bc      	ldr	r4, [r7, #8]
   16c3a:	ae32      	add	r6, sp, #200	; 0xc8
   16c3c:	e644      	b.n	168c8 <_svfprintf_r+0x73c>
   16c3e:	9408      	str	r4, [sp, #32]
   16c40:	2300      	movs	r3, #0
   16c42:	2400      	movs	r4, #0
   16c44:	930c      	str	r3, [sp, #48]	; 0x30
   16c46:	940d      	str	r4, [sp, #52]	; 0x34
   16c48:	980c      	ldr	r0, [sp, #48]	; 0x30
   16c4a:	990d      	ldr	r1, [sp, #52]	; 0x34
   16c4c:	465b      	mov	r3, fp
   16c4e:	aa32      	add	r2, sp, #200	; 0xc8
   16c50:	9307      	str	r3, [sp, #28]
   16c52:	4691      	mov	r9, r2
   16c54:	46b3      	mov	fp, r6
   16c56:	e000      	b.n	16c5a <_svfprintf_r+0xace>
   16c58:	46a1      	mov	r9, r4
   16c5a:	074a      	lsls	r2, r1, #29
   16c5c:	4694      	mov	ip, r2
   16c5e:	464b      	mov	r3, r9
   16c60:	4665      	mov	r5, ip
   16c62:	1e5c      	subs	r4, r3, #1
   16c64:	08c6      	lsrs	r6, r0, #3
   16c66:	2307      	movs	r3, #7
   16c68:	08ca      	lsrs	r2, r1, #3
   16c6a:	4335      	orrs	r5, r6
   16c6c:	0011      	movs	r1, r2
   16c6e:	002a      	movs	r2, r5
   16c70:	4003      	ands	r3, r0
   16c72:	3330      	adds	r3, #48	; 0x30
   16c74:	7023      	strb	r3, [r4, #0]
   16c76:	0028      	movs	r0, r5
   16c78:	430a      	orrs	r2, r1
   16c7a:	d1ed      	bne.n	16c58 <_svfprintf_r+0xacc>
   16c7c:	900c      	str	r0, [sp, #48]	; 0x30
   16c7e:	910d      	str	r1, [sp, #52]	; 0x34
   16c80:	9907      	ldr	r1, [sp, #28]
   16c82:	465e      	mov	r6, fp
   16c84:	468b      	mov	fp, r1
   16c86:	9908      	ldr	r1, [sp, #32]
   16c88:	464a      	mov	r2, r9
   16c8a:	9411      	str	r4, [sp, #68]	; 0x44
   16c8c:	07c9      	lsls	r1, r1, #31
   16c8e:	d500      	bpl.n	16c92 <_svfprintf_r+0xb06>
   16c90:	e13d      	b.n	16f0e <_svfprintf_r+0xd82>
   16c92:	ab32      	add	r3, sp, #200	; 0xc8
   16c94:	1b1b      	subs	r3, r3, r4
   16c96:	930e      	str	r3, [sp, #56]	; 0x38
   16c98:	f7ff fb88 	bl	163ac <_svfprintf_r+0x220>
   16c9c:	0001d0a4 	.word	0x0001d0a4
   16ca0:	0001d0a0 	.word	0x0001d0a0
   16ca4:	0001d0b4 	.word	0x0001d0b4
   16ca8:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16caa:	2800      	cmp	r0, #0
   16cac:	dc00      	bgt.n	16cb0 <_svfprintf_r+0xb24>
   16cae:	e296      	b.n	171de <_svfprintf_r+0x1052>
   16cb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16cb2:	9914      	ldr	r1, [sp, #80]	; 0x50
   16cb4:	0013      	movs	r3, r2
   16cb6:	4690      	mov	r8, r2
   16cb8:	428b      	cmp	r3, r1
   16cba:	dd00      	ble.n	16cbe <_svfprintf_r+0xb32>
   16cbc:	4688      	mov	r8, r1
   16cbe:	4643      	mov	r3, r8
   16cc0:	2b00      	cmp	r3, #0
   16cc2:	dd0c      	ble.n	16cde <_svfprintf_r+0xb52>
   16cc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16cc6:	4444      	add	r4, r8
   16cc8:	6033      	str	r3, [r6, #0]
   16cca:	4643      	mov	r3, r8
   16ccc:	6073      	str	r3, [r6, #4]
   16cce:	687b      	ldr	r3, [r7, #4]
   16cd0:	60bc      	str	r4, [r7, #8]
   16cd2:	3301      	adds	r3, #1
   16cd4:	607b      	str	r3, [r7, #4]
   16cd6:	2b07      	cmp	r3, #7
   16cd8:	dd00      	ble.n	16cdc <_svfprintf_r+0xb50>
   16cda:	e3b7      	b.n	1744c <_svfprintf_r+0x12c0>
   16cdc:	3608      	adds	r6, #8
   16cde:	4643      	mov	r3, r8
   16ce0:	43db      	mvns	r3, r3
   16ce2:	4642      	mov	r2, r8
   16ce4:	17db      	asrs	r3, r3, #31
   16ce6:	4013      	ands	r3, r2
   16ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16cea:	1ad3      	subs	r3, r2, r3
   16cec:	4698      	mov	r8, r3
   16cee:	2b00      	cmp	r3, #0
   16cf0:	dc00      	bgt.n	16cf4 <_svfprintf_r+0xb68>
   16cf2:	e128      	b.n	16f46 <_svfprintf_r+0xdba>
   16cf4:	2b10      	cmp	r3, #16
   16cf6:	dc01      	bgt.n	16cfc <_svfprintf_r+0xb70>
   16cf8:	f000 fce7 	bl	176ca <_svfprintf_r+0x153e>
   16cfc:	4acf      	ldr	r2, [pc, #828]	; (1703c <_svfprintf_r+0xeb0>)
   16cfe:	0021      	movs	r1, r4
   16d00:	4691      	mov	r9, r2
   16d02:	2210      	movs	r2, #16
   16d04:	687b      	ldr	r3, [r7, #4]
   16d06:	4692      	mov	sl, r2
   16d08:	9d09      	ldr	r5, [sp, #36]	; 0x24
   16d0a:	0032      	movs	r2, r6
   16d0c:	464c      	mov	r4, r9
   16d0e:	4646      	mov	r6, r8
   16d10:	e004      	b.n	16d1c <_svfprintf_r+0xb90>
   16d12:	3208      	adds	r2, #8
   16d14:	3e10      	subs	r6, #16
   16d16:	2e10      	cmp	r6, #16
   16d18:	dc00      	bgt.n	16d1c <_svfprintf_r+0xb90>
   16d1a:	e104      	b.n	16f26 <_svfprintf_r+0xd9a>
   16d1c:	4650      	mov	r0, sl
   16d1e:	3110      	adds	r1, #16
   16d20:	3301      	adds	r3, #1
   16d22:	6014      	str	r4, [r2, #0]
   16d24:	6050      	str	r0, [r2, #4]
   16d26:	60b9      	str	r1, [r7, #8]
   16d28:	607b      	str	r3, [r7, #4]
   16d2a:	2b07      	cmp	r3, #7
   16d2c:	ddf1      	ble.n	16d12 <_svfprintf_r+0xb86>
   16d2e:	003a      	movs	r2, r7
   16d30:	9906      	ldr	r1, [sp, #24]
   16d32:	0028      	movs	r0, r5
   16d34:	f004 fc2c 	bl	1b590 <__ssprint_r>
   16d38:	2800      	cmp	r0, #0
   16d3a:	d001      	beq.n	16d40 <_svfprintf_r+0xbb4>
   16d3c:	f7ff faad 	bl	1629a <_svfprintf_r+0x10e>
   16d40:	68b9      	ldr	r1, [r7, #8]
   16d42:	687b      	ldr	r3, [r7, #4]
   16d44:	aa32      	add	r2, sp, #200	; 0xc8
   16d46:	e7e5      	b.n	16d14 <_svfprintf_r+0xb88>
   16d48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   16d4a:	2b00      	cmp	r3, #0
   16d4c:	d100      	bne.n	16d50 <_svfprintf_r+0xbc4>
   16d4e:	e0ca      	b.n	16ee6 <_svfprintf_r+0xd5a>
   16d50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   16d52:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   16d54:	ab32      	add	r3, sp, #200	; 0xc8
   16d56:	46b1      	mov	r9, r6
   16d58:	001e      	movs	r6, r3
   16d5a:	0020      	movs	r0, r4
   16d5c:	0029      	movs	r1, r5
   16d5e:	220a      	movs	r2, #10
   16d60:	2300      	movs	r3, #0
   16d62:	f7fb fd4d 	bl	12800 <__aeabi_uldivmod>
   16d66:	3e01      	subs	r6, #1
   16d68:	3230      	adds	r2, #48	; 0x30
   16d6a:	7032      	strb	r2, [r6, #0]
   16d6c:	2300      	movs	r3, #0
   16d6e:	0020      	movs	r0, r4
   16d70:	0029      	movs	r1, r5
   16d72:	220a      	movs	r2, #10
   16d74:	f7fb fd44 	bl	12800 <__aeabi_uldivmod>
   16d78:	0003      	movs	r3, r0
   16d7a:	0004      	movs	r4, r0
   16d7c:	000d      	movs	r5, r1
   16d7e:	430b      	orrs	r3, r1
   16d80:	d1eb      	bne.n	16d5a <_svfprintf_r+0xbce>
   16d82:	0032      	movs	r2, r6
   16d84:	ab32      	add	r3, sp, #200	; 0xc8
   16d86:	1a9b      	subs	r3, r3, r2
   16d88:	9611      	str	r6, [sp, #68]	; 0x44
   16d8a:	940c      	str	r4, [sp, #48]	; 0x30
   16d8c:	950d      	str	r5, [sp, #52]	; 0x34
   16d8e:	464e      	mov	r6, r9
   16d90:	930e      	str	r3, [sp, #56]	; 0x38
   16d92:	f7ff fb0b 	bl	163ac <_svfprintf_r+0x220>
   16d96:	2300      	movs	r3, #0
   16d98:	930e      	str	r3, [sp, #56]	; 0x38
   16d9a:	ab32      	add	r3, sp, #200	; 0xc8
   16d9c:	9311      	str	r3, [sp, #68]	; 0x44
   16d9e:	f7ff fb05 	bl	163ac <_svfprintf_r+0x220>
   16da2:	003a      	movs	r2, r7
   16da4:	9906      	ldr	r1, [sp, #24]
   16da6:	9809      	ldr	r0, [sp, #36]	; 0x24
   16da8:	f004 fbf2 	bl	1b590 <__ssprint_r>
   16dac:	2800      	cmp	r0, #0
   16dae:	d001      	beq.n	16db4 <_svfprintf_r+0xc28>
   16db0:	f7ff fa73 	bl	1629a <_svfprintf_r+0x10e>
   16db4:	ab16      	add	r3, sp, #88	; 0x58
   16db6:	7fdb      	ldrb	r3, [r3, #31]
   16db8:	68bc      	ldr	r4, [r7, #8]
   16dba:	4698      	mov	r8, r3
   16dbc:	ae32      	add	r6, sp, #200	; 0xc8
   16dbe:	e560      	b.n	16882 <_svfprintf_r+0x6f6>
   16dc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16dc2:	1e5d      	subs	r5, r3, #1
   16dc4:	2d00      	cmp	r5, #0
   16dc6:	dc00      	bgt.n	16dca <_svfprintf_r+0xc3e>
   16dc8:	e666      	b.n	16a98 <_svfprintf_r+0x90c>
   16dca:	4b9c      	ldr	r3, [pc, #624]	; (1703c <_svfprintf_r+0xeb0>)
   16dcc:	4699      	mov	r9, r3
   16dce:	2d10      	cmp	r5, #16
   16dd0:	dd29      	ble.n	16e26 <_svfprintf_r+0xc9a>
   16dd2:	2310      	movs	r3, #16
   16dd4:	0032      	movs	r2, r6
   16dd6:	469a      	mov	sl, r3
   16dd8:	002e      	movs	r6, r5
   16dda:	0021      	movs	r1, r4
   16ddc:	4643      	mov	r3, r8
   16dde:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16de0:	464d      	mov	r5, r9
   16de2:	e003      	b.n	16dec <_svfprintf_r+0xc60>
   16de4:	3e10      	subs	r6, #16
   16de6:	3208      	adds	r2, #8
   16de8:	2e10      	cmp	r6, #16
   16dea:	dd17      	ble.n	16e1c <_svfprintf_r+0xc90>
   16dec:	4650      	mov	r0, sl
   16dee:	3110      	adds	r1, #16
   16df0:	3301      	adds	r3, #1
   16df2:	6015      	str	r5, [r2, #0]
   16df4:	6050      	str	r0, [r2, #4]
   16df6:	60b9      	str	r1, [r7, #8]
   16df8:	607b      	str	r3, [r7, #4]
   16dfa:	2b07      	cmp	r3, #7
   16dfc:	ddf2      	ble.n	16de4 <_svfprintf_r+0xc58>
   16dfe:	003a      	movs	r2, r7
   16e00:	9906      	ldr	r1, [sp, #24]
   16e02:	0020      	movs	r0, r4
   16e04:	f004 fbc4 	bl	1b590 <__ssprint_r>
   16e08:	2800      	cmp	r0, #0
   16e0a:	d001      	beq.n	16e10 <_svfprintf_r+0xc84>
   16e0c:	f7ff fa45 	bl	1629a <_svfprintf_r+0x10e>
   16e10:	3e10      	subs	r6, #16
   16e12:	68b9      	ldr	r1, [r7, #8]
   16e14:	687b      	ldr	r3, [r7, #4]
   16e16:	aa32      	add	r2, sp, #200	; 0xc8
   16e18:	2e10      	cmp	r6, #16
   16e1a:	dce7      	bgt.n	16dec <_svfprintf_r+0xc60>
   16e1c:	46a9      	mov	r9, r5
   16e1e:	000c      	movs	r4, r1
   16e20:	0035      	movs	r5, r6
   16e22:	4698      	mov	r8, r3
   16e24:	0016      	movs	r6, r2
   16e26:	464b      	mov	r3, r9
   16e28:	6075      	str	r5, [r6, #4]
   16e2a:	6033      	str	r3, [r6, #0]
   16e2c:	1964      	adds	r4, r4, r5
   16e2e:	e629      	b.n	16a84 <_svfprintf_r+0x8f8>
   16e30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16e32:	681a      	ldr	r2, [r3, #0]
   16e34:	f7ff fbfb 	bl	1662e <_svfprintf_r+0x4a2>
   16e38:	6813      	ldr	r3, [r2, #0]
   16e3a:	9307      	str	r3, [sp, #28]
   16e3c:	f7ff fa82 	bl	16344 <_svfprintf_r+0x1b8>
   16e40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16e42:	681a      	ldr	r2, [r3, #0]
   16e44:	f7ff fb84 	bl	16550 <_svfprintf_r+0x3c4>
   16e48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16e4a:	681a      	ldr	r2, [r3, #0]
   16e4c:	f7ff fbd1 	bl	165f2 <_svfprintf_r+0x466>
   16e50:	9b19      	ldr	r3, [sp, #100]	; 0x64
   16e52:	68ba      	ldr	r2, [r7, #8]
   16e54:	6033      	str	r3, [r6, #0]
   16e56:	9b18      	ldr	r3, [sp, #96]	; 0x60
   16e58:	469c      	mov	ip, r3
   16e5a:	6073      	str	r3, [r6, #4]
   16e5c:	687b      	ldr	r3, [r7, #4]
   16e5e:	4462      	add	r2, ip
   16e60:	3301      	adds	r3, #1
   16e62:	0014      	movs	r4, r2
   16e64:	60ba      	str	r2, [r7, #8]
   16e66:	607b      	str	r3, [r7, #4]
   16e68:	2b07      	cmp	r3, #7
   16e6a:	dd00      	ble.n	16e6e <_svfprintf_r+0xce2>
   16e6c:	e202      	b.n	17274 <_svfprintf_r+0x10e8>
   16e6e:	3608      	adds	r6, #8
   16e70:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16e72:	1e5d      	subs	r5, r3, #1
   16e74:	2d00      	cmp	r5, #0
   16e76:	dc00      	bgt.n	16e7a <_svfprintf_r+0xcee>
   16e78:	e57e      	b.n	16978 <_svfprintf_r+0x7ec>
   16e7a:	4a70      	ldr	r2, [pc, #448]	; (1703c <_svfprintf_r+0xeb0>)
   16e7c:	687b      	ldr	r3, [r7, #4]
   16e7e:	4691      	mov	r9, r2
   16e80:	2d10      	cmp	r5, #16
   16e82:	dd25      	ble.n	16ed0 <_svfprintf_r+0xd44>
   16e84:	2210      	movs	r2, #16
   16e86:	0021      	movs	r1, r4
   16e88:	4690      	mov	r8, r2
   16e8a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16e8c:	0032      	movs	r2, r6
   16e8e:	002e      	movs	r6, r5
   16e90:	464d      	mov	r5, r9
   16e92:	e003      	b.n	16e9c <_svfprintf_r+0xd10>
   16e94:	3208      	adds	r2, #8
   16e96:	3e10      	subs	r6, #16
   16e98:	2e10      	cmp	r6, #16
   16e9a:	dd15      	ble.n	16ec8 <_svfprintf_r+0xd3c>
   16e9c:	4640      	mov	r0, r8
   16e9e:	3110      	adds	r1, #16
   16ea0:	3301      	adds	r3, #1
   16ea2:	6015      	str	r5, [r2, #0]
   16ea4:	6050      	str	r0, [r2, #4]
   16ea6:	60b9      	str	r1, [r7, #8]
   16ea8:	607b      	str	r3, [r7, #4]
   16eaa:	2b07      	cmp	r3, #7
   16eac:	ddf2      	ble.n	16e94 <_svfprintf_r+0xd08>
   16eae:	003a      	movs	r2, r7
   16eb0:	9906      	ldr	r1, [sp, #24]
   16eb2:	0020      	movs	r0, r4
   16eb4:	f004 fb6c 	bl	1b590 <__ssprint_r>
   16eb8:	2800      	cmp	r0, #0
   16eba:	d001      	beq.n	16ec0 <_svfprintf_r+0xd34>
   16ebc:	f7ff f9ed 	bl	1629a <_svfprintf_r+0x10e>
   16ec0:	68b9      	ldr	r1, [r7, #8]
   16ec2:	687b      	ldr	r3, [r7, #4]
   16ec4:	aa32      	add	r2, sp, #200	; 0xc8
   16ec6:	e7e6      	b.n	16e96 <_svfprintf_r+0xd0a>
   16ec8:	46a9      	mov	r9, r5
   16eca:	000c      	movs	r4, r1
   16ecc:	0035      	movs	r5, r6
   16ece:	0016      	movs	r6, r2
   16ed0:	464a      	mov	r2, r9
   16ed2:	1964      	adds	r4, r4, r5
   16ed4:	3301      	adds	r3, #1
   16ed6:	6032      	str	r2, [r6, #0]
   16ed8:	6075      	str	r5, [r6, #4]
   16eda:	60bc      	str	r4, [r7, #8]
   16edc:	607b      	str	r3, [r7, #4]
   16ede:	2b07      	cmp	r3, #7
   16ee0:	dc00      	bgt.n	16ee4 <_svfprintf_r+0xd58>
   16ee2:	e548      	b.n	16976 <_svfprintf_r+0x7ea>
   16ee4:	e5e5      	b.n	16ab2 <_svfprintf_r+0x926>
   16ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16ee8:	2b09      	cmp	r3, #9
   16eea:	d900      	bls.n	16eee <_svfprintf_r+0xd62>
   16eec:	e730      	b.n	16d50 <_svfprintf_r+0xbc4>
   16eee:	9c08      	ldr	r4, [sp, #32]
   16ef0:	2227      	movs	r2, #39	; 0x27
   16ef2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16ef4:	a928      	add	r1, sp, #160	; 0xa0
   16ef6:	3330      	adds	r3, #48	; 0x30
   16ef8:	548b      	strb	r3, [r1, r2]
   16efa:	2301      	movs	r3, #1
   16efc:	aa16      	add	r2, sp, #88	; 0x58
   16efe:	4694      	mov	ip, r2
   16f00:	930e      	str	r3, [sp, #56]	; 0x38
   16f02:	336e      	adds	r3, #110	; 0x6e
   16f04:	4463      	add	r3, ip
   16f06:	9408      	str	r4, [sp, #32]
   16f08:	9311      	str	r3, [sp, #68]	; 0x44
   16f0a:	f7ff fa4f 	bl	163ac <_svfprintf_r+0x220>
   16f0e:	2b30      	cmp	r3, #48	; 0x30
   16f10:	d100      	bne.n	16f14 <_svfprintf_r+0xd88>
   16f12:	e20b      	b.n	1732c <_svfprintf_r+0x11a0>
   16f14:	2330      	movs	r3, #48	; 0x30
   16f16:	3a02      	subs	r2, #2
   16f18:	7013      	strb	r3, [r2, #0]
   16f1a:	ab32      	add	r3, sp, #200	; 0xc8
   16f1c:	1a9b      	subs	r3, r3, r2
   16f1e:	930e      	str	r3, [sp, #56]	; 0x38
   16f20:	9211      	str	r2, [sp, #68]	; 0x44
   16f22:	f7ff fa43 	bl	163ac <_svfprintf_r+0x220>
   16f26:	46b0      	mov	r8, r6
   16f28:	46a1      	mov	r9, r4
   16f2a:	0016      	movs	r6, r2
   16f2c:	000c      	movs	r4, r1
   16f2e:	464a      	mov	r2, r9
   16f30:	6032      	str	r2, [r6, #0]
   16f32:	4642      	mov	r2, r8
   16f34:	4444      	add	r4, r8
   16f36:	3301      	adds	r3, #1
   16f38:	6072      	str	r2, [r6, #4]
   16f3a:	60bc      	str	r4, [r7, #8]
   16f3c:	607b      	str	r3, [r7, #4]
   16f3e:	2b07      	cmp	r3, #7
   16f40:	dd00      	ble.n	16f44 <_svfprintf_r+0xdb8>
   16f42:	e29c      	b.n	1747e <_svfprintf_r+0x12f2>
   16f44:	3608      	adds	r6, #8
   16f46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16f48:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f4a:	4293      	cmp	r3, r2
   16f4c:	db4c      	blt.n	16fe8 <_svfprintf_r+0xe5c>
   16f4e:	9a08      	ldr	r2, [sp, #32]
   16f50:	07d2      	lsls	r2, r2, #31
   16f52:	d449      	bmi.n	16fe8 <_svfprintf_r+0xe5c>
   16f54:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f56:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16f58:	1ad3      	subs	r3, r2, r3
   16f5a:	1a52      	subs	r2, r2, r1
   16f5c:	4690      	mov	r8, r2
   16f5e:	429a      	cmp	r2, r3
   16f60:	dd00      	ble.n	16f64 <_svfprintf_r+0xdd8>
   16f62:	4698      	mov	r8, r3
   16f64:	4642      	mov	r2, r8
   16f66:	2a00      	cmp	r2, #0
   16f68:	dd0f      	ble.n	16f8a <_svfprintf_r+0xdfe>
   16f6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   16f6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16f6e:	468c      	mov	ip, r1
   16f70:	4462      	add	r2, ip
   16f72:	6032      	str	r2, [r6, #0]
   16f74:	4642      	mov	r2, r8
   16f76:	6072      	str	r2, [r6, #4]
   16f78:	687a      	ldr	r2, [r7, #4]
   16f7a:	4444      	add	r4, r8
   16f7c:	3201      	adds	r2, #1
   16f7e:	60bc      	str	r4, [r7, #8]
   16f80:	607a      	str	r2, [r7, #4]
   16f82:	2a07      	cmp	r2, #7
   16f84:	dd00      	ble.n	16f88 <_svfprintf_r+0xdfc>
   16f86:	e286      	b.n	17496 <_svfprintf_r+0x130a>
   16f88:	3608      	adds	r6, #8
   16f8a:	4642      	mov	r2, r8
   16f8c:	43d5      	mvns	r5, r2
   16f8e:	17ed      	asrs	r5, r5, #31
   16f90:	4015      	ands	r5, r2
   16f92:	1b5d      	subs	r5, r3, r5
   16f94:	2d00      	cmp	r5, #0
   16f96:	dc00      	bgt.n	16f9a <_svfprintf_r+0xe0e>
   16f98:	e4ee      	b.n	16978 <_svfprintf_r+0x7ec>
   16f9a:	4a28      	ldr	r2, [pc, #160]	; (1703c <_svfprintf_r+0xeb0>)
   16f9c:	687b      	ldr	r3, [r7, #4]
   16f9e:	4691      	mov	r9, r2
   16fa0:	2d10      	cmp	r5, #16
   16fa2:	dd95      	ble.n	16ed0 <_svfprintf_r+0xd44>
   16fa4:	2210      	movs	r2, #16
   16fa6:	0021      	movs	r1, r4
   16fa8:	4690      	mov	r8, r2
   16faa:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16fac:	0032      	movs	r2, r6
   16fae:	002e      	movs	r6, r5
   16fb0:	464d      	mov	r5, r9
   16fb2:	e003      	b.n	16fbc <_svfprintf_r+0xe30>
   16fb4:	3208      	adds	r2, #8
   16fb6:	3e10      	subs	r6, #16
   16fb8:	2e10      	cmp	r6, #16
   16fba:	dd85      	ble.n	16ec8 <_svfprintf_r+0xd3c>
   16fbc:	4640      	mov	r0, r8
   16fbe:	3110      	adds	r1, #16
   16fc0:	3301      	adds	r3, #1
   16fc2:	6015      	str	r5, [r2, #0]
   16fc4:	6050      	str	r0, [r2, #4]
   16fc6:	60b9      	str	r1, [r7, #8]
   16fc8:	607b      	str	r3, [r7, #4]
   16fca:	2b07      	cmp	r3, #7
   16fcc:	ddf2      	ble.n	16fb4 <_svfprintf_r+0xe28>
   16fce:	003a      	movs	r2, r7
   16fd0:	9906      	ldr	r1, [sp, #24]
   16fd2:	0020      	movs	r0, r4
   16fd4:	f004 fadc 	bl	1b590 <__ssprint_r>
   16fd8:	2800      	cmp	r0, #0
   16fda:	d001      	beq.n	16fe0 <_svfprintf_r+0xe54>
   16fdc:	f7ff f95d 	bl	1629a <_svfprintf_r+0x10e>
   16fe0:	68b9      	ldr	r1, [r7, #8]
   16fe2:	687b      	ldr	r3, [r7, #4]
   16fe4:	aa32      	add	r2, sp, #200	; 0xc8
   16fe6:	e7e6      	b.n	16fb6 <_svfprintf_r+0xe2a>
   16fe8:	9a19      	ldr	r2, [sp, #100]	; 0x64
   16fea:	6032      	str	r2, [r6, #0]
   16fec:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16fee:	4694      	mov	ip, r2
   16ff0:	6072      	str	r2, [r6, #4]
   16ff2:	687a      	ldr	r2, [r7, #4]
   16ff4:	4464      	add	r4, ip
   16ff6:	3201      	adds	r2, #1
   16ff8:	60bc      	str	r4, [r7, #8]
   16ffa:	607a      	str	r2, [r7, #4]
   16ffc:	2a07      	cmp	r2, #7
   16ffe:	dd00      	ble.n	17002 <_svfprintf_r+0xe76>
   17000:	e230      	b.n	17464 <_svfprintf_r+0x12d8>
   17002:	3608      	adds	r6, #8
   17004:	e7a6      	b.n	16f54 <_svfprintf_r+0xdc8>
   17006:	003a      	movs	r2, r7
   17008:	9906      	ldr	r1, [sp, #24]
   1700a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1700c:	f004 fac0 	bl	1b590 <__ssprint_r>
   17010:	2800      	cmp	r0, #0
   17012:	d001      	beq.n	17018 <_svfprintf_r+0xe8c>
   17014:	f7ff f941 	bl	1629a <_svfprintf_r+0x10e>
   17018:	68bc      	ldr	r4, [r7, #8]
   1701a:	687b      	ldr	r3, [r7, #4]
   1701c:	ae32      	add	r6, sp, #200	; 0xc8
   1701e:	e513      	b.n	16a48 <_svfprintf_r+0x8bc>
   17020:	003a      	movs	r2, r7
   17022:	9906      	ldr	r1, [sp, #24]
   17024:	9809      	ldr	r0, [sp, #36]	; 0x24
   17026:	f004 fab3 	bl	1b590 <__ssprint_r>
   1702a:	2800      	cmp	r0, #0
   1702c:	d001      	beq.n	17032 <_svfprintf_r+0xea6>
   1702e:	f7ff f934 	bl	1629a <_svfprintf_r+0x10e>
   17032:	687b      	ldr	r3, [r7, #4]
   17034:	68bc      	ldr	r4, [r7, #8]
   17036:	4698      	mov	r8, r3
   17038:	ae32      	add	r6, sp, #200	; 0xc8
   1703a:	e513      	b.n	16a64 <_svfprintf_r+0x8d8>
   1703c:	0001d0b4 	.word	0x0001d0b4
   17040:	2307      	movs	r3, #7
   17042:	3207      	adds	r2, #7
   17044:	439a      	bics	r2, r3
   17046:	3301      	adds	r3, #1
   17048:	469c      	mov	ip, r3
   1704a:	4494      	add	ip, r2
   1704c:	4663      	mov	r3, ip
   1704e:	930f      	str	r3, [sp, #60]	; 0x3c
   17050:	6853      	ldr	r3, [r2, #4]
   17052:	6812      	ldr	r2, [r2, #0]
   17054:	930d      	str	r3, [sp, #52]	; 0x34
   17056:	920c      	str	r2, [sp, #48]	; 0x30
   17058:	2b00      	cmp	r3, #0
   1705a:	db01      	blt.n	17060 <_svfprintf_r+0xed4>
   1705c:	f7ff f97a 	bl	16354 <_svfprintf_r+0x1c8>
   17060:	980c      	ldr	r0, [sp, #48]	; 0x30
   17062:	990d      	ldr	r1, [sp, #52]	; 0x34
   17064:	2300      	movs	r3, #0
   17066:	4242      	negs	r2, r0
   17068:	418b      	sbcs	r3, r1
   1706a:	0011      	movs	r1, r2
   1706c:	001a      	movs	r2, r3
   1706e:	232d      	movs	r3, #45	; 0x2d
   17070:	a816      	add	r0, sp, #88	; 0x58
   17072:	77c3      	strb	r3, [r0, #31]
   17074:	0008      	movs	r0, r1
   17076:	4310      	orrs	r0, r2
   17078:	910c      	str	r1, [sp, #48]	; 0x30
   1707a:	920d      	str	r2, [sp, #52]	; 0x34
   1707c:	4698      	mov	r8, r3
   1707e:	0002      	movs	r2, r0
   17080:	3b2c      	subs	r3, #44	; 0x2c
   17082:	f7ff f970 	bl	16366 <_svfprintf_r+0x1da>
   17086:	003a      	movs	r2, r7
   17088:	9906      	ldr	r1, [sp, #24]
   1708a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1708c:	f004 fa80 	bl	1b590 <__ssprint_r>
   17090:	2800      	cmp	r0, #0
   17092:	d001      	beq.n	17098 <_svfprintf_r+0xf0c>
   17094:	f7ff f901 	bl	1629a <_svfprintf_r+0x10e>
   17098:	68bc      	ldr	r4, [r7, #8]
   1709a:	ae32      	add	r6, sp, #200	; 0xc8
   1709c:	e418      	b.n	168d0 <_svfprintf_r+0x744>
   1709e:	9916      	ldr	r1, [sp, #88]	; 0x58
   170a0:	9d15      	ldr	r5, [sp, #84]	; 0x54
   170a2:	000a      	movs	r2, r1
   170a4:	0008      	movs	r0, r1
   170a6:	002b      	movs	r3, r5
   170a8:	0029      	movs	r1, r5
   170aa:	f004 fdcf 	bl	1bc4c <__aeabi_dcmpun>
   170ae:	2800      	cmp	r0, #0
   170b0:	d000      	beq.n	170b4 <_svfprintf_r+0xf28>
   170b2:	e2e6      	b.n	17682 <_svfprintf_r+0x14f6>
   170b4:	4653      	mov	r3, sl
   170b6:	3301      	adds	r3, #1
   170b8:	d100      	bne.n	170bc <_svfprintf_r+0xf30>
   170ba:	e20d      	b.n	174d8 <_svfprintf_r+0x134c>
   170bc:	2320      	movs	r3, #32
   170be:	9a12      	ldr	r2, [sp, #72]	; 0x48
   170c0:	439a      	bics	r2, r3
   170c2:	920e      	str	r2, [sp, #56]	; 0x38
   170c4:	2a47      	cmp	r2, #71	; 0x47
   170c6:	d100      	bne.n	170ca <_svfprintf_r+0xf3e>
   170c8:	e11c      	b.n	17304 <_svfprintf_r+0x1178>
   170ca:	2380      	movs	r3, #128	; 0x80
   170cc:	005b      	lsls	r3, r3, #1
   170ce:	4323      	orrs	r3, r4
   170d0:	9308      	str	r3, [sp, #32]
   170d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   170d4:	2b00      	cmp	r3, #0
   170d6:	da00      	bge.n	170da <_svfprintf_r+0xf4e>
   170d8:	e221      	b.n	1751e <_svfprintf_r+0x1392>
   170da:	9a16      	ldr	r2, [sp, #88]	; 0x58
   170dc:	9307      	str	r3, [sp, #28]
   170de:	2300      	movs	r3, #0
   170e0:	4691      	mov	r9, r2
   170e2:	9310      	str	r3, [sp, #64]	; 0x40
   170e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   170e6:	2b66      	cmp	r3, #102	; 0x66
   170e8:	d100      	bne.n	170ec <_svfprintf_r+0xf60>
   170ea:	e1fc      	b.n	174e6 <_svfprintf_r+0x135a>
   170ec:	2b46      	cmp	r3, #70	; 0x46
   170ee:	d100      	bne.n	170f2 <_svfprintf_r+0xf66>
   170f0:	e0db      	b.n	172aa <_svfprintf_r+0x111e>
   170f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   170f4:	9809      	ldr	r0, [sp, #36]	; 0x24
   170f6:	3a45      	subs	r2, #69	; 0x45
   170f8:	0013      	movs	r3, r2
   170fa:	4259      	negs	r1, r3
   170fc:	4159      	adcs	r1, r3
   170fe:	ab20      	add	r3, sp, #128	; 0x80
   17100:	000d      	movs	r5, r1
   17102:	9303      	str	r3, [sp, #12]
   17104:	ab1f      	add	r3, sp, #124	; 0x7c
   17106:	9302      	str	r3, [sp, #8]
   17108:	2302      	movs	r3, #2
   1710a:	aa23      	add	r2, sp, #140	; 0x8c
   1710c:	4455      	add	r5, sl
   1710e:	921b      	str	r2, [sp, #108]	; 0x6c
   17110:	9204      	str	r2, [sp, #16]
   17112:	9300      	str	r3, [sp, #0]
   17114:	9501      	str	r5, [sp, #4]
   17116:	9b07      	ldr	r3, [sp, #28]
   17118:	464a      	mov	r2, r9
   1711a:	f002 f821 	bl	19160 <_dtoa_r>
   1711e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17120:	9011      	str	r0, [sp, #68]	; 0x44
   17122:	2b67      	cmp	r3, #103	; 0x67
   17124:	d000      	beq.n	17128 <_svfprintf_r+0xf9c>
   17126:	e239      	b.n	1759c <_svfprintf_r+0x1410>
   17128:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1712a:	4698      	mov	r8, r3
   1712c:	44a8      	add	r8, r5
   1712e:	07e3      	lsls	r3, r4, #31
   17130:	d400      	bmi.n	17134 <_svfprintf_r+0xfa8>
   17132:	e28b      	b.n	1764c <_svfprintf_r+0x14c0>
   17134:	2300      	movs	r3, #0
   17136:	2200      	movs	r2, #0
   17138:	4648      	mov	r0, r9
   1713a:	9907      	ldr	r1, [sp, #28]
   1713c:	f7fb faf8 	bl	12730 <__aeabi_dcmpeq>
   17140:	4643      	mov	r3, r8
   17142:	2800      	cmp	r0, #0
   17144:	d10a      	bne.n	1715c <_svfprintf_r+0xfd0>
   17146:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17148:	4543      	cmp	r3, r8
   1714a:	d207      	bcs.n	1715c <_svfprintf_r+0xfd0>
   1714c:	2130      	movs	r1, #48	; 0x30
   1714e:	4640      	mov	r0, r8
   17150:	1c5a      	adds	r2, r3, #1
   17152:	9223      	str	r2, [sp, #140]	; 0x8c
   17154:	7019      	strb	r1, [r3, #0]
   17156:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17158:	4298      	cmp	r0, r3
   1715a:	d8f9      	bhi.n	17150 <_svfprintf_r+0xfc4>
   1715c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1715e:	1a9b      	subs	r3, r3, r2
   17160:	9314      	str	r3, [sp, #80]	; 0x50
   17162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17164:	2b47      	cmp	r3, #71	; 0x47
   17166:	d100      	bne.n	1716a <_svfprintf_r+0xfde>
   17168:	e0f6      	b.n	17358 <_svfprintf_r+0x11cc>
   1716a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1716c:	2b65      	cmp	r3, #101	; 0x65
   1716e:	dc00      	bgt.n	17172 <_svfprintf_r+0xfe6>
   17170:	e226      	b.n	175c0 <_svfprintf_r+0x1434>
   17172:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17174:	2b66      	cmp	r3, #102	; 0x66
   17176:	d100      	bne.n	1717a <_svfprintf_r+0xfee>
   17178:	e1f4      	b.n	17564 <_svfprintf_r+0x13d8>
   1717a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1717c:	9313      	str	r3, [sp, #76]	; 0x4c
   1717e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17180:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17182:	0019      	movs	r1, r3
   17184:	4291      	cmp	r1, r2
   17186:	dd00      	ble.n	1718a <_svfprintf_r+0xffe>
   17188:	e1d4      	b.n	17534 <_svfprintf_r+0x13a8>
   1718a:	07e3      	lsls	r3, r4, #31
   1718c:	d500      	bpl.n	17190 <_svfprintf_r+0x1004>
   1718e:	e249      	b.n	17624 <_svfprintf_r+0x1498>
   17190:	43d3      	mvns	r3, r2
   17192:	17db      	asrs	r3, r3, #31
   17194:	0011      	movs	r1, r2
   17196:	401a      	ands	r2, r3
   17198:	2367      	movs	r3, #103	; 0x67
   1719a:	9207      	str	r2, [sp, #28]
   1719c:	910e      	str	r1, [sp, #56]	; 0x38
   1719e:	9312      	str	r3, [sp, #72]	; 0x48
   171a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   171a2:	2b00      	cmp	r3, #0
   171a4:	d000      	beq.n	171a8 <_svfprintf_r+0x101c>
   171a6:	e0cf      	b.n	17348 <_svfprintf_r+0x11bc>
   171a8:	ab16      	add	r3, sp, #88	; 0x58
   171aa:	7fdb      	ldrb	r3, [r3, #31]
   171ac:	4698      	mov	r8, r3
   171ae:	2300      	movs	r3, #0
   171b0:	469a      	mov	sl, r3
   171b2:	f7ff f903 	bl	163bc <_svfprintf_r+0x230>
   171b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   171b8:	990a      	ldr	r1, [sp, #40]	; 0x28
   171ba:	6813      	ldr	r3, [r2, #0]
   171bc:	6019      	str	r1, [r3, #0]
   171be:	0013      	movs	r3, r2
   171c0:	3304      	adds	r3, #4
   171c2:	930f      	str	r3, [sp, #60]	; 0x3c
   171c4:	f7ff f80d 	bl	161e2 <_svfprintf_r+0x56>
   171c8:	003a      	movs	r2, r7
   171ca:	9906      	ldr	r1, [sp, #24]
   171cc:	9809      	ldr	r0, [sp, #36]	; 0x24
   171ce:	f004 f9df 	bl	1b590 <__ssprint_r>
   171d2:	2800      	cmp	r0, #0
   171d4:	d001      	beq.n	171da <_svfprintf_r+0x104e>
   171d6:	f7ff f860 	bl	1629a <_svfprintf_r+0x10e>
   171da:	ae32      	add	r6, sp, #200	; 0xc8
   171dc:	e48e      	b.n	16afc <_svfprintf_r+0x970>
   171de:	4bde      	ldr	r3, [pc, #888]	; (17558 <_svfprintf_r+0x13cc>)
   171e0:	3401      	adds	r4, #1
   171e2:	6033      	str	r3, [r6, #0]
   171e4:	2301      	movs	r3, #1
   171e6:	6073      	str	r3, [r6, #4]
   171e8:	687b      	ldr	r3, [r7, #4]
   171ea:	60bc      	str	r4, [r7, #8]
   171ec:	3301      	adds	r3, #1
   171ee:	607b      	str	r3, [r7, #4]
   171f0:	2b07      	cmp	r3, #7
   171f2:	dc7a      	bgt.n	172ea <_svfprintf_r+0x115e>
   171f4:	3608      	adds	r6, #8
   171f6:	2800      	cmp	r0, #0
   171f8:	d107      	bne.n	1720a <_svfprintf_r+0x107e>
   171fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   171fc:	2b00      	cmp	r3, #0
   171fe:	d104      	bne.n	1720a <_svfprintf_r+0x107e>
   17200:	9b08      	ldr	r3, [sp, #32]
   17202:	07db      	lsls	r3, r3, #31
   17204:	d401      	bmi.n	1720a <_svfprintf_r+0x107e>
   17206:	f7ff fbb7 	bl	16978 <_svfprintf_r+0x7ec>
   1720a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1720c:	6033      	str	r3, [r6, #0]
   1720e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   17210:	1919      	adds	r1, r3, r4
   17212:	6073      	str	r3, [r6, #4]
   17214:	687b      	ldr	r3, [r7, #4]
   17216:	60b9      	str	r1, [r7, #8]
   17218:	3301      	adds	r3, #1
   1721a:	607b      	str	r3, [r7, #4]
   1721c:	2b07      	cmp	r3, #7
   1721e:	dd00      	ble.n	17222 <_svfprintf_r+0x1096>
   17220:	e1f2      	b.n	17608 <_svfprintf_r+0x147c>
   17222:	0032      	movs	r2, r6
   17224:	3208      	adds	r2, #8
   17226:	2800      	cmp	r0, #0
   17228:	da00      	bge.n	1722c <_svfprintf_r+0x10a0>
   1722a:	e1cc      	b.n	175c6 <_svfprintf_r+0x143a>
   1722c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1722e:	3301      	adds	r3, #1
   17230:	6010      	str	r0, [r2, #0]
   17232:	9814      	ldr	r0, [sp, #80]	; 0x50
   17234:	607b      	str	r3, [r7, #4]
   17236:	1844      	adds	r4, r0, r1
   17238:	6050      	str	r0, [r2, #4]
   1723a:	60bc      	str	r4, [r7, #8]
   1723c:	2b07      	cmp	r3, #7
   1723e:	dd00      	ble.n	17242 <_svfprintf_r+0x10b6>
   17240:	e437      	b.n	16ab2 <_svfprintf_r+0x926>
   17242:	3208      	adds	r2, #8
   17244:	0016      	movs	r6, r2
   17246:	f7ff fb97 	bl	16978 <_svfprintf_r+0x7ec>
   1724a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1724c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1724e:	680b      	ldr	r3, [r1, #0]
   17250:	601a      	str	r2, [r3, #0]
   17252:	17d2      	asrs	r2, r2, #31
   17254:	605a      	str	r2, [r3, #4]
   17256:	000b      	movs	r3, r1
   17258:	3304      	adds	r3, #4
   1725a:	930f      	str	r3, [sp, #60]	; 0x3c
   1725c:	f7fe ffc1 	bl	161e2 <_svfprintf_r+0x56>
   17260:	464b      	mov	r3, r9
   17262:	3101      	adds	r1, #1
   17264:	431c      	orrs	r4, r3
   17266:	780b      	ldrb	r3, [r1, #0]
   17268:	f7fe fff4 	bl	16254 <_svfprintf_r+0xc8>
   1726c:	4bbb      	ldr	r3, [pc, #748]	; (1755c <_svfprintf_r+0x13d0>)
   1726e:	9311      	str	r3, [sp, #68]	; 0x44
   17270:	f7ff f937 	bl	164e2 <_svfprintf_r+0x356>
   17274:	003a      	movs	r2, r7
   17276:	9906      	ldr	r1, [sp, #24]
   17278:	9809      	ldr	r0, [sp, #36]	; 0x24
   1727a:	f004 f989 	bl	1b590 <__ssprint_r>
   1727e:	2800      	cmp	r0, #0
   17280:	d001      	beq.n	17286 <_svfprintf_r+0x10fa>
   17282:	f7ff f80a 	bl	1629a <_svfprintf_r+0x10e>
   17286:	68bc      	ldr	r4, [r7, #8]
   17288:	ae32      	add	r6, sp, #200	; 0xc8
   1728a:	e5f1      	b.n	16e70 <_svfprintf_r+0xce4>
   1728c:	2140      	movs	r1, #64	; 0x40
   1728e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17290:	f7fe f9d6 	bl	15640 <_malloc_r>
   17294:	9b06      	ldr	r3, [sp, #24]
   17296:	6018      	str	r0, [r3, #0]
   17298:	6118      	str	r0, [r3, #16]
   1729a:	2800      	cmp	r0, #0
   1729c:	d100      	bne.n	172a0 <_svfprintf_r+0x1114>
   1729e:	e24f      	b.n	17740 <_svfprintf_r+0x15b4>
   172a0:	2340      	movs	r3, #64	; 0x40
   172a2:	9a06      	ldr	r2, [sp, #24]
   172a4:	6153      	str	r3, [r2, #20]
   172a6:	f7fe ff8e 	bl	161c6 <_svfprintf_r+0x3a>
   172aa:	ab23      	add	r3, sp, #140	; 0x8c
   172ac:	931b      	str	r3, [sp, #108]	; 0x6c
   172ae:	9304      	str	r3, [sp, #16]
   172b0:	ab20      	add	r3, sp, #128	; 0x80
   172b2:	9303      	str	r3, [sp, #12]
   172b4:	ab1f      	add	r3, sp, #124	; 0x7c
   172b6:	9302      	str	r3, [sp, #8]
   172b8:	4653      	mov	r3, sl
   172ba:	9301      	str	r3, [sp, #4]
   172bc:	2303      	movs	r3, #3
   172be:	464a      	mov	r2, r9
   172c0:	9300      	str	r3, [sp, #0]
   172c2:	9809      	ldr	r0, [sp, #36]	; 0x24
   172c4:	9b07      	ldr	r3, [sp, #28]
   172c6:	f001 ff4b 	bl	19160 <_dtoa_r>
   172ca:	4655      	mov	r5, sl
   172cc:	9011      	str	r0, [sp, #68]	; 0x44
   172ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
   172d0:	4698      	mov	r8, r3
   172d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   172d4:	44a8      	add	r8, r5
   172d6:	2b46      	cmp	r3, #70	; 0x46
   172d8:	d000      	beq.n	172dc <_svfprintf_r+0x1150>
   172da:	e72b      	b.n	17134 <_svfprintf_r+0xfa8>
   172dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
   172de:	781b      	ldrb	r3, [r3, #0]
   172e0:	2b30      	cmp	r3, #48	; 0x30
   172e2:	d016      	beq.n	17312 <_svfprintf_r+0x1186>
   172e4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   172e6:	4498      	add	r8, r3
   172e8:	e724      	b.n	17134 <_svfprintf_r+0xfa8>
   172ea:	003a      	movs	r2, r7
   172ec:	9906      	ldr	r1, [sp, #24]
   172ee:	9809      	ldr	r0, [sp, #36]	; 0x24
   172f0:	f004 f94e 	bl	1b590 <__ssprint_r>
   172f4:	2800      	cmp	r0, #0
   172f6:	d001      	beq.n	172fc <_svfprintf_r+0x1170>
   172f8:	f7fe ffcf 	bl	1629a <_svfprintf_r+0x10e>
   172fc:	981f      	ldr	r0, [sp, #124]	; 0x7c
   172fe:	68bc      	ldr	r4, [r7, #8]
   17300:	ae32      	add	r6, sp, #200	; 0xc8
   17302:	e778      	b.n	171f6 <_svfprintf_r+0x106a>
   17304:	4653      	mov	r3, sl
   17306:	2b00      	cmp	r3, #0
   17308:	d000      	beq.n	1730c <_svfprintf_r+0x1180>
   1730a:	e6de      	b.n	170ca <_svfprintf_r+0xf3e>
   1730c:	3301      	adds	r3, #1
   1730e:	469a      	mov	sl, r3
   17310:	e6db      	b.n	170ca <_svfprintf_r+0xf3e>
   17312:	2200      	movs	r2, #0
   17314:	2300      	movs	r3, #0
   17316:	4648      	mov	r0, r9
   17318:	9907      	ldr	r1, [sp, #28]
   1731a:	f7fb fa09 	bl	12730 <__aeabi_dcmpeq>
   1731e:	2800      	cmp	r0, #0
   17320:	d1e0      	bne.n	172e4 <_svfprintf_r+0x1158>
   17322:	2301      	movs	r3, #1
   17324:	1b5b      	subs	r3, r3, r5
   17326:	931f      	str	r3, [sp, #124]	; 0x7c
   17328:	4498      	add	r8, r3
   1732a:	e703      	b.n	17134 <_svfprintf_r+0xfa8>
   1732c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1732e:	ab32      	add	r3, sp, #200	; 0xc8
   17330:	1a9b      	subs	r3, r3, r2
   17332:	930e      	str	r3, [sp, #56]	; 0x38
   17334:	f7ff f83a 	bl	163ac <_svfprintf_r+0x220>
   17338:	9811      	ldr	r0, [sp, #68]	; 0x44
   1733a:	f7fe fef5 	bl	16128 <strlen>
   1733e:	0002      	movs	r2, r0
   17340:	900e      	str	r0, [sp, #56]	; 0x38
   17342:	0003      	movs	r3, r0
   17344:	f7ff f9cd 	bl	166e2 <_svfprintf_r+0x556>
   17348:	232d      	movs	r3, #45	; 0x2d
   1734a:	aa16      	add	r2, sp, #88	; 0x58
   1734c:	77d3      	strb	r3, [r2, #31]
   1734e:	4698      	mov	r8, r3
   17350:	2300      	movs	r3, #0
   17352:	469a      	mov	sl, r3
   17354:	f7ff f835 	bl	163c2 <_svfprintf_r+0x236>
   17358:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1735a:	9313      	str	r3, [sp, #76]	; 0x4c
   1735c:	1cda      	adds	r2, r3, #3
   1735e:	db02      	blt.n	17366 <_svfprintf_r+0x11da>
   17360:	459a      	cmp	sl, r3
   17362:	db00      	blt.n	17366 <_svfprintf_r+0x11da>
   17364:	e70b      	b.n	1717e <_svfprintf_r+0xff2>
   17366:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17368:	3b02      	subs	r3, #2
   1736a:	9312      	str	r3, [sp, #72]	; 0x48
   1736c:	222c      	movs	r2, #44	; 0x2c
   1736e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17370:	2148      	movs	r1, #72	; 0x48
   17372:	1e5d      	subs	r5, r3, #1
   17374:	ab16      	add	r3, sp, #88	; 0x58
   17376:	189b      	adds	r3, r3, r2
   17378:	466a      	mov	r2, sp
   1737a:	1852      	adds	r2, r2, r1
   1737c:	7812      	ldrb	r2, [r2, #0]
   1737e:	951f      	str	r5, [sp, #124]	; 0x7c
   17380:	701a      	strb	r2, [r3, #0]
   17382:	2d00      	cmp	r5, #0
   17384:	da00      	bge.n	17388 <_svfprintf_r+0x11fc>
   17386:	e1a4      	b.n	176d2 <_svfprintf_r+0x1546>
   17388:	212d      	movs	r1, #45	; 0x2d
   1738a:	232b      	movs	r3, #43	; 0x2b
   1738c:	aa16      	add	r2, sp, #88	; 0x58
   1738e:	1852      	adds	r2, r2, r1
   17390:	7013      	strb	r3, [r2, #0]
   17392:	2d09      	cmp	r5, #9
   17394:	dc00      	bgt.n	17398 <_svfprintf_r+0x120c>
   17396:	e14c      	b.n	17632 <_svfprintf_r+0x14a6>
   17398:	aa16      	add	r2, sp, #88	; 0x58
   1739a:	233b      	movs	r3, #59	; 0x3b
   1739c:	4694      	mov	ip, r2
   1739e:	4463      	add	r3, ip
   173a0:	469a      	mov	sl, r3
   173a2:	46b1      	mov	r9, r6
   173a4:	46a0      	mov	r8, r4
   173a6:	4656      	mov	r6, sl
   173a8:	e000      	b.n	173ac <_svfprintf_r+0x1220>
   173aa:	0026      	movs	r6, r4
   173ac:	0028      	movs	r0, r5
   173ae:	210a      	movs	r1, #10
   173b0:	f7fb f9a8 	bl	12704 <__aeabi_idivmod>
   173b4:	1e74      	subs	r4, r6, #1
   173b6:	3130      	adds	r1, #48	; 0x30
   173b8:	7021      	strb	r1, [r4, #0]
   173ba:	0028      	movs	r0, r5
   173bc:	210a      	movs	r1, #10
   173be:	f7fb f8bb 	bl	12538 <__divsi3>
   173c2:	0005      	movs	r5, r0
   173c4:	2809      	cmp	r0, #9
   173c6:	dcf0      	bgt.n	173aa <_svfprintf_r+0x121e>
   173c8:	0023      	movs	r3, r4
   173ca:	4644      	mov	r4, r8
   173cc:	46b0      	mov	r8, r6
   173ce:	464e      	mov	r6, r9
   173d0:	4699      	mov	r9, r3
   173d2:	0003      	movs	r3, r0
   173d4:	3330      	adds	r3, #48	; 0x30
   173d6:	b2d8      	uxtb	r0, r3
   173d8:	4643      	mov	r3, r8
   173da:	3b02      	subs	r3, #2
   173dc:	7018      	strb	r0, [r3, #0]
   173de:	459a      	cmp	sl, r3
   173e0:	d800      	bhi.n	173e4 <_svfprintf_r+0x1258>
   173e2:	e1b4      	b.n	1774e <_svfprintf_r+0x15c2>
   173e4:	4642      	mov	r2, r8
   173e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   173e8:	4645      	mov	r5, r8
   173ea:	1a99      	subs	r1, r3, r2
   173ec:	2301      	movs	r3, #1
   173ee:	3107      	adds	r1, #7
   173f0:	425b      	negs	r3, r3
   173f2:	e001      	b.n	173f8 <_svfprintf_r+0x126c>
   173f4:	5ce8      	ldrb	r0, [r5, r3]
   173f6:	3301      	adds	r3, #1
   173f8:	aa21      	add	r2, sp, #132	; 0x84
   173fa:	18d2      	adds	r2, r2, r3
   173fc:	70d0      	strb	r0, [r2, #3]
   173fe:	428b      	cmp	r3, r1
   17400:	d1f8      	bne.n	173f4 <_svfprintf_r+0x1268>
   17402:	a916      	add	r1, sp, #88	; 0x58
   17404:	468c      	mov	ip, r1
   17406:	222e      	movs	r2, #46	; 0x2e
   17408:	464b      	mov	r3, r9
   1740a:	4462      	add	r2, ip
   1740c:	4694      	mov	ip, r2
   1740e:	1afb      	subs	r3, r7, r3
   17410:	4463      	add	r3, ip
   17412:	aa21      	add	r2, sp, #132	; 0x84
   17414:	9914      	ldr	r1, [sp, #80]	; 0x50
   17416:	1a9b      	subs	r3, r3, r2
   17418:	469c      	mov	ip, r3
   1741a:	000a      	movs	r2, r1
   1741c:	4462      	add	r2, ip
   1741e:	931a      	str	r3, [sp, #104]	; 0x68
   17420:	920e      	str	r2, [sp, #56]	; 0x38
   17422:	2901      	cmp	r1, #1
   17424:	dc00      	bgt.n	17428 <_svfprintf_r+0x129c>
   17426:	e145      	b.n	176b4 <_svfprintf_r+0x1528>
   17428:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1742a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1742c:	4694      	mov	ip, r2
   1742e:	4463      	add	r3, ip
   17430:	001a      	movs	r2, r3
   17432:	930e      	str	r3, [sp, #56]	; 0x38
   17434:	43db      	mvns	r3, r3
   17436:	17db      	asrs	r3, r3, #31
   17438:	401a      	ands	r2, r3
   1743a:	2300      	movs	r3, #0
   1743c:	9207      	str	r2, [sp, #28]
   1743e:	9313      	str	r3, [sp, #76]	; 0x4c
   17440:	e6ae      	b.n	171a0 <_svfprintf_r+0x1014>
   17442:	2301      	movs	r3, #1
   17444:	425b      	negs	r3, r3
   17446:	930a      	str	r3, [sp, #40]	; 0x28
   17448:	f7fe ff2d 	bl	162a6 <_svfprintf_r+0x11a>
   1744c:	003a      	movs	r2, r7
   1744e:	9906      	ldr	r1, [sp, #24]
   17450:	9809      	ldr	r0, [sp, #36]	; 0x24
   17452:	f004 f89d 	bl	1b590 <__ssprint_r>
   17456:	2800      	cmp	r0, #0
   17458:	d001      	beq.n	1745e <_svfprintf_r+0x12d2>
   1745a:	f7fe ff1e 	bl	1629a <_svfprintf_r+0x10e>
   1745e:	68bc      	ldr	r4, [r7, #8]
   17460:	ae32      	add	r6, sp, #200	; 0xc8
   17462:	e43c      	b.n	16cde <_svfprintf_r+0xb52>
   17464:	003a      	movs	r2, r7
   17466:	9906      	ldr	r1, [sp, #24]
   17468:	9809      	ldr	r0, [sp, #36]	; 0x24
   1746a:	f004 f891 	bl	1b590 <__ssprint_r>
   1746e:	2800      	cmp	r0, #0
   17470:	d001      	beq.n	17476 <_svfprintf_r+0x12ea>
   17472:	f7fe ff12 	bl	1629a <_svfprintf_r+0x10e>
   17476:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17478:	68bc      	ldr	r4, [r7, #8]
   1747a:	ae32      	add	r6, sp, #200	; 0xc8
   1747c:	e56a      	b.n	16f54 <_svfprintf_r+0xdc8>
   1747e:	003a      	movs	r2, r7
   17480:	9906      	ldr	r1, [sp, #24]
   17482:	9809      	ldr	r0, [sp, #36]	; 0x24
   17484:	f004 f884 	bl	1b590 <__ssprint_r>
   17488:	2800      	cmp	r0, #0
   1748a:	d001      	beq.n	17490 <_svfprintf_r+0x1304>
   1748c:	f7fe ff05 	bl	1629a <_svfprintf_r+0x10e>
   17490:	68bc      	ldr	r4, [r7, #8]
   17492:	ae32      	add	r6, sp, #200	; 0xc8
   17494:	e557      	b.n	16f46 <_svfprintf_r+0xdba>
   17496:	003a      	movs	r2, r7
   17498:	9906      	ldr	r1, [sp, #24]
   1749a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1749c:	f004 f878 	bl	1b590 <__ssprint_r>
   174a0:	2800      	cmp	r0, #0
   174a2:	d001      	beq.n	174a8 <_svfprintf_r+0x131c>
   174a4:	f7fe fef9 	bl	1629a <_svfprintf_r+0x10e>
   174a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   174aa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   174ac:	68bc      	ldr	r4, [r7, #8]
   174ae:	1a9b      	subs	r3, r3, r2
   174b0:	ae32      	add	r6, sp, #200	; 0xc8
   174b2:	e56a      	b.n	16f8a <_svfprintf_r+0xdfe>
   174b4:	4653      	mov	r3, sl
   174b6:	9307      	str	r3, [sp, #28]
   174b8:	2b06      	cmp	r3, #6
   174ba:	d901      	bls.n	174c0 <_svfprintf_r+0x1334>
   174bc:	2306      	movs	r3, #6
   174be:	9307      	str	r3, [sp, #28]
   174c0:	9b07      	ldr	r3, [sp, #28]
   174c2:	950f      	str	r5, [sp, #60]	; 0x3c
   174c4:	930e      	str	r3, [sp, #56]	; 0x38
   174c6:	2300      	movs	r3, #0
   174c8:	4698      	mov	r8, r3
   174ca:	469a      	mov	sl, r3
   174cc:	9313      	str	r3, [sp, #76]	; 0x4c
   174ce:	4b24      	ldr	r3, [pc, #144]	; (17560 <_svfprintf_r+0x13d4>)
   174d0:	9408      	str	r4, [sp, #32]
   174d2:	9311      	str	r3, [sp, #68]	; 0x44
   174d4:	f7fe ff78 	bl	163c8 <_svfprintf_r+0x23c>
   174d8:	2320      	movs	r3, #32
   174da:	9a12      	ldr	r2, [sp, #72]	; 0x48
   174dc:	439a      	bics	r2, r3
   174de:	3b1a      	subs	r3, #26
   174e0:	920e      	str	r2, [sp, #56]	; 0x38
   174e2:	469a      	mov	sl, r3
   174e4:	e5f1      	b.n	170ca <_svfprintf_r+0xf3e>
   174e6:	ab23      	add	r3, sp, #140	; 0x8c
   174e8:	931b      	str	r3, [sp, #108]	; 0x6c
   174ea:	9304      	str	r3, [sp, #16]
   174ec:	ab20      	add	r3, sp, #128	; 0x80
   174ee:	9303      	str	r3, [sp, #12]
   174f0:	ab1f      	add	r3, sp, #124	; 0x7c
   174f2:	9302      	str	r3, [sp, #8]
   174f4:	4653      	mov	r3, sl
   174f6:	9301      	str	r3, [sp, #4]
   174f8:	2303      	movs	r3, #3
   174fa:	464a      	mov	r2, r9
   174fc:	9300      	str	r3, [sp, #0]
   174fe:	9809      	ldr	r0, [sp, #36]	; 0x24
   17500:	9b07      	ldr	r3, [sp, #28]
   17502:	f001 fe2d 	bl	19160 <_dtoa_r>
   17506:	0003      	movs	r3, r0
   17508:	4453      	add	r3, sl
   1750a:	9011      	str	r0, [sp, #68]	; 0x44
   1750c:	4698      	mov	r8, r3
   1750e:	4655      	mov	r5, sl
   17510:	e6e4      	b.n	172dc <_svfprintf_r+0x1150>
   17512:	232d      	movs	r3, #45	; 0x2d
   17514:	aa16      	add	r2, sp, #88	; 0x58
   17516:	77d3      	strb	r3, [r2, #31]
   17518:	4698      	mov	r8, r3
   1751a:	f7fe ffdb 	bl	164d4 <_svfprintf_r+0x348>
   1751e:	2280      	movs	r2, #128	; 0x80
   17520:	0612      	lsls	r2, r2, #24
   17522:	4694      	mov	ip, r2
   17524:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17526:	4699      	mov	r9, r3
   17528:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1752a:	4463      	add	r3, ip
   1752c:	9307      	str	r3, [sp, #28]
   1752e:	232d      	movs	r3, #45	; 0x2d
   17530:	9310      	str	r3, [sp, #64]	; 0x40
   17532:	e5d7      	b.n	170e4 <_svfprintf_r+0xf58>
   17534:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17536:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17538:	4694      	mov	ip, r2
   1753a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1753c:	4463      	add	r3, ip
   1753e:	930e      	str	r3, [sp, #56]	; 0x38
   17540:	2a00      	cmp	r2, #0
   17542:	dc00      	bgt.n	17546 <_svfprintf_r+0x13ba>
   17544:	e0ce      	b.n	176e4 <_svfprintf_r+0x1558>
   17546:	001a      	movs	r2, r3
   17548:	43db      	mvns	r3, r3
   1754a:	17db      	asrs	r3, r3, #31
   1754c:	401a      	ands	r2, r3
   1754e:	2367      	movs	r3, #103	; 0x67
   17550:	9207      	str	r2, [sp, #28]
   17552:	9312      	str	r3, [sp, #72]	; 0x48
   17554:	e624      	b.n	171a0 <_svfprintf_r+0x1014>
   17556:	46c0      	nop			; (mov r8, r8)
   17558:	0001d0a0 	.word	0x0001d0a0
   1755c:	0001d064 	.word	0x0001d064
   17560:	0001d098 	.word	0x0001d098
   17564:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17566:	9313      	str	r3, [sp, #76]	; 0x4c
   17568:	2b00      	cmp	r3, #0
   1756a:	dc00      	bgt.n	1756e <_svfprintf_r+0x13e2>
   1756c:	e0d5      	b.n	1771a <_svfprintf_r+0x158e>
   1756e:	4652      	mov	r2, sl
   17570:	2a00      	cmp	r2, #0
   17572:	d000      	beq.n	17576 <_svfprintf_r+0x13ea>
   17574:	e092      	b.n	1769c <_svfprintf_r+0x1510>
   17576:	07e2      	lsls	r2, r4, #31
   17578:	d500      	bpl.n	1757c <_svfprintf_r+0x13f0>
   1757a:	e08f      	b.n	1769c <_svfprintf_r+0x1510>
   1757c:	9307      	str	r3, [sp, #28]
   1757e:	930e      	str	r3, [sp, #56]	; 0x38
   17580:	e60e      	b.n	171a0 <_svfprintf_r+0x1014>
   17582:	ab16      	add	r3, sp, #88	; 0x58
   17584:	7fdb      	ldrb	r3, [r3, #31]
   17586:	950f      	str	r5, [sp, #60]	; 0x3c
   17588:	4698      	mov	r8, r3
   1758a:	4653      	mov	r3, sl
   1758c:	9307      	str	r3, [sp, #28]
   1758e:	930e      	str	r3, [sp, #56]	; 0x38
   17590:	2300      	movs	r3, #0
   17592:	9408      	str	r4, [sp, #32]
   17594:	469a      	mov	sl, r3
   17596:	9313      	str	r3, [sp, #76]	; 0x4c
   17598:	f7fe ff10 	bl	163bc <_svfprintf_r+0x230>
   1759c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1759e:	4698      	mov	r8, r3
   175a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   175a2:	44a8      	add	r8, r5
   175a4:	2b47      	cmp	r3, #71	; 0x47
   175a6:	d000      	beq.n	175aa <_svfprintf_r+0x141e>
   175a8:	e5c4      	b.n	17134 <_svfprintf_r+0xfa8>
   175aa:	07e3      	lsls	r3, r4, #31
   175ac:	d500      	bpl.n	175b0 <_svfprintf_r+0x1424>
   175ae:	e68e      	b.n	172ce <_svfprintf_r+0x1142>
   175b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   175b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   175b4:	1a9b      	subs	r3, r3, r2
   175b6:	9314      	str	r3, [sp, #80]	; 0x50
   175b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   175ba:	2b47      	cmp	r3, #71	; 0x47
   175bc:	d100      	bne.n	175c0 <_svfprintf_r+0x1434>
   175be:	e6cb      	b.n	17358 <_svfprintf_r+0x11cc>
   175c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   175c2:	9313      	str	r3, [sp, #76]	; 0x4c
   175c4:	e6d2      	b.n	1736c <_svfprintf_r+0x11e0>
   175c6:	4244      	negs	r4, r0
   175c8:	3010      	adds	r0, #16
   175ca:	db00      	blt.n	175ce <_svfprintf_r+0x1442>
   175cc:	e0d0      	b.n	17770 <_svfprintf_r+0x15e4>
   175ce:	486e      	ldr	r0, [pc, #440]	; (17788 <_svfprintf_r+0x15fc>)
   175d0:	2610      	movs	r6, #16
   175d2:	0005      	movs	r5, r0
   175d4:	e003      	b.n	175de <_svfprintf_r+0x1452>
   175d6:	3208      	adds	r2, #8
   175d8:	3c10      	subs	r4, #16
   175da:	2c10      	cmp	r4, #16
   175dc:	dd38      	ble.n	17650 <_svfprintf_r+0x14c4>
   175de:	3110      	adds	r1, #16
   175e0:	3301      	adds	r3, #1
   175e2:	6015      	str	r5, [r2, #0]
   175e4:	6056      	str	r6, [r2, #4]
   175e6:	60b9      	str	r1, [r7, #8]
   175e8:	607b      	str	r3, [r7, #4]
   175ea:	2b07      	cmp	r3, #7
   175ec:	ddf3      	ble.n	175d6 <_svfprintf_r+0x144a>
   175ee:	003a      	movs	r2, r7
   175f0:	9906      	ldr	r1, [sp, #24]
   175f2:	9809      	ldr	r0, [sp, #36]	; 0x24
   175f4:	f003 ffcc 	bl	1b590 <__ssprint_r>
   175f8:	2800      	cmp	r0, #0
   175fa:	d001      	beq.n	17600 <_svfprintf_r+0x1474>
   175fc:	f7fe fe4d 	bl	1629a <_svfprintf_r+0x10e>
   17600:	68b9      	ldr	r1, [r7, #8]
   17602:	687b      	ldr	r3, [r7, #4]
   17604:	aa32      	add	r2, sp, #200	; 0xc8
   17606:	e7e7      	b.n	175d8 <_svfprintf_r+0x144c>
   17608:	003a      	movs	r2, r7
   1760a:	9906      	ldr	r1, [sp, #24]
   1760c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1760e:	f003 ffbf 	bl	1b590 <__ssprint_r>
   17612:	2800      	cmp	r0, #0
   17614:	d001      	beq.n	1761a <_svfprintf_r+0x148e>
   17616:	f7fe fe40 	bl	1629a <_svfprintf_r+0x10e>
   1761a:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1761c:	68b9      	ldr	r1, [r7, #8]
   1761e:	687b      	ldr	r3, [r7, #4]
   17620:	aa32      	add	r2, sp, #200	; 0xc8
   17622:	e600      	b.n	17226 <_svfprintf_r+0x109a>
   17624:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17626:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17628:	4694      	mov	ip, r2
   1762a:	4463      	add	r3, ip
   1762c:	001a      	movs	r2, r3
   1762e:	930e      	str	r3, [sp, #56]	; 0x38
   17630:	e78a      	b.n	17548 <_svfprintf_r+0x13bc>
   17632:	212e      	movs	r1, #46	; 0x2e
   17634:	2330      	movs	r3, #48	; 0x30
   17636:	aa16      	add	r2, sp, #88	; 0x58
   17638:	1852      	adds	r2, r2, r1
   1763a:	7013      	strb	r3, [r2, #0]
   1763c:	002b      	movs	r3, r5
   1763e:	aa16      	add	r2, sp, #88	; 0x58
   17640:	3101      	adds	r1, #1
   17642:	3330      	adds	r3, #48	; 0x30
   17644:	1852      	adds	r2, r2, r1
   17646:	7013      	strb	r3, [r2, #0]
   17648:	ab22      	add	r3, sp, #136	; 0x88
   1764a:	e6e2      	b.n	17412 <_svfprintf_r+0x1286>
   1764c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1764e:	e585      	b.n	1715c <_svfprintf_r+0xfd0>
   17650:	46a9      	mov	r9, r5
   17652:	4648      	mov	r0, r9
   17654:	1909      	adds	r1, r1, r4
   17656:	3301      	adds	r3, #1
   17658:	6010      	str	r0, [r2, #0]
   1765a:	6054      	str	r4, [r2, #4]
   1765c:	60b9      	str	r1, [r7, #8]
   1765e:	3208      	adds	r2, #8
   17660:	607b      	str	r3, [r7, #4]
   17662:	2b07      	cmp	r3, #7
   17664:	dc00      	bgt.n	17668 <_svfprintf_r+0x14dc>
   17666:	e5e1      	b.n	1722c <_svfprintf_r+0x10a0>
   17668:	003a      	movs	r2, r7
   1766a:	9906      	ldr	r1, [sp, #24]
   1766c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1766e:	f003 ff8f 	bl	1b590 <__ssprint_r>
   17672:	2800      	cmp	r0, #0
   17674:	d001      	beq.n	1767a <_svfprintf_r+0x14ee>
   17676:	f7fe fe10 	bl	1629a <_svfprintf_r+0x10e>
   1767a:	68b9      	ldr	r1, [r7, #8]
   1767c:	687b      	ldr	r3, [r7, #4]
   1767e:	aa32      	add	r2, sp, #200	; 0xc8
   17680:	e5d4      	b.n	1722c <_svfprintf_r+0x10a0>
   17682:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17684:	2b00      	cmp	r3, #0
   17686:	db38      	blt.n	176fa <_svfprintf_r+0x156e>
   17688:	ab16      	add	r3, sp, #88	; 0x58
   1768a:	7fdb      	ldrb	r3, [r3, #31]
   1768c:	4698      	mov	r8, r3
   1768e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17690:	2b47      	cmp	r3, #71	; 0x47
   17692:	dc2e      	bgt.n	176f2 <_svfprintf_r+0x1566>
   17694:	4b3d      	ldr	r3, [pc, #244]	; (1778c <_svfprintf_r+0x1600>)
   17696:	9311      	str	r3, [sp, #68]	; 0x44
   17698:	f7fe ff23 	bl	164e2 <_svfprintf_r+0x356>
   1769c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1769e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   176a0:	4694      	mov	ip, r2
   176a2:	4463      	add	r3, ip
   176a4:	4453      	add	r3, sl
   176a6:	001a      	movs	r2, r3
   176a8:	930e      	str	r3, [sp, #56]	; 0x38
   176aa:	43db      	mvns	r3, r3
   176ac:	17db      	asrs	r3, r3, #31
   176ae:	401a      	ands	r2, r3
   176b0:	9207      	str	r2, [sp, #28]
   176b2:	e575      	b.n	171a0 <_svfprintf_r+0x1014>
   176b4:	2301      	movs	r3, #1
   176b6:	4023      	ands	r3, r4
   176b8:	9313      	str	r3, [sp, #76]	; 0x4c
   176ba:	d000      	beq.n	176be <_svfprintf_r+0x1532>
   176bc:	e6b4      	b.n	17428 <_svfprintf_r+0x129c>
   176be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   176c0:	43d3      	mvns	r3, r2
   176c2:	17db      	asrs	r3, r3, #31
   176c4:	401a      	ands	r2, r3
   176c6:	9207      	str	r2, [sp, #28]
   176c8:	e56a      	b.n	171a0 <_svfprintf_r+0x1014>
   176ca:	4a2f      	ldr	r2, [pc, #188]	; (17788 <_svfprintf_r+0x15fc>)
   176cc:	687b      	ldr	r3, [r7, #4]
   176ce:	4691      	mov	r9, r2
   176d0:	e42d      	b.n	16f2e <_svfprintf_r+0xda2>
   176d2:	2301      	movs	r3, #1
   176d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   176d6:	391b      	subs	r1, #27
   176d8:	1a9d      	subs	r5, r3, r2
   176da:	aa16      	add	r2, sp, #88	; 0x58
   176dc:	332c      	adds	r3, #44	; 0x2c
   176de:	1852      	adds	r2, r2, r1
   176e0:	7013      	strb	r3, [r2, #0]
   176e2:	e656      	b.n	17392 <_svfprintf_r+0x1206>
   176e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   176e6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   176e8:	1a98      	subs	r0, r3, r2
   176ea:	1c43      	adds	r3, r0, #1
   176ec:	001a      	movs	r2, r3
   176ee:	930e      	str	r3, [sp, #56]	; 0x38
   176f0:	e72a      	b.n	17548 <_svfprintf_r+0x13bc>
   176f2:	4b27      	ldr	r3, [pc, #156]	; (17790 <_svfprintf_r+0x1604>)
   176f4:	9311      	str	r3, [sp, #68]	; 0x44
   176f6:	f7fe fef4 	bl	164e2 <_svfprintf_r+0x356>
   176fa:	232d      	movs	r3, #45	; 0x2d
   176fc:	aa16      	add	r2, sp, #88	; 0x58
   176fe:	77d3      	strb	r3, [r2, #31]
   17700:	4698      	mov	r8, r3
   17702:	e7c4      	b.n	1768e <_svfprintf_r+0x1502>
   17704:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17706:	1d1a      	adds	r2, r3, #4
   17708:	681b      	ldr	r3, [r3, #0]
   1770a:	469a      	mov	sl, r3
   1770c:	2b00      	cmp	r3, #0
   1770e:	db36      	blt.n	1777e <_svfprintf_r+0x15f2>
   17710:	784b      	ldrb	r3, [r1, #1]
   17712:	920f      	str	r2, [sp, #60]	; 0x3c
   17714:	4659      	mov	r1, fp
   17716:	f7fe fd9d 	bl	16254 <_svfprintf_r+0xc8>
   1771a:	4653      	mov	r3, sl
   1771c:	2b00      	cmp	r3, #0
   1771e:	d101      	bne.n	17724 <_svfprintf_r+0x1598>
   17720:	07e3      	lsls	r3, r4, #31
   17722:	d503      	bpl.n	1772c <_svfprintf_r+0x15a0>
   17724:	9b18      	ldr	r3, [sp, #96]	; 0x60
   17726:	1c58      	adds	r0, r3, #1
   17728:	0003      	movs	r3, r0
   1772a:	e7bb      	b.n	176a4 <_svfprintf_r+0x1518>
   1772c:	2301      	movs	r3, #1
   1772e:	e725      	b.n	1757c <_svfprintf_r+0x13f0>
   17730:	ab16      	add	r3, sp, #88	; 0x58
   17732:	77d8      	strb	r0, [r3, #31]
   17734:	f7fe ff6c 	bl	16610 <_svfprintf_r+0x484>
   17738:	ab16      	add	r3, sp, #88	; 0x58
   1773a:	77d8      	strb	r0, [r3, #31]
   1773c:	f7ff f814 	bl	16768 <_svfprintf_r+0x5dc>
   17740:	230c      	movs	r3, #12
   17742:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17744:	6013      	str	r3, [r2, #0]
   17746:	3b0d      	subs	r3, #13
   17748:	930a      	str	r3, [sp, #40]	; 0x28
   1774a:	f7fe fdac 	bl	162a6 <_svfprintf_r+0x11a>
   1774e:	aa16      	add	r2, sp, #88	; 0x58
   17750:	232e      	movs	r3, #46	; 0x2e
   17752:	4694      	mov	ip, r2
   17754:	4463      	add	r3, ip
   17756:	e65c      	b.n	17412 <_svfprintf_r+0x1286>
   17758:	ab16      	add	r3, sp, #88	; 0x58
   1775a:	77d8      	strb	r0, [r3, #31]
   1775c:	f7fe fe85 	bl	1646a <_svfprintf_r+0x2de>
   17760:	ab16      	add	r3, sp, #88	; 0x58
   17762:	77d8      	strb	r0, [r3, #31]
   17764:	f7fe fddd 	bl	16322 <_svfprintf_r+0x196>
   17768:	ab16      	add	r3, sp, #88	; 0x58
   1776a:	77d8      	strb	r0, [r3, #31]
   1776c:	f7ff f87d 	bl	1686a <_svfprintf_r+0x6de>
   17770:	4805      	ldr	r0, [pc, #20]	; (17788 <_svfprintf_r+0x15fc>)
   17772:	4681      	mov	r9, r0
   17774:	e76d      	b.n	17652 <_svfprintf_r+0x14c6>
   17776:	ab16      	add	r3, sp, #88	; 0x58
   17778:	77d8      	strb	r0, [r3, #31]
   1777a:	f7fe ff79 	bl	16670 <_svfprintf_r+0x4e4>
   1777e:	2301      	movs	r3, #1
   17780:	425b      	negs	r3, r3
   17782:	469a      	mov	sl, r3
   17784:	e7c4      	b.n	17710 <_svfprintf_r+0x1584>
   17786:	46c0      	nop			; (mov r8, r8)
   17788:	0001d0b4 	.word	0x0001d0b4
   1778c:	0001d068 	.word	0x0001d068
   17790:	0001d06c 	.word	0x0001d06c

00017794 <_vfprintf_r>:
   17794:	b5f0      	push	{r4, r5, r6, r7, lr}
   17796:	46de      	mov	lr, fp
   17798:	464e      	mov	r6, r9
   1779a:	4645      	mov	r5, r8
   1779c:	4657      	mov	r7, sl
   1779e:	b5e0      	push	{r5, r6, r7, lr}
   177a0:	b0c3      	sub	sp, #268	; 0x10c
   177a2:	4689      	mov	r9, r1
   177a4:	0014      	movs	r4, r2
   177a6:	001d      	movs	r5, r3
   177a8:	930f      	str	r3, [sp, #60]	; 0x3c
   177aa:	0006      	movs	r6, r0
   177ac:	9006      	str	r0, [sp, #24]
   177ae:	f003 f8cd 	bl	1a94c <_localeconv_r>
   177b2:	6803      	ldr	r3, [r0, #0]
   177b4:	0018      	movs	r0, r3
   177b6:	9318      	str	r3, [sp, #96]	; 0x60
   177b8:	f7fe fcb6 	bl	16128 <strlen>
   177bc:	9017      	str	r0, [sp, #92]	; 0x5c
   177be:	2e00      	cmp	r6, #0
   177c0:	d004      	beq.n	177cc <_vfprintf_r+0x38>
   177c2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   177c4:	9307      	str	r3, [sp, #28]
   177c6:	2b00      	cmp	r3, #0
   177c8:	d100      	bne.n	177cc <_vfprintf_r+0x38>
   177ca:	e0a7      	b.n	1791c <_vfprintf_r+0x188>
   177cc:	464b      	mov	r3, r9
   177ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   177d0:	07db      	lsls	r3, r3, #31
   177d2:	d478      	bmi.n	178c6 <_vfprintf_r+0x132>
   177d4:	464b      	mov	r3, r9
   177d6:	210c      	movs	r1, #12
   177d8:	5e59      	ldrsh	r1, [r3, r1]
   177da:	b28b      	uxth	r3, r1
   177dc:	059a      	lsls	r2, r3, #22
   177de:	d56e      	bpl.n	178be <_vfprintf_r+0x12a>
   177e0:	2280      	movs	r2, #128	; 0x80
   177e2:	0192      	lsls	r2, r2, #6
   177e4:	4213      	tst	r3, r2
   177e6:	d109      	bne.n	177fc <_vfprintf_r+0x68>
   177e8:	430a      	orrs	r2, r1
   177ea:	464b      	mov	r3, r9
   177ec:	4649      	mov	r1, r9
   177ee:	819a      	strh	r2, [r3, #12]
   177f0:	6e49      	ldr	r1, [r1, #100]	; 0x64
   177f2:	4bcc      	ldr	r3, [pc, #816]	; (17b24 <_vfprintf_r+0x390>)
   177f4:	400b      	ands	r3, r1
   177f6:	4649      	mov	r1, r9
   177f8:	664b      	str	r3, [r1, #100]	; 0x64
   177fa:	b293      	uxth	r3, r2
   177fc:	071a      	lsls	r2, r3, #28
   177fe:	d567      	bpl.n	178d0 <_vfprintf_r+0x13c>
   17800:	464a      	mov	r2, r9
   17802:	6912      	ldr	r2, [r2, #16]
   17804:	2a00      	cmp	r2, #0
   17806:	d063      	beq.n	178d0 <_vfprintf_r+0x13c>
   17808:	221a      	movs	r2, #26
   1780a:	401a      	ands	r2, r3
   1780c:	2a0a      	cmp	r2, #10
   1780e:	d100      	bne.n	17812 <_vfprintf_r+0x7e>
   17810:	e088      	b.n	17924 <_vfprintf_r+0x190>
   17812:	ab32      	add	r3, sp, #200	; 0xc8
   17814:	9325      	str	r3, [sp, #148]	; 0x94
   17816:	2300      	movs	r3, #0
   17818:	46cb      	mov	fp, r9
   1781a:	af25      	add	r7, sp, #148	; 0x94
   1781c:	60bb      	str	r3, [r7, #8]
   1781e:	607b      	str	r3, [r7, #4]
   17820:	9407      	str	r4, [sp, #28]
   17822:	9314      	str	r3, [sp, #80]	; 0x50
   17824:	9316      	str	r3, [sp, #88]	; 0x58
   17826:	9315      	str	r3, [sp, #84]	; 0x54
   17828:	ae32      	add	r6, sp, #200	; 0xc8
   1782a:	9319      	str	r3, [sp, #100]	; 0x64
   1782c:	931a      	str	r3, [sp, #104]	; 0x68
   1782e:	930a      	str	r3, [sp, #40]	; 0x28
   17830:	9c07      	ldr	r4, [sp, #28]
   17832:	7823      	ldrb	r3, [r4, #0]
   17834:	2b00      	cmp	r3, #0
   17836:	d101      	bne.n	1783c <_vfprintf_r+0xa8>
   17838:	f000 fd9e 	bl	18378 <_vfprintf_r+0xbe4>
   1783c:	2b25      	cmp	r3, #37	; 0x25
   1783e:	d103      	bne.n	17848 <_vfprintf_r+0xb4>
   17840:	f000 fd9a 	bl	18378 <_vfprintf_r+0xbe4>
   17844:	2b25      	cmp	r3, #37	; 0x25
   17846:	d003      	beq.n	17850 <_vfprintf_r+0xbc>
   17848:	3401      	adds	r4, #1
   1784a:	7823      	ldrb	r3, [r4, #0]
   1784c:	2b00      	cmp	r3, #0
   1784e:	d1f9      	bne.n	17844 <_vfprintf_r+0xb0>
   17850:	9b07      	ldr	r3, [sp, #28]
   17852:	1ae5      	subs	r5, r4, r3
   17854:	d010      	beq.n	17878 <_vfprintf_r+0xe4>
   17856:	9b07      	ldr	r3, [sp, #28]
   17858:	6075      	str	r5, [r6, #4]
   1785a:	6033      	str	r3, [r6, #0]
   1785c:	68bb      	ldr	r3, [r7, #8]
   1785e:	195b      	adds	r3, r3, r5
   17860:	60bb      	str	r3, [r7, #8]
   17862:	687b      	ldr	r3, [r7, #4]
   17864:	3301      	adds	r3, #1
   17866:	607b      	str	r3, [r7, #4]
   17868:	2b07      	cmp	r3, #7
   1786a:	dc4c      	bgt.n	17906 <_vfprintf_r+0x172>
   1786c:	3608      	adds	r6, #8
   1786e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17870:	469c      	mov	ip, r3
   17872:	44ac      	add	ip, r5
   17874:	4663      	mov	r3, ip
   17876:	930a      	str	r3, [sp, #40]	; 0x28
   17878:	7823      	ldrb	r3, [r4, #0]
   1787a:	2b00      	cmp	r3, #0
   1787c:	d101      	bne.n	17882 <_vfprintf_r+0xee>
   1787e:	f000 fc99 	bl	181b4 <_vfprintf_r+0xa20>
   17882:	1c63      	adds	r3, r4, #1
   17884:	9307      	str	r3, [sp, #28]
   17886:	2300      	movs	r3, #0
   17888:	aa16      	add	r2, sp, #88	; 0x58
   1788a:	77d3      	strb	r3, [r2, #31]
   1788c:	2201      	movs	r2, #1
   1788e:	4252      	negs	r2, r2
   17890:	4692      	mov	sl, r2
   17892:	2200      	movs	r2, #0
   17894:	920b      	str	r2, [sp, #44]	; 0x2c
   17896:	3220      	adds	r2, #32
   17898:	4691      	mov	r9, r2
   1789a:	3220      	adds	r2, #32
   1789c:	7863      	ldrb	r3, [r4, #1]
   1789e:	2100      	movs	r1, #0
   178a0:	2000      	movs	r0, #0
   178a2:	2400      	movs	r4, #0
   178a4:	4694      	mov	ip, r2
   178a6:	9a07      	ldr	r2, [sp, #28]
   178a8:	3201      	adds	r2, #1
   178aa:	9207      	str	r2, [sp, #28]
   178ac:	001a      	movs	r2, r3
   178ae:	3a20      	subs	r2, #32
   178b0:	2a58      	cmp	r2, #88	; 0x58
   178b2:	d900      	bls.n	178b6 <_vfprintf_r+0x122>
   178b4:	e2e7      	b.n	17e86 <_vfprintf_r+0x6f2>
   178b6:	4d9c      	ldr	r5, [pc, #624]	; (17b28 <_vfprintf_r+0x394>)
   178b8:	0092      	lsls	r2, r2, #2
   178ba:	58aa      	ldr	r2, [r5, r2]
   178bc:	4697      	mov	pc, r2
   178be:	464b      	mov	r3, r9
   178c0:	6d98      	ldr	r0, [r3, #88]	; 0x58
   178c2:	f003 f855 	bl	1a970 <__retarget_lock_acquire_recursive>
   178c6:	464b      	mov	r3, r9
   178c8:	210c      	movs	r1, #12
   178ca:	5e59      	ldrsh	r1, [r3, r1]
   178cc:	b28b      	uxth	r3, r1
   178ce:	e787      	b.n	177e0 <_vfprintf_r+0x4c>
   178d0:	4649      	mov	r1, r9
   178d2:	9806      	ldr	r0, [sp, #24]
   178d4:	f001 fb1c 	bl	18f10 <__swsetup_r>
   178d8:	464b      	mov	r3, r9
   178da:	2800      	cmp	r0, #0
   178dc:	d03a      	beq.n	17954 <_vfprintf_r+0x1c0>
   178de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   178e0:	07db      	lsls	r3, r3, #31
   178e2:	d405      	bmi.n	178f0 <_vfprintf_r+0x15c>
   178e4:	464b      	mov	r3, r9
   178e6:	899b      	ldrh	r3, [r3, #12]
   178e8:	059b      	lsls	r3, r3, #22
   178ea:	d401      	bmi.n	178f0 <_vfprintf_r+0x15c>
   178ec:	f000 ffcf 	bl	1888e <_vfprintf_r+0x10fa>
   178f0:	2301      	movs	r3, #1
   178f2:	425b      	negs	r3, r3
   178f4:	930a      	str	r3, [sp, #40]	; 0x28
   178f6:	980a      	ldr	r0, [sp, #40]	; 0x28
   178f8:	b043      	add	sp, #268	; 0x10c
   178fa:	bc3c      	pop	{r2, r3, r4, r5}
   178fc:	4690      	mov	r8, r2
   178fe:	4699      	mov	r9, r3
   17900:	46a2      	mov	sl, r4
   17902:	46ab      	mov	fp, r5
   17904:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17906:	003a      	movs	r2, r7
   17908:	4659      	mov	r1, fp
   1790a:	9806      	ldr	r0, [sp, #24]
   1790c:	f003 ff12 	bl	1b734 <__sprint_r>
   17910:	2800      	cmp	r0, #0
   17912:	d001      	beq.n	17918 <_vfprintf_r+0x184>
   17914:	f000 fcce 	bl	182b4 <_vfprintf_r+0xb20>
   17918:	ae32      	add	r6, sp, #200	; 0xc8
   1791a:	e7a8      	b.n	1786e <_vfprintf_r+0xda>
   1791c:	9806      	ldr	r0, [sp, #24]
   1791e:	f002 fce5 	bl	1a2ec <__sinit>
   17922:	e753      	b.n	177cc <_vfprintf_r+0x38>
   17924:	464a      	mov	r2, r9
   17926:	210e      	movs	r1, #14
   17928:	5e52      	ldrsh	r2, [r2, r1]
   1792a:	2a00      	cmp	r2, #0
   1792c:	da00      	bge.n	17930 <_vfprintf_r+0x19c>
   1792e:	e770      	b.n	17812 <_vfprintf_r+0x7e>
   17930:	464a      	mov	r2, r9
   17932:	6e52      	ldr	r2, [r2, #100]	; 0x64
   17934:	07d2      	lsls	r2, r2, #31
   17936:	d405      	bmi.n	17944 <_vfprintf_r+0x1b0>
   17938:	059b      	lsls	r3, r3, #22
   1793a:	d403      	bmi.n	17944 <_vfprintf_r+0x1b0>
   1793c:	464b      	mov	r3, r9
   1793e:	6d98      	ldr	r0, [r3, #88]	; 0x58
   17940:	f003 f818 	bl	1a974 <__retarget_lock_release_recursive>
   17944:	002b      	movs	r3, r5
   17946:	0022      	movs	r2, r4
   17948:	4649      	mov	r1, r9
   1794a:	9806      	ldr	r0, [sp, #24]
   1794c:	f001 fa8e 	bl	18e6c <__sbprintf>
   17950:	900a      	str	r0, [sp, #40]	; 0x28
   17952:	e7d0      	b.n	178f6 <_vfprintf_r+0x162>
   17954:	899b      	ldrh	r3, [r3, #12]
   17956:	e757      	b.n	17808 <_vfprintf_r+0x74>
   17958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1795a:	920f      	str	r2, [sp, #60]	; 0x3c
   1795c:	425b      	negs	r3, r3
   1795e:	930b      	str	r3, [sp, #44]	; 0x2c
   17960:	2304      	movs	r3, #4
   17962:	431c      	orrs	r4, r3
   17964:	9b07      	ldr	r3, [sp, #28]
   17966:	781b      	ldrb	r3, [r3, #0]
   17968:	e79d      	b.n	178a6 <_vfprintf_r+0x112>
   1796a:	9b07      	ldr	r3, [sp, #28]
   1796c:	2101      	movs	r1, #1
   1796e:	781b      	ldrb	r3, [r3, #0]
   17970:	202b      	movs	r0, #43	; 0x2b
   17972:	e798      	b.n	178a6 <_vfprintf_r+0x112>
   17974:	9b07      	ldr	r3, [sp, #28]
   17976:	1c5a      	adds	r2, r3, #1
   17978:	781b      	ldrb	r3, [r3, #0]
   1797a:	4690      	mov	r8, r2
   1797c:	2b2a      	cmp	r3, #42	; 0x2a
   1797e:	d101      	bne.n	17984 <_vfprintf_r+0x1f0>
   17980:	f001 fa38 	bl	18df4 <_vfprintf_r+0x1660>
   17984:	001a      	movs	r2, r3
   17986:	2500      	movs	r5, #0
   17988:	3a30      	subs	r2, #48	; 0x30
   1798a:	46aa      	mov	sl, r5
   1798c:	2a09      	cmp	r2, #9
   1798e:	d901      	bls.n	17994 <_vfprintf_r+0x200>
   17990:	f001 f96d 	bl	18c6e <_vfprintf_r+0x14da>
   17994:	0025      	movs	r5, r4
   17996:	4643      	mov	r3, r8
   17998:	4654      	mov	r4, sl
   1799a:	4688      	mov	r8, r1
   1799c:	4682      	mov	sl, r0
   1799e:	00a1      	lsls	r1, r4, #2
   179a0:	190c      	adds	r4, r1, r4
   179a2:	7818      	ldrb	r0, [r3, #0]
   179a4:	0064      	lsls	r4, r4, #1
   179a6:	18a4      	adds	r4, r4, r2
   179a8:	0002      	movs	r2, r0
   179aa:	1c59      	adds	r1, r3, #1
   179ac:	3a30      	subs	r2, #48	; 0x30
   179ae:	000b      	movs	r3, r1
   179b0:	2a09      	cmp	r2, #9
   179b2:	d9f4      	bls.n	1799e <_vfprintf_r+0x20a>
   179b4:	9107      	str	r1, [sp, #28]
   179b6:	0003      	movs	r3, r0
   179b8:	4641      	mov	r1, r8
   179ba:	4650      	mov	r0, sl
   179bc:	46a2      	mov	sl, r4
   179be:	002c      	movs	r4, r5
   179c0:	e774      	b.n	178ac <_vfprintf_r+0x118>
   179c2:	9312      	str	r3, [sp, #72]	; 0x48
   179c4:	2900      	cmp	r1, #0
   179c6:	d001      	beq.n	179cc <_vfprintf_r+0x238>
   179c8:	f001 fa2e 	bl	18e28 <_vfprintf_r+0x1694>
   179cc:	4b57      	ldr	r3, [pc, #348]	; (17b2c <_vfprintf_r+0x398>)
   179ce:	9319      	str	r3, [sp, #100]	; 0x64
   179d0:	06a3      	lsls	r3, r4, #26
   179d2:	d501      	bpl.n	179d8 <_vfprintf_r+0x244>
   179d4:	f000 fe9a 	bl	1870c <_vfprintf_r+0xf78>
   179d8:	06e3      	lsls	r3, r4, #27
   179da:	d501      	bpl.n	179e0 <_vfprintf_r+0x24c>
   179dc:	f000 fd9a 	bl	18514 <_vfprintf_r+0xd80>
   179e0:	0663      	lsls	r3, r4, #25
   179e2:	d401      	bmi.n	179e8 <_vfprintf_r+0x254>
   179e4:	f000 fd96 	bl	18514 <_vfprintf_r+0xd80>
   179e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   179ea:	881a      	ldrh	r2, [r3, #0]
   179ec:	920c      	str	r2, [sp, #48]	; 0x30
   179ee:	2200      	movs	r2, #0
   179f0:	3304      	adds	r3, #4
   179f2:	920d      	str	r2, [sp, #52]	; 0x34
   179f4:	930f      	str	r3, [sp, #60]	; 0x3c
   179f6:	07e3      	lsls	r3, r4, #31
   179f8:	d401      	bmi.n	179fe <_vfprintf_r+0x26a>
   179fa:	f000 fd76 	bl	184ea <_vfprintf_r+0xd56>
   179fe:	990c      	ldr	r1, [sp, #48]	; 0x30
   17a00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17a02:	000b      	movs	r3, r1
   17a04:	4313      	orrs	r3, r2
   17a06:	001a      	movs	r2, r3
   17a08:	2302      	movs	r3, #2
   17a0a:	2a00      	cmp	r2, #0
   17a0c:	d008      	beq.n	17a20 <_vfprintf_r+0x28c>
   17a0e:	2030      	movs	r0, #48	; 0x30
   17a10:	a91e      	add	r1, sp, #120	; 0x78
   17a12:	7008      	strb	r0, [r1, #0]
   17a14:	2548      	movs	r5, #72	; 0x48
   17a16:	4668      	mov	r0, sp
   17a18:	1940      	adds	r0, r0, r5
   17a1a:	7800      	ldrb	r0, [r0, #0]
   17a1c:	431c      	orrs	r4, r3
   17a1e:	7048      	strb	r0, [r1, #1]
   17a20:	2100      	movs	r1, #0
   17a22:	4688      	mov	r8, r1
   17a24:	a816      	add	r0, sp, #88	; 0x58
   17a26:	77c1      	strb	r1, [r0, #31]
   17a28:	4651      	mov	r1, sl
   17a2a:	3101      	adds	r1, #1
   17a2c:	d100      	bne.n	17a30 <_vfprintf_r+0x29c>
   17a2e:	e0e6      	b.n	17bfe <_vfprintf_r+0x46a>
   17a30:	2180      	movs	r1, #128	; 0x80
   17a32:	0020      	movs	r0, r4
   17a34:	4388      	bics	r0, r1
   17a36:	9009      	str	r0, [sp, #36]	; 0x24
   17a38:	2a00      	cmp	r2, #0
   17a3a:	d000      	beq.n	17a3e <_vfprintf_r+0x2aa>
   17a3c:	e0e3      	b.n	17c06 <_vfprintf_r+0x472>
   17a3e:	4652      	mov	r2, sl
   17a40:	2a00      	cmp	r2, #0
   17a42:	d001      	beq.n	17a48 <_vfprintf_r+0x2b4>
   17a44:	f000 fc38 	bl	182b8 <_vfprintf_r+0xb24>
   17a48:	2b00      	cmp	r3, #0
   17a4a:	d001      	beq.n	17a50 <_vfprintf_r+0x2bc>
   17a4c:	f000 fd0c 	bl	18468 <_vfprintf_r+0xcd4>
   17a50:	2001      	movs	r0, #1
   17a52:	ab32      	add	r3, sp, #200	; 0xc8
   17a54:	4020      	ands	r0, r4
   17a56:	900e      	str	r0, [sp, #56]	; 0x38
   17a58:	9311      	str	r3, [sp, #68]	; 0x44
   17a5a:	d008      	beq.n	17a6e <_vfprintf_r+0x2da>
   17a5c:	2327      	movs	r3, #39	; 0x27
   17a5e:	2130      	movs	r1, #48	; 0x30
   17a60:	aa28      	add	r2, sp, #160	; 0xa0
   17a62:	54d1      	strb	r1, [r2, r3]
   17a64:	aa16      	add	r2, sp, #88	; 0x58
   17a66:	4694      	mov	ip, r2
   17a68:	3348      	adds	r3, #72	; 0x48
   17a6a:	4463      	add	r3, ip
   17a6c:	9311      	str	r3, [sp, #68]	; 0x44
   17a6e:	4653      	mov	r3, sl
   17a70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17a72:	9308      	str	r3, [sp, #32]
   17a74:	4592      	cmp	sl, r2
   17a76:	da00      	bge.n	17a7a <_vfprintf_r+0x2e6>
   17a78:	9208      	str	r2, [sp, #32]
   17a7a:	2300      	movs	r3, #0
   17a7c:	9313      	str	r3, [sp, #76]	; 0x4c
   17a7e:	4643      	mov	r3, r8
   17a80:	2b00      	cmp	r3, #0
   17a82:	d002      	beq.n	17a8a <_vfprintf_r+0x2f6>
   17a84:	9b08      	ldr	r3, [sp, #32]
   17a86:	3301      	adds	r3, #1
   17a88:	9308      	str	r3, [sp, #32]
   17a8a:	2302      	movs	r3, #2
   17a8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17a8e:	401a      	ands	r2, r3
   17a90:	4691      	mov	r9, r2
   17a92:	d002      	beq.n	17a9a <_vfprintf_r+0x306>
   17a94:	9b08      	ldr	r3, [sp, #32]
   17a96:	3302      	adds	r3, #2
   17a98:	9308      	str	r3, [sp, #32]
   17a9a:	2384      	movs	r3, #132	; 0x84
   17a9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17a9e:	401a      	ands	r2, r3
   17aa0:	9210      	str	r2, [sp, #64]	; 0x40
   17aa2:	d000      	beq.n	17aa6 <_vfprintf_r+0x312>
   17aa4:	e207      	b.n	17eb6 <_vfprintf_r+0x722>
   17aa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17aa8:	9a08      	ldr	r2, [sp, #32]
   17aaa:	1a9c      	subs	r4, r3, r2
   17aac:	2c00      	cmp	r4, #0
   17aae:	dc00      	bgt.n	17ab2 <_vfprintf_r+0x31e>
   17ab0:	e201      	b.n	17eb6 <_vfprintf_r+0x722>
   17ab2:	491f      	ldr	r1, [pc, #124]	; (17b30 <_vfprintf_r+0x39c>)
   17ab4:	68ba      	ldr	r2, [r7, #8]
   17ab6:	687b      	ldr	r3, [r7, #4]
   17ab8:	4688      	mov	r8, r1
   17aba:	2c10      	cmp	r4, #16
   17abc:	dd21      	ble.n	17b02 <_vfprintf_r+0x36e>
   17abe:	0031      	movs	r1, r6
   17ac0:	2510      	movs	r5, #16
   17ac2:	465e      	mov	r6, fp
   17ac4:	e003      	b.n	17ace <_vfprintf_r+0x33a>
   17ac6:	3c10      	subs	r4, #16
   17ac8:	3108      	adds	r1, #8
   17aca:	2c10      	cmp	r4, #16
   17acc:	dd17      	ble.n	17afe <_vfprintf_r+0x36a>
   17ace:	4640      	mov	r0, r8
   17ad0:	3210      	adds	r2, #16
   17ad2:	3301      	adds	r3, #1
   17ad4:	6008      	str	r0, [r1, #0]
   17ad6:	604d      	str	r5, [r1, #4]
   17ad8:	60ba      	str	r2, [r7, #8]
   17ada:	607b      	str	r3, [r7, #4]
   17adc:	2b07      	cmp	r3, #7
   17ade:	ddf2      	ble.n	17ac6 <_vfprintf_r+0x332>
   17ae0:	003a      	movs	r2, r7
   17ae2:	0031      	movs	r1, r6
   17ae4:	9806      	ldr	r0, [sp, #24]
   17ae6:	f003 fe25 	bl	1b734 <__sprint_r>
   17aea:	2800      	cmp	r0, #0
   17aec:	d001      	beq.n	17af2 <_vfprintf_r+0x35e>
   17aee:	f000 fccf 	bl	18490 <_vfprintf_r+0xcfc>
   17af2:	3c10      	subs	r4, #16
   17af4:	68ba      	ldr	r2, [r7, #8]
   17af6:	687b      	ldr	r3, [r7, #4]
   17af8:	a932      	add	r1, sp, #200	; 0xc8
   17afa:	2c10      	cmp	r4, #16
   17afc:	dce7      	bgt.n	17ace <_vfprintf_r+0x33a>
   17afe:	46b3      	mov	fp, r6
   17b00:	000e      	movs	r6, r1
   17b02:	4641      	mov	r1, r8
   17b04:	6074      	str	r4, [r6, #4]
   17b06:	3301      	adds	r3, #1
   17b08:	18a4      	adds	r4, r4, r2
   17b0a:	6031      	str	r1, [r6, #0]
   17b0c:	60bc      	str	r4, [r7, #8]
   17b0e:	607b      	str	r3, [r7, #4]
   17b10:	2b07      	cmp	r3, #7
   17b12:	dd01      	ble.n	17b18 <_vfprintf_r+0x384>
   17b14:	f000 fcae 	bl	18474 <_vfprintf_r+0xce0>
   17b18:	ab16      	add	r3, sp, #88	; 0x58
   17b1a:	7fdb      	ldrb	r3, [r3, #31]
   17b1c:	3608      	adds	r6, #8
   17b1e:	4698      	mov	r8, r3
   17b20:	e1ca      	b.n	17eb8 <_vfprintf_r+0x724>
   17b22:	46c0      	nop			; (mov r8, r8)
   17b24:	ffffdfff 	.word	0xffffdfff
   17b28:	0001d0c4 	.word	0x0001d0c4
   17b2c:	0001d084 	.word	0x0001d084
   17b30:	0001d228 	.word	0x0001d228
   17b34:	2200      	movs	r2, #0
   17b36:	9d07      	ldr	r5, [sp, #28]
   17b38:	3b30      	subs	r3, #48	; 0x30
   17b3a:	46a8      	mov	r8, r5
   17b3c:	920b      	str	r2, [sp, #44]	; 0x2c
   17b3e:	001a      	movs	r2, r3
   17b40:	9408      	str	r4, [sp, #32]
   17b42:	002c      	movs	r4, r5
   17b44:	4655      	mov	r5, sl
   17b46:	4682      	mov	sl, r0
   17b48:	4640      	mov	r0, r8
   17b4a:	4688      	mov	r8, r1
   17b4c:	0011      	movs	r1, r2
   17b4e:	2200      	movs	r2, #0
   17b50:	0093      	lsls	r3, r2, #2
   17b52:	189a      	adds	r2, r3, r2
   17b54:	7803      	ldrb	r3, [r0, #0]
   17b56:	0052      	lsls	r2, r2, #1
   17b58:	188a      	adds	r2, r1, r2
   17b5a:	0019      	movs	r1, r3
   17b5c:	3401      	adds	r4, #1
   17b5e:	3930      	subs	r1, #48	; 0x30
   17b60:	0020      	movs	r0, r4
   17b62:	2909      	cmp	r1, #9
   17b64:	d9f4      	bls.n	17b50 <_vfprintf_r+0x3bc>
   17b66:	9407      	str	r4, [sp, #28]
   17b68:	4650      	mov	r0, sl
   17b6a:	9c08      	ldr	r4, [sp, #32]
   17b6c:	920b      	str	r2, [sp, #44]	; 0x2c
   17b6e:	4641      	mov	r1, r8
   17b70:	46aa      	mov	sl, r5
   17b72:	e69b      	b.n	178ac <_vfprintf_r+0x118>
   17b74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17b76:	9312      	str	r3, [sp, #72]	; 0x48
   17b78:	6813      	ldr	r3, [r2, #0]
   17b7a:	2120      	movs	r1, #32
   17b7c:	9308      	str	r3, [sp, #32]
   17b7e:	466b      	mov	r3, sp
   17b80:	185b      	adds	r3, r3, r1
   17b82:	781b      	ldrb	r3, [r3, #0]
   17b84:	ad28      	add	r5, sp, #160	; 0xa0
   17b86:	702b      	strb	r3, [r5, #0]
   17b88:	2300      	movs	r3, #0
   17b8a:	a916      	add	r1, sp, #88	; 0x58
   17b8c:	77cb      	strb	r3, [r1, #31]
   17b8e:	0013      	movs	r3, r2
   17b90:	3304      	adds	r3, #4
   17b92:	930f      	str	r3, [sp, #60]	; 0x3c
   17b94:	2300      	movs	r3, #0
   17b96:	9409      	str	r4, [sp, #36]	; 0x24
   17b98:	4698      	mov	r8, r3
   17b9a:	3301      	adds	r3, #1
   17b9c:	9308      	str	r3, [sp, #32]
   17b9e:	930e      	str	r3, [sp, #56]	; 0x38
   17ba0:	2300      	movs	r3, #0
   17ba2:	9511      	str	r5, [sp, #68]	; 0x44
   17ba4:	469a      	mov	sl, r3
   17ba6:	9313      	str	r3, [sp, #76]	; 0x4c
   17ba8:	e76f      	b.n	17a8a <_vfprintf_r+0x2f6>
   17baa:	9312      	str	r3, [sp, #72]	; 0x48
   17bac:	2900      	cmp	r1, #0
   17bae:	d001      	beq.n	17bb4 <_vfprintf_r+0x420>
   17bb0:	f001 f94d 	bl	18e4e <_vfprintf_r+0x16ba>
   17bb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17bb6:	06a3      	lsls	r3, r4, #26
   17bb8:	d501      	bpl.n	17bbe <_vfprintf_r+0x42a>
   17bba:	f000 fd5a 	bl	18672 <_vfprintf_r+0xede>
   17bbe:	06e3      	lsls	r3, r4, #27
   17bc0:	d501      	bpl.n	17bc6 <_vfprintf_r+0x432>
   17bc2:	f000 fcab 	bl	1851c <_vfprintf_r+0xd88>
   17bc6:	0663      	lsls	r3, r4, #25
   17bc8:	d401      	bmi.n	17bce <_vfprintf_r+0x43a>
   17bca:	f000 fca7 	bl	1851c <_vfprintf_r+0xd88>
   17bce:	2100      	movs	r1, #0
   17bd0:	5e53      	ldrsh	r3, [r2, r1]
   17bd2:	930c      	str	r3, [sp, #48]	; 0x30
   17bd4:	3204      	adds	r2, #4
   17bd6:	17db      	asrs	r3, r3, #31
   17bd8:	930d      	str	r3, [sp, #52]	; 0x34
   17bda:	920f      	str	r2, [sp, #60]	; 0x3c
   17bdc:	2b00      	cmp	r3, #0
   17bde:	da01      	bge.n	17be4 <_vfprintf_r+0x450>
   17be0:	f000 fdb2 	bl	18748 <_vfprintf_r+0xfb4>
   17be4:	990c      	ldr	r1, [sp, #48]	; 0x30
   17be6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17be8:	0008      	movs	r0, r1
   17bea:	4651      	mov	r1, sl
   17bec:	ab16      	add	r3, sp, #88	; 0x58
   17bee:	7fdb      	ldrb	r3, [r3, #31]
   17bf0:	4310      	orrs	r0, r2
   17bf2:	4698      	mov	r8, r3
   17bf4:	0002      	movs	r2, r0
   17bf6:	2301      	movs	r3, #1
   17bf8:	3101      	adds	r1, #1
   17bfa:	d000      	beq.n	17bfe <_vfprintf_r+0x46a>
   17bfc:	e718      	b.n	17a30 <_vfprintf_r+0x29c>
   17bfe:	2a00      	cmp	r2, #0
   17c00:	d100      	bne.n	17c04 <_vfprintf_r+0x470>
   17c02:	e35a      	b.n	182ba <_vfprintf_r+0xb26>
   17c04:	9409      	str	r4, [sp, #36]	; 0x24
   17c06:	2b01      	cmp	r3, #1
   17c08:	d101      	bne.n	17c0e <_vfprintf_r+0x47a>
   17c0a:	f000 fc06 	bl	1841a <_vfprintf_r+0xc86>
   17c0e:	2b02      	cmp	r3, #2
   17c10:	d000      	beq.n	17c14 <_vfprintf_r+0x480>
   17c12:	e380      	b.n	18316 <_vfprintf_r+0xb82>
   17c14:	9c19      	ldr	r4, [sp, #100]	; 0x64
   17c16:	200f      	movs	r0, #15
   17c18:	46a1      	mov	r9, r4
   17c1a:	46b4      	mov	ip, r6
   17c1c:	ab32      	add	r3, sp, #200	; 0xc8
   17c1e:	0019      	movs	r1, r3
   17c20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17c24:	0004      	movs	r4, r0
   17c26:	464d      	mov	r5, r9
   17c28:	4014      	ands	r4, r2
   17c2a:	5d2c      	ldrb	r4, [r5, r4]
   17c2c:	071e      	lsls	r6, r3, #28
   17c2e:	0915      	lsrs	r5, r2, #4
   17c30:	3901      	subs	r1, #1
   17c32:	432e      	orrs	r6, r5
   17c34:	700c      	strb	r4, [r1, #0]
   17c36:	091c      	lsrs	r4, r3, #4
   17c38:	0023      	movs	r3, r4
   17c3a:	0034      	movs	r4, r6
   17c3c:	0032      	movs	r2, r6
   17c3e:	431c      	orrs	r4, r3
   17c40:	d1f0      	bne.n	17c24 <_vfprintf_r+0x490>
   17c42:	920c      	str	r2, [sp, #48]	; 0x30
   17c44:	930d      	str	r3, [sp, #52]	; 0x34
   17c46:	ab32      	add	r3, sp, #200	; 0xc8
   17c48:	1a5b      	subs	r3, r3, r1
   17c4a:	9111      	str	r1, [sp, #68]	; 0x44
   17c4c:	4666      	mov	r6, ip
   17c4e:	930e      	str	r3, [sp, #56]	; 0x38
   17c50:	e70d      	b.n	17a6e <_vfprintf_r+0x2da>
   17c52:	4663      	mov	r3, ip
   17c54:	431c      	orrs	r4, r3
   17c56:	9b07      	ldr	r3, [sp, #28]
   17c58:	781b      	ldrb	r3, [r3, #0]
   17c5a:	e624      	b.n	178a6 <_vfprintf_r+0x112>
   17c5c:	9b07      	ldr	r3, [sp, #28]
   17c5e:	781b      	ldrb	r3, [r3, #0]
   17c60:	2b6c      	cmp	r3, #108	; 0x6c
   17c62:	d101      	bne.n	17c68 <_vfprintf_r+0x4d4>
   17c64:	f000 fe8c 	bl	18980 <_vfprintf_r+0x11ec>
   17c68:	2210      	movs	r2, #16
   17c6a:	4314      	orrs	r4, r2
   17c6c:	e61b      	b.n	178a6 <_vfprintf_r+0x112>
   17c6e:	2900      	cmp	r1, #0
   17c70:	d001      	beq.n	17c76 <_vfprintf_r+0x4e2>
   17c72:	f001 f8d5 	bl	18e20 <_vfprintf_r+0x168c>
   17c76:	06a3      	lsls	r3, r4, #26
   17c78:	d501      	bpl.n	17c7e <_vfprintf_r+0x4ea>
   17c7a:	f000 fe76 	bl	1896a <_vfprintf_r+0x11d6>
   17c7e:	06e3      	lsls	r3, r4, #27
   17c80:	d500      	bpl.n	17c84 <_vfprintf_r+0x4f0>
   17c82:	e110      	b.n	17ea6 <_vfprintf_r+0x712>
   17c84:	0663      	lsls	r3, r4, #25
   17c86:	d400      	bmi.n	17c8a <_vfprintf_r+0x4f6>
   17c88:	e10d      	b.n	17ea6 <_vfprintf_r+0x712>
   17c8a:	4669      	mov	r1, sp
   17c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17c8e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   17c90:	681a      	ldr	r2, [r3, #0]
   17c92:	3304      	adds	r3, #4
   17c94:	9208      	str	r2, [sp, #32]
   17c96:	8011      	strh	r1, [r2, #0]
   17c98:	930f      	str	r3, [sp, #60]	; 0x3c
   17c9a:	e5c9      	b.n	17830 <_vfprintf_r+0x9c>
   17c9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17c9e:	2230      	movs	r2, #48	; 0x30
   17ca0:	680b      	ldr	r3, [r1, #0]
   17ca2:	930c      	str	r3, [sp, #48]	; 0x30
   17ca4:	2300      	movs	r3, #0
   17ca6:	930d      	str	r3, [sp, #52]	; 0x34
   17ca8:	3302      	adds	r3, #2
   17caa:	431c      	orrs	r4, r3
   17cac:	ab1e      	add	r3, sp, #120	; 0x78
   17cae:	701a      	strb	r2, [r3, #0]
   17cb0:	3248      	adds	r2, #72	; 0x48
   17cb2:	705a      	strb	r2, [r3, #1]
   17cb4:	000b      	movs	r3, r1
   17cb6:	3304      	adds	r3, #4
   17cb8:	930f      	str	r3, [sp, #60]	; 0x3c
   17cba:	4bc1      	ldr	r3, [pc, #772]	; (17fc0 <_vfprintf_r+0x82c>)
   17cbc:	9212      	str	r2, [sp, #72]	; 0x48
   17cbe:	9319      	str	r3, [sp, #100]	; 0x64
   17cc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17cc2:	2302      	movs	r3, #2
   17cc4:	e6ac      	b.n	17a20 <_vfprintf_r+0x28c>
   17cc6:	464b      	mov	r3, r9
   17cc8:	431c      	orrs	r4, r3
   17cca:	9b07      	ldr	r3, [sp, #28]
   17ccc:	781b      	ldrb	r3, [r3, #0]
   17cce:	e5ea      	b.n	178a6 <_vfprintf_r+0x112>
   17cd0:	9312      	str	r3, [sp, #72]	; 0x48
   17cd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17cd4:	a916      	add	r1, sp, #88	; 0x58
   17cd6:	1d1d      	adds	r5, r3, #4
   17cd8:	681b      	ldr	r3, [r3, #0]
   17cda:	001a      	movs	r2, r3
   17cdc:	9311      	str	r3, [sp, #68]	; 0x44
   17cde:	2300      	movs	r3, #0
   17ce0:	77cb      	strb	r3, [r1, #31]
   17ce2:	2a00      	cmp	r2, #0
   17ce4:	d101      	bne.n	17cea <_vfprintf_r+0x556>
   17ce6:	f000 ff01 	bl	18aec <_vfprintf_r+0x1358>
   17cea:	4653      	mov	r3, sl
   17cec:	3301      	adds	r3, #1
   17cee:	d101      	bne.n	17cf4 <_vfprintf_r+0x560>
   17cf0:	f000 fe64 	bl	189bc <_vfprintf_r+0x1228>
   17cf4:	4652      	mov	r2, sl
   17cf6:	2100      	movs	r1, #0
   17cf8:	9811      	ldr	r0, [sp, #68]	; 0x44
   17cfa:	f002 feb5 	bl	1aa68 <memchr>
   17cfe:	2800      	cmp	r0, #0
   17d00:	d101      	bne.n	17d06 <_vfprintf_r+0x572>
   17d02:	f000 ff78 	bl	18bf6 <_vfprintf_r+0x1462>
   17d06:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17d08:	1ac3      	subs	r3, r0, r3
   17d0a:	001a      	movs	r2, r3
   17d0c:	930e      	str	r3, [sp, #56]	; 0x38
   17d0e:	43db      	mvns	r3, r3
   17d10:	17db      	asrs	r3, r3, #31
   17d12:	401a      	ands	r2, r3
   17d14:	ab16      	add	r3, sp, #88	; 0x58
   17d16:	7fdb      	ldrb	r3, [r3, #31]
   17d18:	9208      	str	r2, [sp, #32]
   17d1a:	4698      	mov	r8, r3
   17d1c:	2300      	movs	r3, #0
   17d1e:	950f      	str	r5, [sp, #60]	; 0x3c
   17d20:	9409      	str	r4, [sp, #36]	; 0x24
   17d22:	469a      	mov	sl, r3
   17d24:	9313      	str	r3, [sp, #76]	; 0x4c
   17d26:	e6aa      	b.n	17a7e <_vfprintf_r+0x2ea>
   17d28:	2308      	movs	r3, #8
   17d2a:	431c      	orrs	r4, r3
   17d2c:	9b07      	ldr	r3, [sp, #28]
   17d2e:	781b      	ldrb	r3, [r3, #0]
   17d30:	e5b9      	b.n	178a6 <_vfprintf_r+0x112>
   17d32:	9312      	str	r3, [sp, #72]	; 0x48
   17d34:	2310      	movs	r3, #16
   17d36:	431c      	orrs	r4, r3
   17d38:	06a3      	lsls	r3, r4, #26
   17d3a:	d501      	bpl.n	17d40 <_vfprintf_r+0x5ac>
   17d3c:	f000 fca7 	bl	1868e <_vfprintf_r+0xefa>
   17d40:	06e3      	lsls	r3, r4, #27
   17d42:	d500      	bpl.n	17d46 <_vfprintf_r+0x5b2>
   17d44:	e3ee      	b.n	18524 <_vfprintf_r+0xd90>
   17d46:	0663      	lsls	r3, r4, #25
   17d48:	d400      	bmi.n	17d4c <_vfprintf_r+0x5b8>
   17d4a:	e3eb      	b.n	18524 <_vfprintf_r+0xd90>
   17d4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d4e:	881a      	ldrh	r2, [r3, #0]
   17d50:	920c      	str	r2, [sp, #48]	; 0x30
   17d52:	2200      	movs	r2, #0
   17d54:	3304      	adds	r3, #4
   17d56:	920d      	str	r2, [sp, #52]	; 0x34
   17d58:	930f      	str	r3, [sp, #60]	; 0x3c
   17d5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17d5c:	2300      	movs	r3, #0
   17d5e:	e65f      	b.n	17a20 <_vfprintf_r+0x28c>
   17d60:	9312      	str	r3, [sp, #72]	; 0x48
   17d62:	2310      	movs	r3, #16
   17d64:	431c      	orrs	r4, r3
   17d66:	06a3      	lsls	r3, r4, #26
   17d68:	d501      	bpl.n	17d6e <_vfprintf_r+0x5da>
   17d6a:	f000 fcba 	bl	186e2 <_vfprintf_r+0xf4e>
   17d6e:	06e3      	lsls	r3, r4, #27
   17d70:	d500      	bpl.n	17d74 <_vfprintf_r+0x5e0>
   17d72:	e3da      	b.n	1852a <_vfprintf_r+0xd96>
   17d74:	0663      	lsls	r3, r4, #25
   17d76:	d400      	bmi.n	17d7a <_vfprintf_r+0x5e6>
   17d78:	e3d7      	b.n	1852a <_vfprintf_r+0xd96>
   17d7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d7c:	881a      	ldrh	r2, [r3, #0]
   17d7e:	920c      	str	r2, [sp, #48]	; 0x30
   17d80:	2200      	movs	r2, #0
   17d82:	3304      	adds	r3, #4
   17d84:	920d      	str	r2, [sp, #52]	; 0x34
   17d86:	930f      	str	r3, [sp, #60]	; 0x3c
   17d88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17d8a:	2301      	movs	r3, #1
   17d8c:	e648      	b.n	17a20 <_vfprintf_r+0x28c>
   17d8e:	9312      	str	r3, [sp, #72]	; 0x48
   17d90:	2900      	cmp	r1, #0
   17d92:	d001      	beq.n	17d98 <_vfprintf_r+0x604>
   17d94:	f001 f857 	bl	18e46 <_vfprintf_r+0x16b2>
   17d98:	4b8a      	ldr	r3, [pc, #552]	; (17fc4 <_vfprintf_r+0x830>)
   17d9a:	9319      	str	r3, [sp, #100]	; 0x64
   17d9c:	e618      	b.n	179d0 <_vfprintf_r+0x23c>
   17d9e:	2301      	movs	r3, #1
   17da0:	431c      	orrs	r4, r3
   17da2:	9b07      	ldr	r3, [sp, #28]
   17da4:	781b      	ldrb	r3, [r3, #0]
   17da6:	e57e      	b.n	178a6 <_vfprintf_r+0x112>
   17da8:	2380      	movs	r3, #128	; 0x80
   17daa:	431c      	orrs	r4, r3
   17dac:	9b07      	ldr	r3, [sp, #28]
   17dae:	781b      	ldrb	r3, [r3, #0]
   17db0:	e579      	b.n	178a6 <_vfprintf_r+0x112>
   17db2:	9b07      	ldr	r3, [sp, #28]
   17db4:	781b      	ldrb	r3, [r3, #0]
   17db6:	2800      	cmp	r0, #0
   17db8:	d000      	beq.n	17dbc <_vfprintf_r+0x628>
   17dba:	e574      	b.n	178a6 <_vfprintf_r+0x112>
   17dbc:	2101      	movs	r1, #1
   17dbe:	3020      	adds	r0, #32
   17dc0:	e571      	b.n	178a6 <_vfprintf_r+0x112>
   17dc2:	9312      	str	r3, [sp, #72]	; 0x48
   17dc4:	2900      	cmp	r1, #0
   17dc6:	d001      	beq.n	17dcc <_vfprintf_r+0x638>
   17dc8:	f001 f839 	bl	18e3e <_vfprintf_r+0x16aa>
   17dcc:	2207      	movs	r2, #7
   17dce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17dd0:	3307      	adds	r3, #7
   17dd2:	4393      	bics	r3, r2
   17dd4:	3201      	adds	r2, #1
   17dd6:	4694      	mov	ip, r2
   17dd8:	449c      	add	ip, r3
   17dda:	4662      	mov	r2, ip
   17ddc:	920f      	str	r2, [sp, #60]	; 0x3c
   17dde:	681a      	ldr	r2, [r3, #0]
   17de0:	9216      	str	r2, [sp, #88]	; 0x58
   17de2:	685b      	ldr	r3, [r3, #4]
   17de4:	2201      	movs	r2, #1
   17de6:	9315      	str	r3, [sp, #84]	; 0x54
   17de8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17dea:	9d16      	ldr	r5, [sp, #88]	; 0x58
   17dec:	005b      	lsls	r3, r3, #1
   17dee:	085b      	lsrs	r3, r3, #1
   17df0:	4698      	mov	r8, r3
   17df2:	4252      	negs	r2, r2
   17df4:	4b74      	ldr	r3, [pc, #464]	; (17fc8 <_vfprintf_r+0x834>)
   17df6:	0028      	movs	r0, r5
   17df8:	4641      	mov	r1, r8
   17dfa:	f003 ff27 	bl	1bc4c <__aeabi_dcmpun>
   17dfe:	2800      	cmp	r0, #0
   17e00:	d001      	beq.n	17e06 <_vfprintf_r+0x672>
   17e02:	f000 fcb4 	bl	1876e <_vfprintf_r+0xfda>
   17e06:	2201      	movs	r2, #1
   17e08:	4b6f      	ldr	r3, [pc, #444]	; (17fc8 <_vfprintf_r+0x834>)
   17e0a:	4252      	negs	r2, r2
   17e0c:	0028      	movs	r0, r5
   17e0e:	4641      	mov	r1, r8
   17e10:	f7fa fc9e 	bl	12750 <__aeabi_dcmple>
   17e14:	2800      	cmp	r0, #0
   17e16:	d001      	beq.n	17e1c <_vfprintf_r+0x688>
   17e18:	f000 fca9 	bl	1876e <_vfprintf_r+0xfda>
   17e1c:	2200      	movs	r2, #0
   17e1e:	2300      	movs	r3, #0
   17e20:	9816      	ldr	r0, [sp, #88]	; 0x58
   17e22:	9915      	ldr	r1, [sp, #84]	; 0x54
   17e24:	f7fa fc8a 	bl	1273c <__aeabi_dcmplt>
   17e28:	2800      	cmp	r0, #0
   17e2a:	d001      	beq.n	17e30 <_vfprintf_r+0x69c>
   17e2c:	f000 fd55 	bl	188da <_vfprintf_r+0x1146>
   17e30:	ab16      	add	r3, sp, #88	; 0x58
   17e32:	7fdb      	ldrb	r3, [r3, #31]
   17e34:	4698      	mov	r8, r3
   17e36:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17e38:	2b47      	cmp	r3, #71	; 0x47
   17e3a:	dd01      	ble.n	17e40 <_vfprintf_r+0x6ac>
   17e3c:	f000 fdb4 	bl	189a8 <_vfprintf_r+0x1214>
   17e40:	4b62      	ldr	r3, [pc, #392]	; (17fcc <_vfprintf_r+0x838>)
   17e42:	9311      	str	r3, [sp, #68]	; 0x44
   17e44:	2380      	movs	r3, #128	; 0x80
   17e46:	439c      	bics	r4, r3
   17e48:	3b7d      	subs	r3, #125	; 0x7d
   17e4a:	9308      	str	r3, [sp, #32]
   17e4c:	930e      	str	r3, [sp, #56]	; 0x38
   17e4e:	2300      	movs	r3, #0
   17e50:	9409      	str	r4, [sp, #36]	; 0x24
   17e52:	469a      	mov	sl, r3
   17e54:	9313      	str	r3, [sp, #76]	; 0x4c
   17e56:	e612      	b.n	17a7e <_vfprintf_r+0x2ea>
   17e58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17e5a:	1d1a      	adds	r2, r3, #4
   17e5c:	681b      	ldr	r3, [r3, #0]
   17e5e:	930b      	str	r3, [sp, #44]	; 0x2c
   17e60:	2b00      	cmp	r3, #0
   17e62:	da00      	bge.n	17e66 <_vfprintf_r+0x6d2>
   17e64:	e578      	b.n	17958 <_vfprintf_r+0x1c4>
   17e66:	9b07      	ldr	r3, [sp, #28]
   17e68:	920f      	str	r2, [sp, #60]	; 0x3c
   17e6a:	781b      	ldrb	r3, [r3, #0]
   17e6c:	e51b      	b.n	178a6 <_vfprintf_r+0x112>
   17e6e:	9312      	str	r3, [sp, #72]	; 0x48
   17e70:	2900      	cmp	r1, #0
   17e72:	d001      	beq.n	17e78 <_vfprintf_r+0x6e4>
   17e74:	f000 ffcc 	bl	18e10 <_vfprintf_r+0x167c>
   17e78:	2310      	movs	r3, #16
   17e7a:	431c      	orrs	r4, r3
   17e7c:	e69a      	b.n	17bb4 <_vfprintf_r+0x420>
   17e7e:	9312      	str	r3, [sp, #72]	; 0x48
   17e80:	e771      	b.n	17d66 <_vfprintf_r+0x5d2>
   17e82:	9312      	str	r3, [sp, #72]	; 0x48
   17e84:	e758      	b.n	17d38 <_vfprintf_r+0x5a4>
   17e86:	9312      	str	r3, [sp, #72]	; 0x48
   17e88:	2900      	cmp	r1, #0
   17e8a:	d001      	beq.n	17e90 <_vfprintf_r+0x6fc>
   17e8c:	f000 ffd3 	bl	18e36 <_vfprintf_r+0x16a2>
   17e90:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17e92:	2b00      	cmp	r3, #0
   17e94:	d100      	bne.n	17e98 <_vfprintf_r+0x704>
   17e96:	e18d      	b.n	181b4 <_vfprintf_r+0xa20>
   17e98:	ad28      	add	r5, sp, #160	; 0xa0
   17e9a:	702b      	strb	r3, [r5, #0]
   17e9c:	2300      	movs	r3, #0
   17e9e:	aa16      	add	r2, sp, #88	; 0x58
   17ea0:	77d3      	strb	r3, [r2, #31]
   17ea2:	9409      	str	r4, [sp, #36]	; 0x24
   17ea4:	e678      	b.n	17b98 <_vfprintf_r+0x404>
   17ea6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17ea8:	990a      	ldr	r1, [sp, #40]	; 0x28
   17eaa:	6813      	ldr	r3, [r2, #0]
   17eac:	6019      	str	r1, [r3, #0]
   17eae:	0013      	movs	r3, r2
   17eb0:	3304      	adds	r3, #4
   17eb2:	930f      	str	r3, [sp, #60]	; 0x3c
   17eb4:	e4bc      	b.n	17830 <_vfprintf_r+0x9c>
   17eb6:	68bc      	ldr	r4, [r7, #8]
   17eb8:	4643      	mov	r3, r8
   17eba:	2b00      	cmp	r3, #0
   17ebc:	d00f      	beq.n	17ede <_vfprintf_r+0x74a>
   17ebe:	aa16      	add	r2, sp, #88	; 0x58
   17ec0:	231f      	movs	r3, #31
   17ec2:	4694      	mov	ip, r2
   17ec4:	4463      	add	r3, ip
   17ec6:	6033      	str	r3, [r6, #0]
   17ec8:	2301      	movs	r3, #1
   17eca:	6073      	str	r3, [r6, #4]
   17ecc:	687b      	ldr	r3, [r7, #4]
   17ece:	3401      	adds	r4, #1
   17ed0:	3301      	adds	r3, #1
   17ed2:	60bc      	str	r4, [r7, #8]
   17ed4:	607b      	str	r3, [r7, #4]
   17ed6:	2b07      	cmp	r3, #7
   17ed8:	dd00      	ble.n	17edc <_vfprintf_r+0x748>
   17eda:	e203      	b.n	182e4 <_vfprintf_r+0xb50>
   17edc:	3608      	adds	r6, #8
   17ede:	464b      	mov	r3, r9
   17ee0:	2b00      	cmp	r3, #0
   17ee2:	d00c      	beq.n	17efe <_vfprintf_r+0x76a>
   17ee4:	ab1e      	add	r3, sp, #120	; 0x78
   17ee6:	6033      	str	r3, [r6, #0]
   17ee8:	2302      	movs	r3, #2
   17eea:	6073      	str	r3, [r6, #4]
   17eec:	687b      	ldr	r3, [r7, #4]
   17eee:	3402      	adds	r4, #2
   17ef0:	3301      	adds	r3, #1
   17ef2:	60bc      	str	r4, [r7, #8]
   17ef4:	607b      	str	r3, [r7, #4]
   17ef6:	2b07      	cmp	r3, #7
   17ef8:	dd00      	ble.n	17efc <_vfprintf_r+0x768>
   17efa:	e1fd      	b.n	182f8 <_vfprintf_r+0xb64>
   17efc:	3608      	adds	r6, #8
   17efe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17f00:	2b80      	cmp	r3, #128	; 0x80
   17f02:	d100      	bne.n	17f06 <_vfprintf_r+0x772>
   17f04:	e173      	b.n	181ee <_vfprintf_r+0xa5a>
   17f06:	4653      	mov	r3, sl
   17f08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17f0a:	1a9d      	subs	r5, r3, r2
   17f0c:	2d00      	cmp	r5, #0
   17f0e:	dd32      	ble.n	17f76 <_vfprintf_r+0x7e2>
   17f10:	4a2f      	ldr	r2, [pc, #188]	; (17fd0 <_vfprintf_r+0x83c>)
   17f12:	687b      	ldr	r3, [r7, #4]
   17f14:	4691      	mov	r9, r2
   17f16:	2d10      	cmp	r5, #16
   17f18:	dd22      	ble.n	17f60 <_vfprintf_r+0x7cc>
   17f1a:	2210      	movs	r2, #16
   17f1c:	4692      	mov	sl, r2
   17f1e:	0022      	movs	r2, r4
   17f20:	465c      	mov	r4, fp
   17f22:	e003      	b.n	17f2c <_vfprintf_r+0x798>
   17f24:	3d10      	subs	r5, #16
   17f26:	3608      	adds	r6, #8
   17f28:	2d10      	cmp	r5, #16
   17f2a:	dd17      	ble.n	17f5c <_vfprintf_r+0x7c8>
   17f2c:	4649      	mov	r1, r9
   17f2e:	6031      	str	r1, [r6, #0]
   17f30:	4651      	mov	r1, sl
   17f32:	3210      	adds	r2, #16
   17f34:	3301      	adds	r3, #1
   17f36:	6071      	str	r1, [r6, #4]
   17f38:	60ba      	str	r2, [r7, #8]
   17f3a:	607b      	str	r3, [r7, #4]
   17f3c:	2b07      	cmp	r3, #7
   17f3e:	ddf1      	ble.n	17f24 <_vfprintf_r+0x790>
   17f40:	003a      	movs	r2, r7
   17f42:	0021      	movs	r1, r4
   17f44:	9806      	ldr	r0, [sp, #24]
   17f46:	f003 fbf5 	bl	1b734 <__sprint_r>
   17f4a:	2800      	cmp	r0, #0
   17f4c:	d000      	beq.n	17f50 <_vfprintf_r+0x7bc>
   17f4e:	e18a      	b.n	18266 <_vfprintf_r+0xad2>
   17f50:	3d10      	subs	r5, #16
   17f52:	68ba      	ldr	r2, [r7, #8]
   17f54:	687b      	ldr	r3, [r7, #4]
   17f56:	ae32      	add	r6, sp, #200	; 0xc8
   17f58:	2d10      	cmp	r5, #16
   17f5a:	dce7      	bgt.n	17f2c <_vfprintf_r+0x798>
   17f5c:	46a3      	mov	fp, r4
   17f5e:	0014      	movs	r4, r2
   17f60:	464a      	mov	r2, r9
   17f62:	1964      	adds	r4, r4, r5
   17f64:	3301      	adds	r3, #1
   17f66:	6032      	str	r2, [r6, #0]
   17f68:	6075      	str	r5, [r6, #4]
   17f6a:	60bc      	str	r4, [r7, #8]
   17f6c:	607b      	str	r3, [r7, #4]
   17f6e:	2b07      	cmp	r3, #7
   17f70:	dd00      	ble.n	17f74 <_vfprintf_r+0x7e0>
   17f72:	e1ad      	b.n	182d0 <_vfprintf_r+0xb3c>
   17f74:	3608      	adds	r6, #8
   17f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17f78:	05db      	lsls	r3, r3, #23
   17f7a:	d500      	bpl.n	17f7e <_vfprintf_r+0x7ea>
   17f7c:	e0be      	b.n	180fc <_vfprintf_r+0x968>
   17f7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17f80:	6033      	str	r3, [r6, #0]
   17f82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17f84:	469c      	mov	ip, r3
   17f86:	6073      	str	r3, [r6, #4]
   17f88:	687b      	ldr	r3, [r7, #4]
   17f8a:	4464      	add	r4, ip
   17f8c:	3301      	adds	r3, #1
   17f8e:	60bc      	str	r4, [r7, #8]
   17f90:	607b      	str	r3, [r7, #4]
   17f92:	2b07      	cmp	r3, #7
   17f94:	dd00      	ble.n	17f98 <_vfprintf_r+0x804>
   17f96:	e0a6      	b.n	180e6 <_vfprintf_r+0x952>
   17f98:	3608      	adds	r6, #8
   17f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17f9c:	075b      	lsls	r3, r3, #29
   17f9e:	d54a      	bpl.n	18036 <_vfprintf_r+0x8a2>
   17fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17fa2:	9a08      	ldr	r2, [sp, #32]
   17fa4:	1a9d      	subs	r5, r3, r2
   17fa6:	2d00      	cmp	r5, #0
   17fa8:	dd45      	ble.n	18036 <_vfprintf_r+0x8a2>
   17faa:	4a0a      	ldr	r2, [pc, #40]	; (17fd4 <_vfprintf_r+0x840>)
   17fac:	687b      	ldr	r3, [r7, #4]
   17fae:	4690      	mov	r8, r2
   17fb0:	2d10      	cmp	r5, #16
   17fb2:	dd2f      	ble.n	18014 <_vfprintf_r+0x880>
   17fb4:	2210      	movs	r2, #16
   17fb6:	4691      	mov	r9, r2
   17fb8:	0022      	movs	r2, r4
   17fba:	465c      	mov	r4, fp
   17fbc:	e010      	b.n	17fe0 <_vfprintf_r+0x84c>
   17fbe:	46c0      	nop			; (mov r8, r8)
   17fc0:	0001d084 	.word	0x0001d084
   17fc4:	0001d070 	.word	0x0001d070
   17fc8:	7fefffff 	.word	0x7fefffff
   17fcc:	0001d060 	.word	0x0001d060
   17fd0:	0001d238 	.word	0x0001d238
   17fd4:	0001d228 	.word	0x0001d228
   17fd8:	3d10      	subs	r5, #16
   17fda:	3608      	adds	r6, #8
   17fdc:	2d10      	cmp	r5, #16
   17fde:	dd17      	ble.n	18010 <_vfprintf_r+0x87c>
   17fe0:	49d1      	ldr	r1, [pc, #836]	; (18328 <_vfprintf_r+0xb94>)
   17fe2:	3210      	adds	r2, #16
   17fe4:	6031      	str	r1, [r6, #0]
   17fe6:	4649      	mov	r1, r9
   17fe8:	3301      	adds	r3, #1
   17fea:	6071      	str	r1, [r6, #4]
   17fec:	60ba      	str	r2, [r7, #8]
   17fee:	607b      	str	r3, [r7, #4]
   17ff0:	2b07      	cmp	r3, #7
   17ff2:	ddf1      	ble.n	17fd8 <_vfprintf_r+0x844>
   17ff4:	003a      	movs	r2, r7
   17ff6:	0021      	movs	r1, r4
   17ff8:	9806      	ldr	r0, [sp, #24]
   17ffa:	f003 fb9b 	bl	1b734 <__sprint_r>
   17ffe:	2800      	cmp	r0, #0
   18000:	d000      	beq.n	18004 <_vfprintf_r+0x870>
   18002:	e130      	b.n	18266 <_vfprintf_r+0xad2>
   18004:	3d10      	subs	r5, #16
   18006:	68ba      	ldr	r2, [r7, #8]
   18008:	687b      	ldr	r3, [r7, #4]
   1800a:	ae32      	add	r6, sp, #200	; 0xc8
   1800c:	2d10      	cmp	r5, #16
   1800e:	dce7      	bgt.n	17fe0 <_vfprintf_r+0x84c>
   18010:	46a3      	mov	fp, r4
   18012:	0014      	movs	r4, r2
   18014:	4642      	mov	r2, r8
   18016:	1964      	adds	r4, r4, r5
   18018:	3301      	adds	r3, #1
   1801a:	c624      	stmia	r6!, {r2, r5}
   1801c:	60bc      	str	r4, [r7, #8]
   1801e:	607b      	str	r3, [r7, #4]
   18020:	2b07      	cmp	r3, #7
   18022:	dd08      	ble.n	18036 <_vfprintf_r+0x8a2>
   18024:	003a      	movs	r2, r7
   18026:	4659      	mov	r1, fp
   18028:	9806      	ldr	r0, [sp, #24]
   1802a:	f003 fb83 	bl	1b734 <__sprint_r>
   1802e:	2800      	cmp	r0, #0
   18030:	d000      	beq.n	18034 <_vfprintf_r+0x8a0>
   18032:	e13f      	b.n	182b4 <_vfprintf_r+0xb20>
   18034:	68bc      	ldr	r4, [r7, #8]
   18036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18038:	9908      	ldr	r1, [sp, #32]
   1803a:	428b      	cmp	r3, r1
   1803c:	da00      	bge.n	18040 <_vfprintf_r+0x8ac>
   1803e:	000b      	movs	r3, r1
   18040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18042:	4694      	mov	ip, r2
   18044:	449c      	add	ip, r3
   18046:	4663      	mov	r3, ip
   18048:	930a      	str	r3, [sp, #40]	; 0x28
   1804a:	2c00      	cmp	r4, #0
   1804c:	d000      	beq.n	18050 <_vfprintf_r+0x8bc>
   1804e:	e129      	b.n	182a4 <_vfprintf_r+0xb10>
   18050:	2300      	movs	r3, #0
   18052:	ae32      	add	r6, sp, #200	; 0xc8
   18054:	607b      	str	r3, [r7, #4]
   18056:	f7ff fbeb 	bl	17830 <_vfprintf_r+0x9c>
   1805a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1805c:	2b01      	cmp	r3, #1
   1805e:	dc00      	bgt.n	18062 <_vfprintf_r+0x8ce>
   18060:	e103      	b.n	1826a <_vfprintf_r+0xad6>
   18062:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18064:	3401      	adds	r4, #1
   18066:	6033      	str	r3, [r6, #0]
   18068:	2301      	movs	r3, #1
   1806a:	6073      	str	r3, [r6, #4]
   1806c:	687b      	ldr	r3, [r7, #4]
   1806e:	60bc      	str	r4, [r7, #8]
   18070:	3301      	adds	r3, #1
   18072:	607b      	str	r3, [r7, #4]
   18074:	2b07      	cmp	r3, #7
   18076:	dd00      	ble.n	1807a <_vfprintf_r+0x8e6>
   18078:	e2ef      	b.n	1865a <_vfprintf_r+0xec6>
   1807a:	3608      	adds	r6, #8
   1807c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1807e:	3301      	adds	r3, #1
   18080:	6032      	str	r2, [r6, #0]
   18082:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18084:	4698      	mov	r8, r3
   18086:	4694      	mov	ip, r2
   18088:	4464      	add	r4, ip
   1808a:	6072      	str	r2, [r6, #4]
   1808c:	60bc      	str	r4, [r7, #8]
   1808e:	607b      	str	r3, [r7, #4]
   18090:	2b07      	cmp	r3, #7
   18092:	dd00      	ble.n	18096 <_vfprintf_r+0x902>
   18094:	e318      	b.n	186c8 <_vfprintf_r+0xf34>
   18096:	3608      	adds	r6, #8
   18098:	2200      	movs	r2, #0
   1809a:	2300      	movs	r3, #0
   1809c:	9816      	ldr	r0, [sp, #88]	; 0x58
   1809e:	9915      	ldr	r1, [sp, #84]	; 0x54
   180a0:	f7fa fb46 	bl	12730 <__aeabi_dcmpeq>
   180a4:	2800      	cmp	r0, #0
   180a6:	d000      	beq.n	180aa <_vfprintf_r+0x916>
   180a8:	e1f4      	b.n	18494 <_vfprintf_r+0xd00>
   180aa:	9d11      	ldr	r5, [sp, #68]	; 0x44
   180ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
   180ae:	3501      	adds	r5, #1
   180b0:	3b01      	subs	r3, #1
   180b2:	6035      	str	r5, [r6, #0]
   180b4:	6073      	str	r3, [r6, #4]
   180b6:	18e4      	adds	r4, r4, r3
   180b8:	2301      	movs	r3, #1
   180ba:	469c      	mov	ip, r3
   180bc:	44e0      	add	r8, ip
   180be:	4643      	mov	r3, r8
   180c0:	60bc      	str	r4, [r7, #8]
   180c2:	607b      	str	r3, [r7, #4]
   180c4:	2b07      	cmp	r3, #7
   180c6:	dd00      	ble.n	180ca <_vfprintf_r+0x936>
   180c8:	e0e0      	b.n	1828c <_vfprintf_r+0xaf8>
   180ca:	3608      	adds	r6, #8
   180cc:	ab21      	add	r3, sp, #132	; 0x84
   180ce:	6033      	str	r3, [r6, #0]
   180d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   180d2:	469c      	mov	ip, r3
   180d4:	6073      	str	r3, [r6, #4]
   180d6:	4643      	mov	r3, r8
   180d8:	4464      	add	r4, ip
   180da:	3301      	adds	r3, #1
   180dc:	60bc      	str	r4, [r7, #8]
   180de:	607b      	str	r3, [r7, #4]
   180e0:	2b07      	cmp	r3, #7
   180e2:	dc00      	bgt.n	180e6 <_vfprintf_r+0x952>
   180e4:	e758      	b.n	17f98 <_vfprintf_r+0x804>
   180e6:	003a      	movs	r2, r7
   180e8:	4659      	mov	r1, fp
   180ea:	9806      	ldr	r0, [sp, #24]
   180ec:	f003 fb22 	bl	1b734 <__sprint_r>
   180f0:	2800      	cmp	r0, #0
   180f2:	d000      	beq.n	180f6 <_vfprintf_r+0x962>
   180f4:	e0de      	b.n	182b4 <_vfprintf_r+0xb20>
   180f6:	68bc      	ldr	r4, [r7, #8]
   180f8:	ae32      	add	r6, sp, #200	; 0xc8
   180fa:	e74e      	b.n	17f9a <_vfprintf_r+0x806>
   180fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   180fe:	2b65      	cmp	r3, #101	; 0x65
   18100:	ddab      	ble.n	1805a <_vfprintf_r+0x8c6>
   18102:	2200      	movs	r2, #0
   18104:	2300      	movs	r3, #0
   18106:	9816      	ldr	r0, [sp, #88]	; 0x58
   18108:	9915      	ldr	r1, [sp, #84]	; 0x54
   1810a:	f7fa fb11 	bl	12730 <__aeabi_dcmpeq>
   1810e:	2800      	cmp	r0, #0
   18110:	d100      	bne.n	18114 <_vfprintf_r+0x980>
   18112:	e134      	b.n	1837e <_vfprintf_r+0xbea>
   18114:	4b85      	ldr	r3, [pc, #532]	; (1832c <_vfprintf_r+0xb98>)
   18116:	3401      	adds	r4, #1
   18118:	6033      	str	r3, [r6, #0]
   1811a:	2301      	movs	r3, #1
   1811c:	6073      	str	r3, [r6, #4]
   1811e:	687b      	ldr	r3, [r7, #4]
   18120:	60bc      	str	r4, [r7, #8]
   18122:	3301      	adds	r3, #1
   18124:	607b      	str	r3, [r7, #4]
   18126:	2b07      	cmp	r3, #7
   18128:	dd00      	ble.n	1812c <_vfprintf_r+0x998>
   1812a:	e3dc      	b.n	188e6 <_vfprintf_r+0x1152>
   1812c:	3608      	adds	r6, #8
   1812e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18130:	9a14      	ldr	r2, [sp, #80]	; 0x50
   18132:	4293      	cmp	r3, r2
   18134:	db03      	blt.n	1813e <_vfprintf_r+0x9aa>
   18136:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18138:	07db      	lsls	r3, r3, #31
   1813a:	d400      	bmi.n	1813e <_vfprintf_r+0x9aa>
   1813c:	e3b7      	b.n	188ae <_vfprintf_r+0x111a>
   1813e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   18140:	68ba      	ldr	r2, [r7, #8]
   18142:	6033      	str	r3, [r6, #0]
   18144:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18146:	469c      	mov	ip, r3
   18148:	6073      	str	r3, [r6, #4]
   1814a:	687b      	ldr	r3, [r7, #4]
   1814c:	4462      	add	r2, ip
   1814e:	3301      	adds	r3, #1
   18150:	0014      	movs	r4, r2
   18152:	60ba      	str	r2, [r7, #8]
   18154:	607b      	str	r3, [r7, #4]
   18156:	2b07      	cmp	r3, #7
   18158:	dd01      	ble.n	1815e <_vfprintf_r+0x9ca>
   1815a:	f000 fc19 	bl	18990 <_vfprintf_r+0x11fc>
   1815e:	3608      	adds	r6, #8
   18160:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18162:	1e5d      	subs	r5, r3, #1
   18164:	2d00      	cmp	r5, #0
   18166:	dc00      	bgt.n	1816a <_vfprintf_r+0x9d6>
   18168:	e717      	b.n	17f9a <_vfprintf_r+0x806>
   1816a:	4a71      	ldr	r2, [pc, #452]	; (18330 <_vfprintf_r+0xb9c>)
   1816c:	687b      	ldr	r3, [r7, #4]
   1816e:	4691      	mov	r9, r2
   18170:	2d10      	cmp	r5, #16
   18172:	dc00      	bgt.n	18176 <_vfprintf_r+0x9e2>
   18174:	e1c3      	b.n	184fe <_vfprintf_r+0xd6a>
   18176:	2210      	movs	r2, #16
   18178:	4690      	mov	r8, r2
   1817a:	0022      	movs	r2, r4
   1817c:	464c      	mov	r4, r9
   1817e:	46d9      	mov	r9, fp
   18180:	e004      	b.n	1818c <_vfprintf_r+0x9f8>
   18182:	3608      	adds	r6, #8
   18184:	3d10      	subs	r5, #16
   18186:	2d10      	cmp	r5, #16
   18188:	dc00      	bgt.n	1818c <_vfprintf_r+0x9f8>
   1818a:	e37c      	b.n	18886 <_vfprintf_r+0x10f2>
   1818c:	4641      	mov	r1, r8
   1818e:	3210      	adds	r2, #16
   18190:	3301      	adds	r3, #1
   18192:	6034      	str	r4, [r6, #0]
   18194:	6071      	str	r1, [r6, #4]
   18196:	60ba      	str	r2, [r7, #8]
   18198:	607b      	str	r3, [r7, #4]
   1819a:	2b07      	cmp	r3, #7
   1819c:	ddf1      	ble.n	18182 <_vfprintf_r+0x9ee>
   1819e:	003a      	movs	r2, r7
   181a0:	4649      	mov	r1, r9
   181a2:	9806      	ldr	r0, [sp, #24]
   181a4:	f003 fac6 	bl	1b734 <__sprint_r>
   181a8:	2800      	cmp	r0, #0
   181aa:	d10b      	bne.n	181c4 <_vfprintf_r+0xa30>
   181ac:	68ba      	ldr	r2, [r7, #8]
   181ae:	687b      	ldr	r3, [r7, #4]
   181b0:	ae32      	add	r6, sp, #200	; 0xc8
   181b2:	e7e7      	b.n	18184 <_vfprintf_r+0x9f0>
   181b4:	68bb      	ldr	r3, [r7, #8]
   181b6:	46d9      	mov	r9, fp
   181b8:	2b00      	cmp	r3, #0
   181ba:	d001      	beq.n	181c0 <_vfprintf_r+0xa2c>
   181bc:	f000 fd4c 	bl	18c58 <_vfprintf_r+0x14c4>
   181c0:	2300      	movs	r3, #0
   181c2:	607b      	str	r3, [r7, #4]
   181c4:	464b      	mov	r3, r9
   181c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   181c8:	07db      	lsls	r3, r3, #31
   181ca:	d40d      	bmi.n	181e8 <_vfprintf_r+0xa54>
   181cc:	464b      	mov	r3, r9
   181ce:	899b      	ldrh	r3, [r3, #12]
   181d0:	059a      	lsls	r2, r3, #22
   181d2:	d505      	bpl.n	181e0 <_vfprintf_r+0xa4c>
   181d4:	065b      	lsls	r3, r3, #25
   181d6:	d401      	bmi.n	181dc <_vfprintf_r+0xa48>
   181d8:	f7ff fb8d 	bl	178f6 <_vfprintf_r+0x162>
   181dc:	f7ff fb88 	bl	178f0 <_vfprintf_r+0x15c>
   181e0:	464b      	mov	r3, r9
   181e2:	6d98      	ldr	r0, [r3, #88]	; 0x58
   181e4:	f002 fbc6 	bl	1a974 <__retarget_lock_release_recursive>
   181e8:	464b      	mov	r3, r9
   181ea:	899b      	ldrh	r3, [r3, #12]
   181ec:	e7f2      	b.n	181d4 <_vfprintf_r+0xa40>
   181ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   181f0:	9a08      	ldr	r2, [sp, #32]
   181f2:	1a9d      	subs	r5, r3, r2
   181f4:	2d00      	cmp	r5, #0
   181f6:	dc00      	bgt.n	181fa <_vfprintf_r+0xa66>
   181f8:	e685      	b.n	17f06 <_vfprintf_r+0x772>
   181fa:	4a4d      	ldr	r2, [pc, #308]	; (18330 <_vfprintf_r+0xb9c>)
   181fc:	687b      	ldr	r3, [r7, #4]
   181fe:	4691      	mov	r9, r2
   18200:	2d10      	cmp	r5, #16
   18202:	dd24      	ble.n	1824e <_vfprintf_r+0xaba>
   18204:	2210      	movs	r2, #16
   18206:	0021      	movs	r1, r4
   18208:	4690      	mov	r8, r2
   1820a:	465c      	mov	r4, fp
   1820c:	0032      	movs	r2, r6
   1820e:	464e      	mov	r6, r9
   18210:	e003      	b.n	1821a <_vfprintf_r+0xa86>
   18212:	3d10      	subs	r5, #16
   18214:	3208      	adds	r2, #8
   18216:	2d10      	cmp	r5, #16
   18218:	dd15      	ble.n	18246 <_vfprintf_r+0xab2>
   1821a:	4640      	mov	r0, r8
   1821c:	3110      	adds	r1, #16
   1821e:	3301      	adds	r3, #1
   18220:	6016      	str	r6, [r2, #0]
   18222:	6050      	str	r0, [r2, #4]
   18224:	60b9      	str	r1, [r7, #8]
   18226:	607b      	str	r3, [r7, #4]
   18228:	2b07      	cmp	r3, #7
   1822a:	ddf2      	ble.n	18212 <_vfprintf_r+0xa7e>
   1822c:	003a      	movs	r2, r7
   1822e:	0021      	movs	r1, r4
   18230:	9806      	ldr	r0, [sp, #24]
   18232:	f003 fa7f 	bl	1b734 <__sprint_r>
   18236:	2800      	cmp	r0, #0
   18238:	d115      	bne.n	18266 <_vfprintf_r+0xad2>
   1823a:	3d10      	subs	r5, #16
   1823c:	68b9      	ldr	r1, [r7, #8]
   1823e:	687b      	ldr	r3, [r7, #4]
   18240:	aa32      	add	r2, sp, #200	; 0xc8
   18242:	2d10      	cmp	r5, #16
   18244:	dce9      	bgt.n	1821a <_vfprintf_r+0xa86>
   18246:	46a3      	mov	fp, r4
   18248:	46b1      	mov	r9, r6
   1824a:	000c      	movs	r4, r1
   1824c:	0016      	movs	r6, r2
   1824e:	464a      	mov	r2, r9
   18250:	1964      	adds	r4, r4, r5
   18252:	3301      	adds	r3, #1
   18254:	6032      	str	r2, [r6, #0]
   18256:	6075      	str	r5, [r6, #4]
   18258:	60bc      	str	r4, [r7, #8]
   1825a:	607b      	str	r3, [r7, #4]
   1825c:	2b07      	cmp	r3, #7
   1825e:	dd00      	ble.n	18262 <_vfprintf_r+0xace>
   18260:	e263      	b.n	1872a <_vfprintf_r+0xf96>
   18262:	3608      	adds	r6, #8
   18264:	e64f      	b.n	17f06 <_vfprintf_r+0x772>
   18266:	46a1      	mov	r9, r4
   18268:	e7ac      	b.n	181c4 <_vfprintf_r+0xa30>
   1826a:	2301      	movs	r3, #1
   1826c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1826e:	4213      	tst	r3, r2
   18270:	d000      	beq.n	18274 <_vfprintf_r+0xae0>
   18272:	e6f6      	b.n	18062 <_vfprintf_r+0x8ce>
   18274:	6073      	str	r3, [r6, #4]
   18276:	687b      	ldr	r3, [r7, #4]
   18278:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1827a:	3301      	adds	r3, #1
   1827c:	3401      	adds	r4, #1
   1827e:	6032      	str	r2, [r6, #0]
   18280:	60bc      	str	r4, [r7, #8]
   18282:	4698      	mov	r8, r3
   18284:	607b      	str	r3, [r7, #4]
   18286:	2b07      	cmp	r3, #7
   18288:	dc00      	bgt.n	1828c <_vfprintf_r+0xaf8>
   1828a:	e71e      	b.n	180ca <_vfprintf_r+0x936>
   1828c:	003a      	movs	r2, r7
   1828e:	4659      	mov	r1, fp
   18290:	9806      	ldr	r0, [sp, #24]
   18292:	f003 fa4f 	bl	1b734 <__sprint_r>
   18296:	2800      	cmp	r0, #0
   18298:	d10c      	bne.n	182b4 <_vfprintf_r+0xb20>
   1829a:	687b      	ldr	r3, [r7, #4]
   1829c:	68bc      	ldr	r4, [r7, #8]
   1829e:	4698      	mov	r8, r3
   182a0:	ae32      	add	r6, sp, #200	; 0xc8
   182a2:	e713      	b.n	180cc <_vfprintf_r+0x938>
   182a4:	003a      	movs	r2, r7
   182a6:	4659      	mov	r1, fp
   182a8:	9806      	ldr	r0, [sp, #24]
   182aa:	f003 fa43 	bl	1b734 <__sprint_r>
   182ae:	2800      	cmp	r0, #0
   182b0:	d100      	bne.n	182b4 <_vfprintf_r+0xb20>
   182b2:	e6cd      	b.n	18050 <_vfprintf_r+0x8bc>
   182b4:	46d9      	mov	r9, fp
   182b6:	e785      	b.n	181c4 <_vfprintf_r+0xa30>
   182b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   182ba:	2b01      	cmp	r3, #1
   182bc:	d100      	bne.n	182c0 <_vfprintf_r+0xb2c>
   182be:	e148      	b.n	18552 <_vfprintf_r+0xdbe>
   182c0:	2b02      	cmp	r3, #2
   182c2:	d123      	bne.n	1830c <_vfprintf_r+0xb78>
   182c4:	9409      	str	r4, [sp, #36]	; 0x24
   182c6:	2300      	movs	r3, #0
   182c8:	2400      	movs	r4, #0
   182ca:	930c      	str	r3, [sp, #48]	; 0x30
   182cc:	940d      	str	r4, [sp, #52]	; 0x34
   182ce:	e4a1      	b.n	17c14 <_vfprintf_r+0x480>
   182d0:	003a      	movs	r2, r7
   182d2:	4659      	mov	r1, fp
   182d4:	9806      	ldr	r0, [sp, #24]
   182d6:	f003 fa2d 	bl	1b734 <__sprint_r>
   182da:	2800      	cmp	r0, #0
   182dc:	d1ea      	bne.n	182b4 <_vfprintf_r+0xb20>
   182de:	68bc      	ldr	r4, [r7, #8]
   182e0:	ae32      	add	r6, sp, #200	; 0xc8
   182e2:	e648      	b.n	17f76 <_vfprintf_r+0x7e2>
   182e4:	003a      	movs	r2, r7
   182e6:	4659      	mov	r1, fp
   182e8:	9806      	ldr	r0, [sp, #24]
   182ea:	f003 fa23 	bl	1b734 <__sprint_r>
   182ee:	2800      	cmp	r0, #0
   182f0:	d1e0      	bne.n	182b4 <_vfprintf_r+0xb20>
   182f2:	68bc      	ldr	r4, [r7, #8]
   182f4:	ae32      	add	r6, sp, #200	; 0xc8
   182f6:	e5f2      	b.n	17ede <_vfprintf_r+0x74a>
   182f8:	003a      	movs	r2, r7
   182fa:	4659      	mov	r1, fp
   182fc:	9806      	ldr	r0, [sp, #24]
   182fe:	f003 fa19 	bl	1b734 <__sprint_r>
   18302:	2800      	cmp	r0, #0
   18304:	d1d6      	bne.n	182b4 <_vfprintf_r+0xb20>
   18306:	68bc      	ldr	r4, [r7, #8]
   18308:	ae32      	add	r6, sp, #200	; 0xc8
   1830a:	e5f8      	b.n	17efe <_vfprintf_r+0x76a>
   1830c:	9409      	str	r4, [sp, #36]	; 0x24
   1830e:	2300      	movs	r3, #0
   18310:	2400      	movs	r4, #0
   18312:	930c      	str	r3, [sp, #48]	; 0x30
   18314:	940d      	str	r4, [sp, #52]	; 0x34
   18316:	980c      	ldr	r0, [sp, #48]	; 0x30
   18318:	990d      	ldr	r1, [sp, #52]	; 0x34
   1831a:	4653      	mov	r3, sl
   1831c:	aa32      	add	r2, sp, #200	; 0xc8
   1831e:	4691      	mov	r9, r2
   18320:	9308      	str	r3, [sp, #32]
   18322:	46b2      	mov	sl, r6
   18324:	e007      	b.n	18336 <_vfprintf_r+0xba2>
   18326:	46c0      	nop			; (mov r8, r8)
   18328:	0001d228 	.word	0x0001d228
   1832c:	0001d0a0 	.word	0x0001d0a0
   18330:	0001d238 	.word	0x0001d238
   18334:	46a1      	mov	r9, r4
   18336:	074a      	lsls	r2, r1, #29
   18338:	4694      	mov	ip, r2
   1833a:	464b      	mov	r3, r9
   1833c:	4665      	mov	r5, ip
   1833e:	1e5c      	subs	r4, r3, #1
   18340:	08c6      	lsrs	r6, r0, #3
   18342:	2307      	movs	r3, #7
   18344:	08ca      	lsrs	r2, r1, #3
   18346:	4335      	orrs	r5, r6
   18348:	0011      	movs	r1, r2
   1834a:	002a      	movs	r2, r5
   1834c:	4003      	ands	r3, r0
   1834e:	3330      	adds	r3, #48	; 0x30
   18350:	7023      	strb	r3, [r4, #0]
   18352:	0028      	movs	r0, r5
   18354:	430a      	orrs	r2, r1
   18356:	d1ed      	bne.n	18334 <_vfprintf_r+0xba0>
   18358:	900c      	str	r0, [sp, #48]	; 0x30
   1835a:	910d      	str	r1, [sp, #52]	; 0x34
   1835c:	9908      	ldr	r1, [sp, #32]
   1835e:	4656      	mov	r6, sl
   18360:	468a      	mov	sl, r1
   18362:	9909      	ldr	r1, [sp, #36]	; 0x24
   18364:	464a      	mov	r2, r9
   18366:	9411      	str	r4, [sp, #68]	; 0x44
   18368:	07c9      	lsls	r1, r1, #31
   1836a:	d500      	bpl.n	1836e <_vfprintf_r+0xbda>
   1836c:	e0e0      	b.n	18530 <_vfprintf_r+0xd9c>
   1836e:	ab32      	add	r3, sp, #200	; 0xc8
   18370:	1b1b      	subs	r3, r3, r4
   18372:	930e      	str	r3, [sp, #56]	; 0x38
   18374:	f7ff fb7b 	bl	17a6e <_vfprintf_r+0x2da>
   18378:	9c07      	ldr	r4, [sp, #28]
   1837a:	f7ff fa7d 	bl	17878 <_vfprintf_r+0xe4>
   1837e:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18380:	2800      	cmp	r0, #0
   18382:	dc00      	bgt.n	18386 <_vfprintf_r+0xbf2>
   18384:	e2b9      	b.n	188fa <_vfprintf_r+0x1166>
   18386:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18388:	9914      	ldr	r1, [sp, #80]	; 0x50
   1838a:	0013      	movs	r3, r2
   1838c:	4690      	mov	r8, r2
   1838e:	428b      	cmp	r3, r1
   18390:	dd00      	ble.n	18394 <_vfprintf_r+0xc00>
   18392:	4688      	mov	r8, r1
   18394:	4643      	mov	r3, r8
   18396:	2b00      	cmp	r3, #0
   18398:	dd0c      	ble.n	183b4 <_vfprintf_r+0xc20>
   1839a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1839c:	4444      	add	r4, r8
   1839e:	6033      	str	r3, [r6, #0]
   183a0:	4643      	mov	r3, r8
   183a2:	6073      	str	r3, [r6, #4]
   183a4:	687b      	ldr	r3, [r7, #4]
   183a6:	60bc      	str	r4, [r7, #8]
   183a8:	3301      	adds	r3, #1
   183aa:	607b      	str	r3, [r7, #4]
   183ac:	2b07      	cmp	r3, #7
   183ae:	dd00      	ble.n	183b2 <_vfprintf_r+0xc1e>
   183b0:	e389      	b.n	18ac6 <_vfprintf_r+0x1332>
   183b2:	3608      	adds	r6, #8
   183b4:	4643      	mov	r3, r8
   183b6:	43db      	mvns	r3, r3
   183b8:	4642      	mov	r2, r8
   183ba:	17db      	asrs	r3, r3, #31
   183bc:	4013      	ands	r3, r2
   183be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   183c0:	1ad3      	subs	r3, r2, r3
   183c2:	4698      	mov	r8, r3
   183c4:	2b00      	cmp	r3, #0
   183c6:	dc00      	bgt.n	183ca <_vfprintf_r+0xc36>
   183c8:	e0eb      	b.n	185a2 <_vfprintf_r+0xe0e>
   183ca:	2b10      	cmp	r3, #16
   183cc:	dc01      	bgt.n	183d2 <_vfprintf_r+0xc3e>
   183ce:	f000 fcd9 	bl	18d84 <_vfprintf_r+0x15f0>
   183d2:	4adc      	ldr	r2, [pc, #880]	; (18744 <_vfprintf_r+0xfb0>)
   183d4:	687b      	ldr	r3, [r7, #4]
   183d6:	4691      	mov	r9, r2
   183d8:	2210      	movs	r2, #16
   183da:	464d      	mov	r5, r9
   183dc:	4692      	mov	sl, r2
   183de:	0022      	movs	r2, r4
   183e0:	4644      	mov	r4, r8
   183e2:	46d8      	mov	r8, fp
   183e4:	e004      	b.n	183f0 <_vfprintf_r+0xc5c>
   183e6:	3608      	adds	r6, #8
   183e8:	3c10      	subs	r4, #16
   183ea:	2c10      	cmp	r4, #16
   183ec:	dc00      	bgt.n	183f0 <_vfprintf_r+0xc5c>
   183ee:	e0bf      	b.n	18570 <_vfprintf_r+0xddc>
   183f0:	4651      	mov	r1, sl
   183f2:	3210      	adds	r2, #16
   183f4:	3301      	adds	r3, #1
   183f6:	6035      	str	r5, [r6, #0]
   183f8:	6071      	str	r1, [r6, #4]
   183fa:	60ba      	str	r2, [r7, #8]
   183fc:	607b      	str	r3, [r7, #4]
   183fe:	2b07      	cmp	r3, #7
   18400:	ddf1      	ble.n	183e6 <_vfprintf_r+0xc52>
   18402:	003a      	movs	r2, r7
   18404:	4641      	mov	r1, r8
   18406:	9806      	ldr	r0, [sp, #24]
   18408:	f003 f994 	bl	1b734 <__sprint_r>
   1840c:	2800      	cmp	r0, #0
   1840e:	d000      	beq.n	18412 <_vfprintf_r+0xc7e>
   18410:	e3b6      	b.n	18b80 <_vfprintf_r+0x13ec>
   18412:	68ba      	ldr	r2, [r7, #8]
   18414:	687b      	ldr	r3, [r7, #4]
   18416:	ae32      	add	r6, sp, #200	; 0xc8
   18418:	e7e6      	b.n	183e8 <_vfprintf_r+0xc54>
   1841a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1841c:	2b00      	cmp	r3, #0
   1841e:	d100      	bne.n	18422 <_vfprintf_r+0xc8e>
   18420:	e092      	b.n	18548 <_vfprintf_r+0xdb4>
   18422:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   18424:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   18426:	ab32      	add	r3, sp, #200	; 0xc8
   18428:	46b1      	mov	r9, r6
   1842a:	001e      	movs	r6, r3
   1842c:	0020      	movs	r0, r4
   1842e:	0029      	movs	r1, r5
   18430:	220a      	movs	r2, #10
   18432:	2300      	movs	r3, #0
   18434:	f7fa f9e4 	bl	12800 <__aeabi_uldivmod>
   18438:	3e01      	subs	r6, #1
   1843a:	3230      	adds	r2, #48	; 0x30
   1843c:	7032      	strb	r2, [r6, #0]
   1843e:	2300      	movs	r3, #0
   18440:	0020      	movs	r0, r4
   18442:	0029      	movs	r1, r5
   18444:	220a      	movs	r2, #10
   18446:	f7fa f9db 	bl	12800 <__aeabi_uldivmod>
   1844a:	0003      	movs	r3, r0
   1844c:	0004      	movs	r4, r0
   1844e:	000d      	movs	r5, r1
   18450:	430b      	orrs	r3, r1
   18452:	d1eb      	bne.n	1842c <_vfprintf_r+0xc98>
   18454:	0032      	movs	r2, r6
   18456:	ab32      	add	r3, sp, #200	; 0xc8
   18458:	1a9b      	subs	r3, r3, r2
   1845a:	9611      	str	r6, [sp, #68]	; 0x44
   1845c:	940c      	str	r4, [sp, #48]	; 0x30
   1845e:	950d      	str	r5, [sp, #52]	; 0x34
   18460:	464e      	mov	r6, r9
   18462:	930e      	str	r3, [sp, #56]	; 0x38
   18464:	f7ff fb03 	bl	17a6e <_vfprintf_r+0x2da>
   18468:	2300      	movs	r3, #0
   1846a:	930e      	str	r3, [sp, #56]	; 0x38
   1846c:	ab32      	add	r3, sp, #200	; 0xc8
   1846e:	9311      	str	r3, [sp, #68]	; 0x44
   18470:	f7ff fafd 	bl	17a6e <_vfprintf_r+0x2da>
   18474:	003a      	movs	r2, r7
   18476:	4659      	mov	r1, fp
   18478:	9806      	ldr	r0, [sp, #24]
   1847a:	f003 f95b 	bl	1b734 <__sprint_r>
   1847e:	2800      	cmp	r0, #0
   18480:	d000      	beq.n	18484 <_vfprintf_r+0xcf0>
   18482:	e717      	b.n	182b4 <_vfprintf_r+0xb20>
   18484:	ab16      	add	r3, sp, #88	; 0x58
   18486:	7fdb      	ldrb	r3, [r3, #31]
   18488:	68bc      	ldr	r4, [r7, #8]
   1848a:	4698      	mov	r8, r3
   1848c:	ae32      	add	r6, sp, #200	; 0xc8
   1848e:	e513      	b.n	17eb8 <_vfprintf_r+0x724>
   18490:	46b1      	mov	r9, r6
   18492:	e697      	b.n	181c4 <_vfprintf_r+0xa30>
   18494:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18496:	1e5d      	subs	r5, r3, #1
   18498:	2d00      	cmp	r5, #0
   1849a:	dc00      	bgt.n	1849e <_vfprintf_r+0xd0a>
   1849c:	e616      	b.n	180cc <_vfprintf_r+0x938>
   1849e:	4ba9      	ldr	r3, [pc, #676]	; (18744 <_vfprintf_r+0xfb0>)
   184a0:	4699      	mov	r9, r3
   184a2:	2d10      	cmp	r5, #16
   184a4:	dc00      	bgt.n	184a8 <_vfprintf_r+0xd14>
   184a6:	e10a      	b.n	186be <_vfprintf_r+0xf2a>
   184a8:	2310      	movs	r3, #16
   184aa:	0022      	movs	r2, r4
   184ac:	469a      	mov	sl, r3
   184ae:	465c      	mov	r4, fp
   184b0:	4643      	mov	r3, r8
   184b2:	e004      	b.n	184be <_vfprintf_r+0xd2a>
   184b4:	3608      	adds	r6, #8
   184b6:	3d10      	subs	r5, #16
   184b8:	2d10      	cmp	r5, #16
   184ba:	dc00      	bgt.n	184be <_vfprintf_r+0xd2a>
   184bc:	e0fc      	b.n	186b8 <_vfprintf_r+0xf24>
   184be:	4649      	mov	r1, r9
   184c0:	6031      	str	r1, [r6, #0]
   184c2:	4651      	mov	r1, sl
   184c4:	3210      	adds	r2, #16
   184c6:	3301      	adds	r3, #1
   184c8:	6071      	str	r1, [r6, #4]
   184ca:	60ba      	str	r2, [r7, #8]
   184cc:	607b      	str	r3, [r7, #4]
   184ce:	2b07      	cmp	r3, #7
   184d0:	ddf0      	ble.n	184b4 <_vfprintf_r+0xd20>
   184d2:	003a      	movs	r2, r7
   184d4:	0021      	movs	r1, r4
   184d6:	9806      	ldr	r0, [sp, #24]
   184d8:	f003 f92c 	bl	1b734 <__sprint_r>
   184dc:	2800      	cmp	r0, #0
   184de:	d000      	beq.n	184e2 <_vfprintf_r+0xd4e>
   184e0:	e6c1      	b.n	18266 <_vfprintf_r+0xad2>
   184e2:	68ba      	ldr	r2, [r7, #8]
   184e4:	687b      	ldr	r3, [r7, #4]
   184e6:	ae32      	add	r6, sp, #200	; 0xc8
   184e8:	e7e5      	b.n	184b6 <_vfprintf_r+0xd22>
   184ea:	990c      	ldr	r1, [sp, #48]	; 0x30
   184ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   184ee:	0008      	movs	r0, r1
   184f0:	4310      	orrs	r0, r2
   184f2:	2302      	movs	r3, #2
   184f4:	0002      	movs	r2, r0
   184f6:	f7ff fa93 	bl	17a20 <_vfprintf_r+0x28c>
   184fa:	46a3      	mov	fp, r4
   184fc:	0014      	movs	r4, r2
   184fe:	464a      	mov	r2, r9
   18500:	1964      	adds	r4, r4, r5
   18502:	3301      	adds	r3, #1
   18504:	6032      	str	r2, [r6, #0]
   18506:	6075      	str	r5, [r6, #4]
   18508:	60bc      	str	r4, [r7, #8]
   1850a:	607b      	str	r3, [r7, #4]
   1850c:	2b07      	cmp	r3, #7
   1850e:	dc00      	bgt.n	18512 <_vfprintf_r+0xd7e>
   18510:	e542      	b.n	17f98 <_vfprintf_r+0x804>
   18512:	e5e8      	b.n	180e6 <_vfprintf_r+0x952>
   18514:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18516:	681a      	ldr	r2, [r3, #0]
   18518:	f7ff fa68 	bl	179ec <_vfprintf_r+0x258>
   1851c:	6813      	ldr	r3, [r2, #0]
   1851e:	9308      	str	r3, [sp, #32]
   18520:	f7ff fb57 	bl	17bd2 <_vfprintf_r+0x43e>
   18524:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18526:	681a      	ldr	r2, [r3, #0]
   18528:	e412      	b.n	17d50 <_vfprintf_r+0x5bc>
   1852a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1852c:	681a      	ldr	r2, [r3, #0]
   1852e:	e426      	b.n	17d7e <_vfprintf_r+0x5ea>
   18530:	2b30      	cmp	r3, #48	; 0x30
   18532:	d100      	bne.n	18536 <_vfprintf_r+0xda2>
   18534:	e23c      	b.n	189b0 <_vfprintf_r+0x121c>
   18536:	2330      	movs	r3, #48	; 0x30
   18538:	3a02      	subs	r2, #2
   1853a:	7013      	strb	r3, [r2, #0]
   1853c:	ab32      	add	r3, sp, #200	; 0xc8
   1853e:	1a9b      	subs	r3, r3, r2
   18540:	930e      	str	r3, [sp, #56]	; 0x38
   18542:	9211      	str	r2, [sp, #68]	; 0x44
   18544:	f7ff fa93 	bl	17a6e <_vfprintf_r+0x2da>
   18548:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1854a:	2b09      	cmp	r3, #9
   1854c:	d900      	bls.n	18550 <_vfprintf_r+0xdbc>
   1854e:	e768      	b.n	18422 <_vfprintf_r+0xc8e>
   18550:	9c09      	ldr	r4, [sp, #36]	; 0x24
   18552:	2227      	movs	r2, #39	; 0x27
   18554:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18556:	a928      	add	r1, sp, #160	; 0xa0
   18558:	3330      	adds	r3, #48	; 0x30
   1855a:	548b      	strb	r3, [r1, r2]
   1855c:	2301      	movs	r3, #1
   1855e:	aa16      	add	r2, sp, #88	; 0x58
   18560:	4694      	mov	ip, r2
   18562:	930e      	str	r3, [sp, #56]	; 0x38
   18564:	336e      	adds	r3, #110	; 0x6e
   18566:	4463      	add	r3, ip
   18568:	9409      	str	r4, [sp, #36]	; 0x24
   1856a:	9311      	str	r3, [sp, #68]	; 0x44
   1856c:	f7ff fa7f 	bl	17a6e <_vfprintf_r+0x2da>
   18570:	46c3      	mov	fp, r8
   18572:	46a9      	mov	r9, r5
   18574:	46a0      	mov	r8, r4
   18576:	0014      	movs	r4, r2
   18578:	464a      	mov	r2, r9
   1857a:	6032      	str	r2, [r6, #0]
   1857c:	4642      	mov	r2, r8
   1857e:	4444      	add	r4, r8
   18580:	3301      	adds	r3, #1
   18582:	6072      	str	r2, [r6, #4]
   18584:	60bc      	str	r4, [r7, #8]
   18586:	607b      	str	r3, [r7, #4]
   18588:	2b07      	cmp	r3, #7
   1858a:	dc00      	bgt.n	1858e <_vfprintf_r+0xdfa>
   1858c:	e18d      	b.n	188aa <_vfprintf_r+0x1116>
   1858e:	003a      	movs	r2, r7
   18590:	4659      	mov	r1, fp
   18592:	9806      	ldr	r0, [sp, #24]
   18594:	f003 f8ce 	bl	1b734 <__sprint_r>
   18598:	2800      	cmp	r0, #0
   1859a:	d000      	beq.n	1859e <_vfprintf_r+0xe0a>
   1859c:	e68a      	b.n	182b4 <_vfprintf_r+0xb20>
   1859e:	68bc      	ldr	r4, [r7, #8]
   185a0:	ae32      	add	r6, sp, #200	; 0xc8
   185a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   185a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   185a6:	4293      	cmp	r3, r2
   185a8:	db00      	blt.n	185ac <_vfprintf_r+0xe18>
   185aa:	e179      	b.n	188a0 <_vfprintf_r+0x110c>
   185ac:	9a18      	ldr	r2, [sp, #96]	; 0x60
   185ae:	6032      	str	r2, [r6, #0]
   185b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   185b2:	4694      	mov	ip, r2
   185b4:	6072      	str	r2, [r6, #4]
   185b6:	687a      	ldr	r2, [r7, #4]
   185b8:	4464      	add	r4, ip
   185ba:	3201      	adds	r2, #1
   185bc:	60bc      	str	r4, [r7, #8]
   185be:	607a      	str	r2, [r7, #4]
   185c0:	2a07      	cmp	r2, #7
   185c2:	dd00      	ble.n	185c6 <_vfprintf_r+0xe32>
   185c4:	e176      	b.n	188b4 <_vfprintf_r+0x1120>
   185c6:	3608      	adds	r6, #8
   185c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
   185ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
   185cc:	1ad3      	subs	r3, r2, r3
   185ce:	1a52      	subs	r2, r2, r1
   185d0:	4690      	mov	r8, r2
   185d2:	429a      	cmp	r2, r3
   185d4:	dd00      	ble.n	185d8 <_vfprintf_r+0xe44>
   185d6:	4698      	mov	r8, r3
   185d8:	4642      	mov	r2, r8
   185da:	2a00      	cmp	r2, #0
   185dc:	dd0f      	ble.n	185fe <_vfprintf_r+0xe6a>
   185de:	9913      	ldr	r1, [sp, #76]	; 0x4c
   185e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   185e2:	468c      	mov	ip, r1
   185e4:	4462      	add	r2, ip
   185e6:	6032      	str	r2, [r6, #0]
   185e8:	4642      	mov	r2, r8
   185ea:	6072      	str	r2, [r6, #4]
   185ec:	687a      	ldr	r2, [r7, #4]
   185ee:	4444      	add	r4, r8
   185f0:	3201      	adds	r2, #1
   185f2:	60bc      	str	r4, [r7, #8]
   185f4:	607a      	str	r2, [r7, #4]
   185f6:	2a07      	cmp	r2, #7
   185f8:	dd00      	ble.n	185fc <_vfprintf_r+0xe68>
   185fa:	e289      	b.n	18b10 <_vfprintf_r+0x137c>
   185fc:	3608      	adds	r6, #8
   185fe:	4642      	mov	r2, r8
   18600:	43d5      	mvns	r5, r2
   18602:	17ed      	asrs	r5, r5, #31
   18604:	4015      	ands	r5, r2
   18606:	1b5d      	subs	r5, r3, r5
   18608:	2d00      	cmp	r5, #0
   1860a:	dc00      	bgt.n	1860e <_vfprintf_r+0xe7a>
   1860c:	e4c5      	b.n	17f9a <_vfprintf_r+0x806>
   1860e:	4a4d      	ldr	r2, [pc, #308]	; (18744 <_vfprintf_r+0xfb0>)
   18610:	687b      	ldr	r3, [r7, #4]
   18612:	4691      	mov	r9, r2
   18614:	2d10      	cmp	r5, #16
   18616:	dc00      	bgt.n	1861a <_vfprintf_r+0xe86>
   18618:	e771      	b.n	184fe <_vfprintf_r+0xd6a>
   1861a:	2210      	movs	r2, #16
   1861c:	4690      	mov	r8, r2
   1861e:	0022      	movs	r2, r4
   18620:	465c      	mov	r4, fp
   18622:	e004      	b.n	1862e <_vfprintf_r+0xe9a>
   18624:	3608      	adds	r6, #8
   18626:	3d10      	subs	r5, #16
   18628:	2d10      	cmp	r5, #16
   1862a:	dc00      	bgt.n	1862e <_vfprintf_r+0xe9a>
   1862c:	e765      	b.n	184fa <_vfprintf_r+0xd66>
   1862e:	4649      	mov	r1, r9
   18630:	6031      	str	r1, [r6, #0]
   18632:	4641      	mov	r1, r8
   18634:	3210      	adds	r2, #16
   18636:	3301      	adds	r3, #1
   18638:	6071      	str	r1, [r6, #4]
   1863a:	60ba      	str	r2, [r7, #8]
   1863c:	607b      	str	r3, [r7, #4]
   1863e:	2b07      	cmp	r3, #7
   18640:	ddf0      	ble.n	18624 <_vfprintf_r+0xe90>
   18642:	003a      	movs	r2, r7
   18644:	0021      	movs	r1, r4
   18646:	9806      	ldr	r0, [sp, #24]
   18648:	f003 f874 	bl	1b734 <__sprint_r>
   1864c:	2800      	cmp	r0, #0
   1864e:	d000      	beq.n	18652 <_vfprintf_r+0xebe>
   18650:	e609      	b.n	18266 <_vfprintf_r+0xad2>
   18652:	68ba      	ldr	r2, [r7, #8]
   18654:	687b      	ldr	r3, [r7, #4]
   18656:	ae32      	add	r6, sp, #200	; 0xc8
   18658:	e7e5      	b.n	18626 <_vfprintf_r+0xe92>
   1865a:	003a      	movs	r2, r7
   1865c:	4659      	mov	r1, fp
   1865e:	9806      	ldr	r0, [sp, #24]
   18660:	f003 f868 	bl	1b734 <__sprint_r>
   18664:	2800      	cmp	r0, #0
   18666:	d000      	beq.n	1866a <_vfprintf_r+0xed6>
   18668:	e624      	b.n	182b4 <_vfprintf_r+0xb20>
   1866a:	68bc      	ldr	r4, [r7, #8]
   1866c:	687b      	ldr	r3, [r7, #4]
   1866e:	ae32      	add	r6, sp, #200	; 0xc8
   18670:	e504      	b.n	1807c <_vfprintf_r+0x8e8>
   18672:	2307      	movs	r3, #7
   18674:	3207      	adds	r2, #7
   18676:	439a      	bics	r2, r3
   18678:	3301      	adds	r3, #1
   1867a:	469c      	mov	ip, r3
   1867c:	4494      	add	ip, r2
   1867e:	4663      	mov	r3, ip
   18680:	930f      	str	r3, [sp, #60]	; 0x3c
   18682:	6853      	ldr	r3, [r2, #4]
   18684:	6812      	ldr	r2, [r2, #0]
   18686:	930d      	str	r3, [sp, #52]	; 0x34
   18688:	920c      	str	r2, [sp, #48]	; 0x30
   1868a:	f7ff faa7 	bl	17bdc <_vfprintf_r+0x448>
   1868e:	2207      	movs	r2, #7
   18690:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18692:	3307      	adds	r3, #7
   18694:	4393      	bics	r3, r2
   18696:	3201      	adds	r2, #1
   18698:	4694      	mov	ip, r2
   1869a:	449c      	add	ip, r3
   1869c:	4662      	mov	r2, ip
   1869e:	920f      	str	r2, [sp, #60]	; 0x3c
   186a0:	681a      	ldr	r2, [r3, #0]
   186a2:	685b      	ldr	r3, [r3, #4]
   186a4:	0011      	movs	r1, r2
   186a6:	001a      	movs	r2, r3
   186a8:	0008      	movs	r0, r1
   186aa:	4310      	orrs	r0, r2
   186ac:	910c      	str	r1, [sp, #48]	; 0x30
   186ae:	920d      	str	r2, [sp, #52]	; 0x34
   186b0:	2300      	movs	r3, #0
   186b2:	0002      	movs	r2, r0
   186b4:	f7ff f9b4 	bl	17a20 <_vfprintf_r+0x28c>
   186b8:	46a3      	mov	fp, r4
   186ba:	4698      	mov	r8, r3
   186bc:	0014      	movs	r4, r2
   186be:	464b      	mov	r3, r9
   186c0:	6075      	str	r5, [r6, #4]
   186c2:	6033      	str	r3, [r6, #0]
   186c4:	1964      	adds	r4, r4, r5
   186c6:	e4f7      	b.n	180b8 <_vfprintf_r+0x924>
   186c8:	003a      	movs	r2, r7
   186ca:	4659      	mov	r1, fp
   186cc:	9806      	ldr	r0, [sp, #24]
   186ce:	f003 f831 	bl	1b734 <__sprint_r>
   186d2:	2800      	cmp	r0, #0
   186d4:	d000      	beq.n	186d8 <_vfprintf_r+0xf44>
   186d6:	e5ed      	b.n	182b4 <_vfprintf_r+0xb20>
   186d8:	687b      	ldr	r3, [r7, #4]
   186da:	68bc      	ldr	r4, [r7, #8]
   186dc:	4698      	mov	r8, r3
   186de:	ae32      	add	r6, sp, #200	; 0xc8
   186e0:	e4da      	b.n	18098 <_vfprintf_r+0x904>
   186e2:	2207      	movs	r2, #7
   186e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   186e6:	3307      	adds	r3, #7
   186e8:	4393      	bics	r3, r2
   186ea:	3201      	adds	r2, #1
   186ec:	4694      	mov	ip, r2
   186ee:	449c      	add	ip, r3
   186f0:	4662      	mov	r2, ip
   186f2:	920f      	str	r2, [sp, #60]	; 0x3c
   186f4:	681a      	ldr	r2, [r3, #0]
   186f6:	685b      	ldr	r3, [r3, #4]
   186f8:	0011      	movs	r1, r2
   186fa:	001a      	movs	r2, r3
   186fc:	0008      	movs	r0, r1
   186fe:	4310      	orrs	r0, r2
   18700:	910c      	str	r1, [sp, #48]	; 0x30
   18702:	920d      	str	r2, [sp, #52]	; 0x34
   18704:	2301      	movs	r3, #1
   18706:	0002      	movs	r2, r0
   18708:	f7ff f98a 	bl	17a20 <_vfprintf_r+0x28c>
   1870c:	2207      	movs	r2, #7
   1870e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18710:	3307      	adds	r3, #7
   18712:	4393      	bics	r3, r2
   18714:	3201      	adds	r2, #1
   18716:	4694      	mov	ip, r2
   18718:	449c      	add	ip, r3
   1871a:	4662      	mov	r2, ip
   1871c:	920f      	str	r2, [sp, #60]	; 0x3c
   1871e:	681a      	ldr	r2, [r3, #0]
   18720:	685b      	ldr	r3, [r3, #4]
   18722:	920c      	str	r2, [sp, #48]	; 0x30
   18724:	930d      	str	r3, [sp, #52]	; 0x34
   18726:	f7ff f966 	bl	179f6 <_vfprintf_r+0x262>
   1872a:	003a      	movs	r2, r7
   1872c:	4659      	mov	r1, fp
   1872e:	9806      	ldr	r0, [sp, #24]
   18730:	f003 f800 	bl	1b734 <__sprint_r>
   18734:	2800      	cmp	r0, #0
   18736:	d000      	beq.n	1873a <_vfprintf_r+0xfa6>
   18738:	e5bc      	b.n	182b4 <_vfprintf_r+0xb20>
   1873a:	68bc      	ldr	r4, [r7, #8]
   1873c:	ae32      	add	r6, sp, #200	; 0xc8
   1873e:	f7ff fbe2 	bl	17f06 <_vfprintf_r+0x772>
   18742:	46c0      	nop			; (mov r8, r8)
   18744:	0001d238 	.word	0x0001d238
   18748:	980c      	ldr	r0, [sp, #48]	; 0x30
   1874a:	990d      	ldr	r1, [sp, #52]	; 0x34
   1874c:	2300      	movs	r3, #0
   1874e:	4242      	negs	r2, r0
   18750:	418b      	sbcs	r3, r1
   18752:	0011      	movs	r1, r2
   18754:	001a      	movs	r2, r3
   18756:	232d      	movs	r3, #45	; 0x2d
   18758:	a816      	add	r0, sp, #88	; 0x58
   1875a:	77c3      	strb	r3, [r0, #31]
   1875c:	0008      	movs	r0, r1
   1875e:	4310      	orrs	r0, r2
   18760:	910c      	str	r1, [sp, #48]	; 0x30
   18762:	920d      	str	r2, [sp, #52]	; 0x34
   18764:	4698      	mov	r8, r3
   18766:	0002      	movs	r2, r0
   18768:	3b2c      	subs	r3, #44	; 0x2c
   1876a:	f7ff f95d 	bl	17a28 <_vfprintf_r+0x294>
   1876e:	9916      	ldr	r1, [sp, #88]	; 0x58
   18770:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18772:	000a      	movs	r2, r1
   18774:	0008      	movs	r0, r1
   18776:	002b      	movs	r3, r5
   18778:	0029      	movs	r1, r5
   1877a:	f003 fa67 	bl	1bc4c <__aeabi_dcmpun>
   1877e:	2800      	cmp	r0, #0
   18780:	d000      	beq.n	18784 <_vfprintf_r+0xff0>
   18782:	e2c6      	b.n	18d12 <_vfprintf_r+0x157e>
   18784:	4653      	mov	r3, sl
   18786:	3301      	adds	r3, #1
   18788:	d100      	bne.n	1878c <_vfprintf_r+0xff8>
   1878a:	e09f      	b.n	188cc <_vfprintf_r+0x1138>
   1878c:	2320      	movs	r3, #32
   1878e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   18790:	439a      	bics	r2, r3
   18792:	920e      	str	r2, [sp, #56]	; 0x38
   18794:	2a47      	cmp	r2, #71	; 0x47
   18796:	d100      	bne.n	1879a <_vfprintf_r+0x1006>
   18798:	e1a1      	b.n	18ade <_vfprintf_r+0x134a>
   1879a:	2380      	movs	r3, #128	; 0x80
   1879c:	005b      	lsls	r3, r3, #1
   1879e:	4323      	orrs	r3, r4
   187a0:	9309      	str	r3, [sp, #36]	; 0x24
   187a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   187a4:	2b00      	cmp	r3, #0
   187a6:	da00      	bge.n	187aa <_vfprintf_r+0x1016>
   187a8:	e1ed      	b.n	18b86 <_vfprintf_r+0x13f2>
   187aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
   187ac:	9308      	str	r3, [sp, #32]
   187ae:	2300      	movs	r3, #0
   187b0:	4691      	mov	r9, r2
   187b2:	9310      	str	r3, [sp, #64]	; 0x40
   187b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   187b6:	2b66      	cmp	r3, #102	; 0x66
   187b8:	d100      	bne.n	187bc <_vfprintf_r+0x1028>
   187ba:	e1b8      	b.n	18b2e <_vfprintf_r+0x139a>
   187bc:	2b46      	cmp	r3, #70	; 0x46
   187be:	d100      	bne.n	187c2 <_vfprintf_r+0x102e>
   187c0:	e237      	b.n	18c32 <_vfprintf_r+0x149e>
   187c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   187c4:	9806      	ldr	r0, [sp, #24]
   187c6:	3a45      	subs	r2, #69	; 0x45
   187c8:	0013      	movs	r3, r2
   187ca:	4259      	negs	r1, r3
   187cc:	4159      	adcs	r1, r3
   187ce:	ab20      	add	r3, sp, #128	; 0x80
   187d0:	000d      	movs	r5, r1
   187d2:	9303      	str	r3, [sp, #12]
   187d4:	ab1f      	add	r3, sp, #124	; 0x7c
   187d6:	9302      	str	r3, [sp, #8]
   187d8:	2302      	movs	r3, #2
   187da:	aa23      	add	r2, sp, #140	; 0x8c
   187dc:	4455      	add	r5, sl
   187de:	921b      	str	r2, [sp, #108]	; 0x6c
   187e0:	9204      	str	r2, [sp, #16]
   187e2:	9300      	str	r3, [sp, #0]
   187e4:	9501      	str	r5, [sp, #4]
   187e6:	9b08      	ldr	r3, [sp, #32]
   187e8:	464a      	mov	r2, r9
   187ea:	f000 fcb9 	bl	19160 <_dtoa_r>
   187ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
   187f0:	9011      	str	r0, [sp, #68]	; 0x44
   187f2:	2b67      	cmp	r3, #103	; 0x67
   187f4:	d000      	beq.n	187f8 <_vfprintf_r+0x1064>
   187f6:	e20b      	b.n	18c10 <_vfprintf_r+0x147c>
   187f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   187fa:	4698      	mov	r8, r3
   187fc:	44a8      	add	r8, r5
   187fe:	07e3      	lsls	r3, r4, #31
   18800:	d400      	bmi.n	18804 <_vfprintf_r+0x1070>
   18802:	e277      	b.n	18cf4 <_vfprintf_r+0x1560>
   18804:	2300      	movs	r3, #0
   18806:	2200      	movs	r2, #0
   18808:	4648      	mov	r0, r9
   1880a:	9908      	ldr	r1, [sp, #32]
   1880c:	f7f9 ff90 	bl	12730 <__aeabi_dcmpeq>
   18810:	4643      	mov	r3, r8
   18812:	2800      	cmp	r0, #0
   18814:	d10a      	bne.n	1882c <_vfprintf_r+0x1098>
   18816:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18818:	4543      	cmp	r3, r8
   1881a:	d207      	bcs.n	1882c <_vfprintf_r+0x1098>
   1881c:	2130      	movs	r1, #48	; 0x30
   1881e:	4640      	mov	r0, r8
   18820:	1c5a      	adds	r2, r3, #1
   18822:	9223      	str	r2, [sp, #140]	; 0x8c
   18824:	7019      	strb	r1, [r3, #0]
   18826:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18828:	4298      	cmp	r0, r3
   1882a:	d8f9      	bhi.n	18820 <_vfprintf_r+0x108c>
   1882c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1882e:	1a9b      	subs	r3, r3, r2
   18830:	9314      	str	r3, [sp, #80]	; 0x50
   18832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18834:	2b47      	cmp	r3, #71	; 0x47
   18836:	d100      	bne.n	1883a <_vfprintf_r+0x10a6>
   18838:	e0d0      	b.n	189dc <_vfprintf_r+0x1248>
   1883a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1883c:	2b65      	cmp	r3, #101	; 0x65
   1883e:	dc00      	bgt.n	18842 <_vfprintf_r+0x10ae>
   18840:	e2d5      	b.n	18dee <_vfprintf_r+0x165a>
   18842:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18844:	2b66      	cmp	r3, #102	; 0x66
   18846:	d100      	bne.n	1884a <_vfprintf_r+0x10b6>
   18848:	e1c6      	b.n	18bd8 <_vfprintf_r+0x1444>
   1884a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1884c:	9313      	str	r3, [sp, #76]	; 0x4c
   1884e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18850:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18852:	0019      	movs	r1, r3
   18854:	4291      	cmp	r1, r2
   18856:	dd00      	ble.n	1885a <_vfprintf_r+0x10c6>
   18858:	e1a0      	b.n	18b9c <_vfprintf_r+0x1408>
   1885a:	07e3      	lsls	r3, r4, #31
   1885c:	d500      	bpl.n	18860 <_vfprintf_r+0x10cc>
   1885e:	e242      	b.n	18ce6 <_vfprintf_r+0x1552>
   18860:	43d3      	mvns	r3, r2
   18862:	17db      	asrs	r3, r3, #31
   18864:	0011      	movs	r1, r2
   18866:	401a      	ands	r2, r3
   18868:	2367      	movs	r3, #103	; 0x67
   1886a:	9208      	str	r2, [sp, #32]
   1886c:	910e      	str	r1, [sp, #56]	; 0x38
   1886e:	9312      	str	r3, [sp, #72]	; 0x48
   18870:	9b10      	ldr	r3, [sp, #64]	; 0x40
   18872:	2b00      	cmp	r3, #0
   18874:	d000      	beq.n	18878 <_vfprintf_r+0x10e4>
   18876:	e0a9      	b.n	189cc <_vfprintf_r+0x1238>
   18878:	ab16      	add	r3, sp, #88	; 0x58
   1887a:	7fdb      	ldrb	r3, [r3, #31]
   1887c:	4698      	mov	r8, r3
   1887e:	2300      	movs	r3, #0
   18880:	469a      	mov	sl, r3
   18882:	f7ff f8fc 	bl	17a7e <_vfprintf_r+0x2ea>
   18886:	46cb      	mov	fp, r9
   18888:	46a1      	mov	r9, r4
   1888a:	0014      	movs	r4, r2
   1888c:	e637      	b.n	184fe <_vfprintf_r+0xd6a>
   1888e:	464b      	mov	r3, r9
   18890:	6d98      	ldr	r0, [r3, #88]	; 0x58
   18892:	f002 f86f 	bl	1a974 <__retarget_lock_release_recursive>
   18896:	2301      	movs	r3, #1
   18898:	425b      	negs	r3, r3
   1889a:	930a      	str	r3, [sp, #40]	; 0x28
   1889c:	f7ff f82b 	bl	178f6 <_vfprintf_r+0x162>
   188a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
   188a2:	07d2      	lsls	r2, r2, #31
   188a4:	d400      	bmi.n	188a8 <_vfprintf_r+0x1114>
   188a6:	e68f      	b.n	185c8 <_vfprintf_r+0xe34>
   188a8:	e680      	b.n	185ac <_vfprintf_r+0xe18>
   188aa:	3608      	adds	r6, #8
   188ac:	e679      	b.n	185a2 <_vfprintf_r+0xe0e>
   188ae:	68bc      	ldr	r4, [r7, #8]
   188b0:	f7ff fb73 	bl	17f9a <_vfprintf_r+0x806>
   188b4:	003a      	movs	r2, r7
   188b6:	4659      	mov	r1, fp
   188b8:	9806      	ldr	r0, [sp, #24]
   188ba:	f002 ff3b 	bl	1b734 <__sprint_r>
   188be:	2800      	cmp	r0, #0
   188c0:	d000      	beq.n	188c4 <_vfprintf_r+0x1130>
   188c2:	e4f7      	b.n	182b4 <_vfprintf_r+0xb20>
   188c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   188c6:	68bc      	ldr	r4, [r7, #8]
   188c8:	ae32      	add	r6, sp, #200	; 0xc8
   188ca:	e67d      	b.n	185c8 <_vfprintf_r+0xe34>
   188cc:	2320      	movs	r3, #32
   188ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
   188d0:	439a      	bics	r2, r3
   188d2:	3b1a      	subs	r3, #26
   188d4:	920e      	str	r2, [sp, #56]	; 0x38
   188d6:	469a      	mov	sl, r3
   188d8:	e75f      	b.n	1879a <_vfprintf_r+0x1006>
   188da:	232d      	movs	r3, #45	; 0x2d
   188dc:	aa16      	add	r2, sp, #88	; 0x58
   188de:	77d3      	strb	r3, [r2, #31]
   188e0:	4698      	mov	r8, r3
   188e2:	f7ff faa8 	bl	17e36 <_vfprintf_r+0x6a2>
   188e6:	003a      	movs	r2, r7
   188e8:	4659      	mov	r1, fp
   188ea:	9806      	ldr	r0, [sp, #24]
   188ec:	f002 ff22 	bl	1b734 <__sprint_r>
   188f0:	2800      	cmp	r0, #0
   188f2:	d000      	beq.n	188f6 <_vfprintf_r+0x1162>
   188f4:	e4de      	b.n	182b4 <_vfprintf_r+0xb20>
   188f6:	ae32      	add	r6, sp, #200	; 0xc8
   188f8:	e419      	b.n	1812e <_vfprintf_r+0x99a>
   188fa:	4be3      	ldr	r3, [pc, #908]	; (18c88 <_vfprintf_r+0x14f4>)
   188fc:	3401      	adds	r4, #1
   188fe:	6033      	str	r3, [r6, #0]
   18900:	2301      	movs	r3, #1
   18902:	6073      	str	r3, [r6, #4]
   18904:	687b      	ldr	r3, [r7, #4]
   18906:	60bc      	str	r4, [r7, #8]
   18908:	3301      	adds	r3, #1
   1890a:	607b      	str	r3, [r7, #4]
   1890c:	2b07      	cmp	r3, #7
   1890e:	dd00      	ble.n	18912 <_vfprintf_r+0x117e>
   18910:	e155      	b.n	18bbe <_vfprintf_r+0x142a>
   18912:	3608      	adds	r6, #8
   18914:	2800      	cmp	r0, #0
   18916:	d107      	bne.n	18928 <_vfprintf_r+0x1194>
   18918:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1891a:	2b00      	cmp	r3, #0
   1891c:	d104      	bne.n	18928 <_vfprintf_r+0x1194>
   1891e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18920:	07db      	lsls	r3, r3, #31
   18922:	d401      	bmi.n	18928 <_vfprintf_r+0x1194>
   18924:	f7ff fb39 	bl	17f9a <_vfprintf_r+0x806>
   18928:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1892a:	6033      	str	r3, [r6, #0]
   1892c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1892e:	1919      	adds	r1, r3, r4
   18930:	6073      	str	r3, [r6, #4]
   18932:	687b      	ldr	r3, [r7, #4]
   18934:	60b9      	str	r1, [r7, #8]
   18936:	3301      	adds	r3, #1
   18938:	607b      	str	r3, [r7, #4]
   1893a:	2b07      	cmp	r3, #7
   1893c:	dd00      	ble.n	18940 <_vfprintf_r+0x11ac>
   1893e:	e1c4      	b.n	18cca <_vfprintf_r+0x1536>
   18940:	0032      	movs	r2, r6
   18942:	3208      	adds	r2, #8
   18944:	2800      	cmp	r0, #0
   18946:	da00      	bge.n	1894a <_vfprintf_r+0x11b6>
   18948:	e195      	b.n	18c76 <_vfprintf_r+0x14e2>
   1894a:	9811      	ldr	r0, [sp, #68]	; 0x44
   1894c:	3301      	adds	r3, #1
   1894e:	6010      	str	r0, [r2, #0]
   18950:	9814      	ldr	r0, [sp, #80]	; 0x50
   18952:	607b      	str	r3, [r7, #4]
   18954:	1844      	adds	r4, r0, r1
   18956:	6050      	str	r0, [r2, #4]
   18958:	60bc      	str	r4, [r7, #8]
   1895a:	2b07      	cmp	r3, #7
   1895c:	dd01      	ble.n	18962 <_vfprintf_r+0x11ce>
   1895e:	f7ff fbc2 	bl	180e6 <_vfprintf_r+0x952>
   18962:	3208      	adds	r2, #8
   18964:	0016      	movs	r6, r2
   18966:	f7ff fb18 	bl	17f9a <_vfprintf_r+0x806>
   1896a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1896c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1896e:	680b      	ldr	r3, [r1, #0]
   18970:	601a      	str	r2, [r3, #0]
   18972:	17d2      	asrs	r2, r2, #31
   18974:	605a      	str	r2, [r3, #4]
   18976:	000b      	movs	r3, r1
   18978:	3304      	adds	r3, #4
   1897a:	930f      	str	r3, [sp, #60]	; 0x3c
   1897c:	f7fe ff58 	bl	17830 <_vfprintf_r+0x9c>
   18980:	464b      	mov	r3, r9
   18982:	9a07      	ldr	r2, [sp, #28]
   18984:	431c      	orrs	r4, r3
   18986:	3201      	adds	r2, #1
   18988:	7813      	ldrb	r3, [r2, #0]
   1898a:	9207      	str	r2, [sp, #28]
   1898c:	f7fe ff8b 	bl	178a6 <_vfprintf_r+0x112>
   18990:	003a      	movs	r2, r7
   18992:	4659      	mov	r1, fp
   18994:	9806      	ldr	r0, [sp, #24]
   18996:	f002 fecd 	bl	1b734 <__sprint_r>
   1899a:	2800      	cmp	r0, #0
   1899c:	d000      	beq.n	189a0 <_vfprintf_r+0x120c>
   1899e:	e489      	b.n	182b4 <_vfprintf_r+0xb20>
   189a0:	68bc      	ldr	r4, [r7, #8]
   189a2:	ae32      	add	r6, sp, #200	; 0xc8
   189a4:	f7ff fbdc 	bl	18160 <_vfprintf_r+0x9cc>
   189a8:	4bb8      	ldr	r3, [pc, #736]	; (18c8c <_vfprintf_r+0x14f8>)
   189aa:	9311      	str	r3, [sp, #68]	; 0x44
   189ac:	f7ff fa4a 	bl	17e44 <_vfprintf_r+0x6b0>
   189b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   189b2:	ab32      	add	r3, sp, #200	; 0xc8
   189b4:	1a9b      	subs	r3, r3, r2
   189b6:	930e      	str	r3, [sp, #56]	; 0x38
   189b8:	f7ff f859 	bl	17a6e <_vfprintf_r+0x2da>
   189bc:	9811      	ldr	r0, [sp, #68]	; 0x44
   189be:	f7fd fbb3 	bl	16128 <strlen>
   189c2:	0002      	movs	r2, r0
   189c4:	900e      	str	r0, [sp, #56]	; 0x38
   189c6:	0003      	movs	r3, r0
   189c8:	f7ff f9a1 	bl	17d0e <_vfprintf_r+0x57a>
   189cc:	232d      	movs	r3, #45	; 0x2d
   189ce:	aa16      	add	r2, sp, #88	; 0x58
   189d0:	77d3      	strb	r3, [r2, #31]
   189d2:	4698      	mov	r8, r3
   189d4:	2300      	movs	r3, #0
   189d6:	469a      	mov	sl, r3
   189d8:	f7ff f854 	bl	17a84 <_vfprintf_r+0x2f0>
   189dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   189de:	9313      	str	r3, [sp, #76]	; 0x4c
   189e0:	1cda      	adds	r2, r3, #3
   189e2:	db02      	blt.n	189ea <_vfprintf_r+0x1256>
   189e4:	459a      	cmp	sl, r3
   189e6:	db00      	blt.n	189ea <_vfprintf_r+0x1256>
   189e8:	e731      	b.n	1884e <_vfprintf_r+0x10ba>
   189ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
   189ec:	3b02      	subs	r3, #2
   189ee:	9312      	str	r3, [sp, #72]	; 0x48
   189f0:	222c      	movs	r2, #44	; 0x2c
   189f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   189f4:	2148      	movs	r1, #72	; 0x48
   189f6:	1e5d      	subs	r5, r3, #1
   189f8:	ab16      	add	r3, sp, #88	; 0x58
   189fa:	189b      	adds	r3, r3, r2
   189fc:	466a      	mov	r2, sp
   189fe:	1852      	adds	r2, r2, r1
   18a00:	7812      	ldrb	r2, [r2, #0]
   18a02:	951f      	str	r5, [sp, #124]	; 0x7c
   18a04:	701a      	strb	r2, [r3, #0]
   18a06:	2d00      	cmp	r5, #0
   18a08:	da00      	bge.n	18a0c <_vfprintf_r+0x1278>
   18a0a:	e1cb      	b.n	18da4 <_vfprintf_r+0x1610>
   18a0c:	212d      	movs	r1, #45	; 0x2d
   18a0e:	232b      	movs	r3, #43	; 0x2b
   18a10:	aa16      	add	r2, sp, #88	; 0x58
   18a12:	1852      	adds	r2, r2, r1
   18a14:	7013      	strb	r3, [r2, #0]
   18a16:	2d09      	cmp	r5, #9
   18a18:	dc00      	bgt.n	18a1c <_vfprintf_r+0x1288>
   18a1a:	e16d      	b.n	18cf8 <_vfprintf_r+0x1564>
   18a1c:	aa16      	add	r2, sp, #88	; 0x58
   18a1e:	233b      	movs	r3, #59	; 0x3b
   18a20:	4694      	mov	ip, r2
   18a22:	4463      	add	r3, ip
   18a24:	469a      	mov	sl, r3
   18a26:	46b1      	mov	r9, r6
   18a28:	46a0      	mov	r8, r4
   18a2a:	4656      	mov	r6, sl
   18a2c:	e000      	b.n	18a30 <_vfprintf_r+0x129c>
   18a2e:	0026      	movs	r6, r4
   18a30:	0028      	movs	r0, r5
   18a32:	210a      	movs	r1, #10
   18a34:	f7f9 fe66 	bl	12704 <__aeabi_idivmod>
   18a38:	1e74      	subs	r4, r6, #1
   18a3a:	3130      	adds	r1, #48	; 0x30
   18a3c:	7021      	strb	r1, [r4, #0]
   18a3e:	0028      	movs	r0, r5
   18a40:	210a      	movs	r1, #10
   18a42:	f7f9 fd79 	bl	12538 <__divsi3>
   18a46:	0005      	movs	r5, r0
   18a48:	2809      	cmp	r0, #9
   18a4a:	dcf0      	bgt.n	18a2e <_vfprintf_r+0x129a>
   18a4c:	0023      	movs	r3, r4
   18a4e:	4644      	mov	r4, r8
   18a50:	46b0      	mov	r8, r6
   18a52:	464e      	mov	r6, r9
   18a54:	4699      	mov	r9, r3
   18a56:	0003      	movs	r3, r0
   18a58:	3330      	adds	r3, #48	; 0x30
   18a5a:	b2d8      	uxtb	r0, r3
   18a5c:	4643      	mov	r3, r8
   18a5e:	3b02      	subs	r3, #2
   18a60:	7018      	strb	r0, [r3, #0]
   18a62:	459a      	cmp	sl, r3
   18a64:	d800      	bhi.n	18a68 <_vfprintf_r+0x12d4>
   18a66:	e1f6      	b.n	18e56 <_vfprintf_r+0x16c2>
   18a68:	4642      	mov	r2, r8
   18a6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   18a6c:	4645      	mov	r5, r8
   18a6e:	1a99      	subs	r1, r3, r2
   18a70:	2301      	movs	r3, #1
   18a72:	3107      	adds	r1, #7
   18a74:	425b      	negs	r3, r3
   18a76:	e001      	b.n	18a7c <_vfprintf_r+0x12e8>
   18a78:	5ce8      	ldrb	r0, [r5, r3]
   18a7a:	3301      	adds	r3, #1
   18a7c:	aa21      	add	r2, sp, #132	; 0x84
   18a7e:	18d2      	adds	r2, r2, r3
   18a80:	70d0      	strb	r0, [r2, #3]
   18a82:	428b      	cmp	r3, r1
   18a84:	d1f8      	bne.n	18a78 <_vfprintf_r+0x12e4>
   18a86:	a916      	add	r1, sp, #88	; 0x58
   18a88:	468c      	mov	ip, r1
   18a8a:	222e      	movs	r2, #46	; 0x2e
   18a8c:	464b      	mov	r3, r9
   18a8e:	4462      	add	r2, ip
   18a90:	4694      	mov	ip, r2
   18a92:	1afb      	subs	r3, r7, r3
   18a94:	4463      	add	r3, ip
   18a96:	aa21      	add	r2, sp, #132	; 0x84
   18a98:	9914      	ldr	r1, [sp, #80]	; 0x50
   18a9a:	1a9b      	subs	r3, r3, r2
   18a9c:	469c      	mov	ip, r3
   18a9e:	000a      	movs	r2, r1
   18aa0:	4462      	add	r2, ip
   18aa2:	931a      	str	r3, [sp, #104]	; 0x68
   18aa4:	920e      	str	r2, [sp, #56]	; 0x38
   18aa6:	2901      	cmp	r1, #1
   18aa8:	dc00      	bgt.n	18aac <_vfprintf_r+0x1318>
   18aaa:	e170      	b.n	18d8e <_vfprintf_r+0x15fa>
   18aac:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18aae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18ab0:	4694      	mov	ip, r2
   18ab2:	4463      	add	r3, ip
   18ab4:	001a      	movs	r2, r3
   18ab6:	930e      	str	r3, [sp, #56]	; 0x38
   18ab8:	43db      	mvns	r3, r3
   18aba:	17db      	asrs	r3, r3, #31
   18abc:	401a      	ands	r2, r3
   18abe:	2300      	movs	r3, #0
   18ac0:	9208      	str	r2, [sp, #32]
   18ac2:	9313      	str	r3, [sp, #76]	; 0x4c
   18ac4:	e6d4      	b.n	18870 <_vfprintf_r+0x10dc>
   18ac6:	003a      	movs	r2, r7
   18ac8:	4659      	mov	r1, fp
   18aca:	9806      	ldr	r0, [sp, #24]
   18acc:	f002 fe32 	bl	1b734 <__sprint_r>
   18ad0:	2800      	cmp	r0, #0
   18ad2:	d001      	beq.n	18ad8 <_vfprintf_r+0x1344>
   18ad4:	f7ff fbee 	bl	182b4 <_vfprintf_r+0xb20>
   18ad8:	68bc      	ldr	r4, [r7, #8]
   18ada:	ae32      	add	r6, sp, #200	; 0xc8
   18adc:	e46a      	b.n	183b4 <_vfprintf_r+0xc20>
   18ade:	4653      	mov	r3, sl
   18ae0:	2b00      	cmp	r3, #0
   18ae2:	d000      	beq.n	18ae6 <_vfprintf_r+0x1352>
   18ae4:	e659      	b.n	1879a <_vfprintf_r+0x1006>
   18ae6:	3301      	adds	r3, #1
   18ae8:	469a      	mov	sl, r3
   18aea:	e656      	b.n	1879a <_vfprintf_r+0x1006>
   18aec:	4653      	mov	r3, sl
   18aee:	9308      	str	r3, [sp, #32]
   18af0:	2b06      	cmp	r3, #6
   18af2:	d901      	bls.n	18af8 <_vfprintf_r+0x1364>
   18af4:	2306      	movs	r3, #6
   18af6:	9308      	str	r3, [sp, #32]
   18af8:	9b08      	ldr	r3, [sp, #32]
   18afa:	950f      	str	r5, [sp, #60]	; 0x3c
   18afc:	930e      	str	r3, [sp, #56]	; 0x38
   18afe:	2300      	movs	r3, #0
   18b00:	4698      	mov	r8, r3
   18b02:	469a      	mov	sl, r3
   18b04:	9313      	str	r3, [sp, #76]	; 0x4c
   18b06:	4b62      	ldr	r3, [pc, #392]	; (18c90 <_vfprintf_r+0x14fc>)
   18b08:	9409      	str	r4, [sp, #36]	; 0x24
   18b0a:	9311      	str	r3, [sp, #68]	; 0x44
   18b0c:	f7fe ffbd 	bl	17a8a <_vfprintf_r+0x2f6>
   18b10:	003a      	movs	r2, r7
   18b12:	4659      	mov	r1, fp
   18b14:	9806      	ldr	r0, [sp, #24]
   18b16:	f002 fe0d 	bl	1b734 <__sprint_r>
   18b1a:	2800      	cmp	r0, #0
   18b1c:	d001      	beq.n	18b22 <_vfprintf_r+0x138e>
   18b1e:	f7ff fbc9 	bl	182b4 <_vfprintf_r+0xb20>
   18b22:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18b24:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   18b26:	68bc      	ldr	r4, [r7, #8]
   18b28:	1a9b      	subs	r3, r3, r2
   18b2a:	ae32      	add	r6, sp, #200	; 0xc8
   18b2c:	e567      	b.n	185fe <_vfprintf_r+0xe6a>
   18b2e:	ab23      	add	r3, sp, #140	; 0x8c
   18b30:	931b      	str	r3, [sp, #108]	; 0x6c
   18b32:	9304      	str	r3, [sp, #16]
   18b34:	ab20      	add	r3, sp, #128	; 0x80
   18b36:	9303      	str	r3, [sp, #12]
   18b38:	ab1f      	add	r3, sp, #124	; 0x7c
   18b3a:	9302      	str	r3, [sp, #8]
   18b3c:	4653      	mov	r3, sl
   18b3e:	9301      	str	r3, [sp, #4]
   18b40:	2303      	movs	r3, #3
   18b42:	464a      	mov	r2, r9
   18b44:	9300      	str	r3, [sp, #0]
   18b46:	9806      	ldr	r0, [sp, #24]
   18b48:	9b08      	ldr	r3, [sp, #32]
   18b4a:	f000 fb09 	bl	19160 <_dtoa_r>
   18b4e:	0003      	movs	r3, r0
   18b50:	4453      	add	r3, sl
   18b52:	4698      	mov	r8, r3
   18b54:	4655      	mov	r5, sl
   18b56:	9011      	str	r0, [sp, #68]	; 0x44
   18b58:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18b5a:	781b      	ldrb	r3, [r3, #0]
   18b5c:	2b30      	cmp	r3, #48	; 0x30
   18b5e:	d002      	beq.n	18b66 <_vfprintf_r+0x13d2>
   18b60:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18b62:	4498      	add	r8, r3
   18b64:	e64e      	b.n	18804 <_vfprintf_r+0x1070>
   18b66:	2200      	movs	r2, #0
   18b68:	2300      	movs	r3, #0
   18b6a:	4648      	mov	r0, r9
   18b6c:	9908      	ldr	r1, [sp, #32]
   18b6e:	f7f9 fddf 	bl	12730 <__aeabi_dcmpeq>
   18b72:	2800      	cmp	r0, #0
   18b74:	d1f4      	bne.n	18b60 <_vfprintf_r+0x13cc>
   18b76:	2301      	movs	r3, #1
   18b78:	1b5b      	subs	r3, r3, r5
   18b7a:	931f      	str	r3, [sp, #124]	; 0x7c
   18b7c:	4498      	add	r8, r3
   18b7e:	e641      	b.n	18804 <_vfprintf_r+0x1070>
   18b80:	46c1      	mov	r9, r8
   18b82:	f7ff fb1f 	bl	181c4 <_vfprintf_r+0xa30>
   18b86:	2280      	movs	r2, #128	; 0x80
   18b88:	0612      	lsls	r2, r2, #24
   18b8a:	4694      	mov	ip, r2
   18b8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   18b8e:	4699      	mov	r9, r3
   18b90:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18b92:	4463      	add	r3, ip
   18b94:	9308      	str	r3, [sp, #32]
   18b96:	232d      	movs	r3, #45	; 0x2d
   18b98:	9310      	str	r3, [sp, #64]	; 0x40
   18b9a:	e60b      	b.n	187b4 <_vfprintf_r+0x1020>
   18b9c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18b9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18ba0:	4694      	mov	ip, r2
   18ba2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18ba4:	4463      	add	r3, ip
   18ba6:	930e      	str	r3, [sp, #56]	; 0x38
   18ba8:	2a00      	cmp	r2, #0
   18baa:	dc00      	bgt.n	18bae <_vfprintf_r+0x141a>
   18bac:	e0e3      	b.n	18d76 <_vfprintf_r+0x15e2>
   18bae:	001a      	movs	r2, r3
   18bb0:	43db      	mvns	r3, r3
   18bb2:	17db      	asrs	r3, r3, #31
   18bb4:	401a      	ands	r2, r3
   18bb6:	2367      	movs	r3, #103	; 0x67
   18bb8:	9208      	str	r2, [sp, #32]
   18bba:	9312      	str	r3, [sp, #72]	; 0x48
   18bbc:	e658      	b.n	18870 <_vfprintf_r+0x10dc>
   18bbe:	003a      	movs	r2, r7
   18bc0:	4659      	mov	r1, fp
   18bc2:	9806      	ldr	r0, [sp, #24]
   18bc4:	f002 fdb6 	bl	1b734 <__sprint_r>
   18bc8:	2800      	cmp	r0, #0
   18bca:	d001      	beq.n	18bd0 <_vfprintf_r+0x143c>
   18bcc:	f7ff fb72 	bl	182b4 <_vfprintf_r+0xb20>
   18bd0:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18bd2:	68bc      	ldr	r4, [r7, #8]
   18bd4:	ae32      	add	r6, sp, #200	; 0xc8
   18bd6:	e69d      	b.n	18914 <_vfprintf_r+0x1180>
   18bd8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18bda:	9313      	str	r3, [sp, #76]	; 0x4c
   18bdc:	2b00      	cmp	r3, #0
   18bde:	dc00      	bgt.n	18be2 <_vfprintf_r+0x144e>
   18be0:	e0f2      	b.n	18dc8 <_vfprintf_r+0x1634>
   18be2:	4652      	mov	r2, sl
   18be4:	2a00      	cmp	r2, #0
   18be6:	d000      	beq.n	18bea <_vfprintf_r+0x1456>
   18be8:	e0a0      	b.n	18d2c <_vfprintf_r+0x1598>
   18bea:	07e2      	lsls	r2, r4, #31
   18bec:	d500      	bpl.n	18bf0 <_vfprintf_r+0x145c>
   18bee:	e09d      	b.n	18d2c <_vfprintf_r+0x1598>
   18bf0:	9308      	str	r3, [sp, #32]
   18bf2:	930e      	str	r3, [sp, #56]	; 0x38
   18bf4:	e63c      	b.n	18870 <_vfprintf_r+0x10dc>
   18bf6:	ab16      	add	r3, sp, #88	; 0x58
   18bf8:	7fdb      	ldrb	r3, [r3, #31]
   18bfa:	950f      	str	r5, [sp, #60]	; 0x3c
   18bfc:	4698      	mov	r8, r3
   18bfe:	4653      	mov	r3, sl
   18c00:	9308      	str	r3, [sp, #32]
   18c02:	930e      	str	r3, [sp, #56]	; 0x38
   18c04:	2300      	movs	r3, #0
   18c06:	9409      	str	r4, [sp, #36]	; 0x24
   18c08:	469a      	mov	sl, r3
   18c0a:	9313      	str	r3, [sp, #76]	; 0x4c
   18c0c:	f7fe ff37 	bl	17a7e <_vfprintf_r+0x2ea>
   18c10:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18c12:	4698      	mov	r8, r3
   18c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18c16:	44a8      	add	r8, r5
   18c18:	2b47      	cmp	r3, #71	; 0x47
   18c1a:	d000      	beq.n	18c1e <_vfprintf_r+0x148a>
   18c1c:	e5f2      	b.n	18804 <_vfprintf_r+0x1070>
   18c1e:	07e3      	lsls	r3, r4, #31
   18c20:	d400      	bmi.n	18c24 <_vfprintf_r+0x1490>
   18c22:	e0dc      	b.n	18dde <_vfprintf_r+0x164a>
   18c24:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18c26:	4698      	mov	r8, r3
   18c28:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18c2a:	44a8      	add	r8, r5
   18c2c:	2b46      	cmp	r3, #70	; 0x46
   18c2e:	d093      	beq.n	18b58 <_vfprintf_r+0x13c4>
   18c30:	e5e8      	b.n	18804 <_vfprintf_r+0x1070>
   18c32:	ab23      	add	r3, sp, #140	; 0x8c
   18c34:	931b      	str	r3, [sp, #108]	; 0x6c
   18c36:	9304      	str	r3, [sp, #16]
   18c38:	ab20      	add	r3, sp, #128	; 0x80
   18c3a:	9303      	str	r3, [sp, #12]
   18c3c:	ab1f      	add	r3, sp, #124	; 0x7c
   18c3e:	9302      	str	r3, [sp, #8]
   18c40:	4653      	mov	r3, sl
   18c42:	9301      	str	r3, [sp, #4]
   18c44:	2303      	movs	r3, #3
   18c46:	464a      	mov	r2, r9
   18c48:	9300      	str	r3, [sp, #0]
   18c4a:	9806      	ldr	r0, [sp, #24]
   18c4c:	9b08      	ldr	r3, [sp, #32]
   18c4e:	f000 fa87 	bl	19160 <_dtoa_r>
   18c52:	4655      	mov	r5, sl
   18c54:	9011      	str	r0, [sp, #68]	; 0x44
   18c56:	e7e5      	b.n	18c24 <_vfprintf_r+0x1490>
   18c58:	003a      	movs	r2, r7
   18c5a:	4659      	mov	r1, fp
   18c5c:	9806      	ldr	r0, [sp, #24]
   18c5e:	f002 fd69 	bl	1b734 <__sprint_r>
   18c62:	2800      	cmp	r0, #0
   18c64:	d101      	bne.n	18c6a <_vfprintf_r+0x14d6>
   18c66:	f7ff faab 	bl	181c0 <_vfprintf_r+0xa2c>
   18c6a:	f7ff faab 	bl	181c4 <_vfprintf_r+0xa30>
   18c6e:	4642      	mov	r2, r8
   18c70:	9207      	str	r2, [sp, #28]
   18c72:	f7fe fe1b 	bl	178ac <_vfprintf_r+0x118>
   18c76:	4244      	negs	r4, r0
   18c78:	3010      	adds	r0, #16
   18c7a:	db00      	blt.n	18c7e <_vfprintf_r+0x14ea>
   18c7c:	e0d8      	b.n	18e30 <_vfprintf_r+0x169c>
   18c7e:	4805      	ldr	r0, [pc, #20]	; (18c94 <_vfprintf_r+0x1500>)
   18c80:	2610      	movs	r6, #16
   18c82:	0005      	movs	r5, r0
   18c84:	e00c      	b.n	18ca0 <_vfprintf_r+0x150c>
   18c86:	46c0      	nop			; (mov r8, r8)
   18c88:	0001d0a0 	.word	0x0001d0a0
   18c8c:	0001d064 	.word	0x0001d064
   18c90:	0001d098 	.word	0x0001d098
   18c94:	0001d238 	.word	0x0001d238
   18c98:	3208      	adds	r2, #8
   18c9a:	3c10      	subs	r4, #16
   18c9c:	2c10      	cmp	r4, #16
   18c9e:	dd51      	ble.n	18d44 <_vfprintf_r+0x15b0>
   18ca0:	3110      	adds	r1, #16
   18ca2:	3301      	adds	r3, #1
   18ca4:	6015      	str	r5, [r2, #0]
   18ca6:	6056      	str	r6, [r2, #4]
   18ca8:	60b9      	str	r1, [r7, #8]
   18caa:	607b      	str	r3, [r7, #4]
   18cac:	2b07      	cmp	r3, #7
   18cae:	ddf3      	ble.n	18c98 <_vfprintf_r+0x1504>
   18cb0:	003a      	movs	r2, r7
   18cb2:	4659      	mov	r1, fp
   18cb4:	9806      	ldr	r0, [sp, #24]
   18cb6:	f002 fd3d 	bl	1b734 <__sprint_r>
   18cba:	2800      	cmp	r0, #0
   18cbc:	d001      	beq.n	18cc2 <_vfprintf_r+0x152e>
   18cbe:	f7ff faf9 	bl	182b4 <_vfprintf_r+0xb20>
   18cc2:	68b9      	ldr	r1, [r7, #8]
   18cc4:	687b      	ldr	r3, [r7, #4]
   18cc6:	aa32      	add	r2, sp, #200	; 0xc8
   18cc8:	e7e7      	b.n	18c9a <_vfprintf_r+0x1506>
   18cca:	003a      	movs	r2, r7
   18ccc:	4659      	mov	r1, fp
   18cce:	9806      	ldr	r0, [sp, #24]
   18cd0:	f002 fd30 	bl	1b734 <__sprint_r>
   18cd4:	2800      	cmp	r0, #0
   18cd6:	d001      	beq.n	18cdc <_vfprintf_r+0x1548>
   18cd8:	f7ff faec 	bl	182b4 <_vfprintf_r+0xb20>
   18cdc:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18cde:	68b9      	ldr	r1, [r7, #8]
   18ce0:	687b      	ldr	r3, [r7, #4]
   18ce2:	aa32      	add	r2, sp, #200	; 0xc8
   18ce4:	e62e      	b.n	18944 <_vfprintf_r+0x11b0>
   18ce6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18ce8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18cea:	4694      	mov	ip, r2
   18cec:	4463      	add	r3, ip
   18cee:	001a      	movs	r2, r3
   18cf0:	930e      	str	r3, [sp, #56]	; 0x38
   18cf2:	e75d      	b.n	18bb0 <_vfprintf_r+0x141c>
   18cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18cf6:	e599      	b.n	1882c <_vfprintf_r+0x1098>
   18cf8:	212e      	movs	r1, #46	; 0x2e
   18cfa:	2330      	movs	r3, #48	; 0x30
   18cfc:	aa16      	add	r2, sp, #88	; 0x58
   18cfe:	1852      	adds	r2, r2, r1
   18d00:	7013      	strb	r3, [r2, #0]
   18d02:	002b      	movs	r3, r5
   18d04:	aa16      	add	r2, sp, #88	; 0x58
   18d06:	3101      	adds	r1, #1
   18d08:	3330      	adds	r3, #48	; 0x30
   18d0a:	1852      	adds	r2, r2, r1
   18d0c:	7013      	strb	r3, [r2, #0]
   18d0e:	ab22      	add	r3, sp, #136	; 0x88
   18d10:	e6c1      	b.n	18a96 <_vfprintf_r+0x1302>
   18d12:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18d14:	2b00      	cmp	r3, #0
   18d16:	db52      	blt.n	18dbe <_vfprintf_r+0x162a>
   18d18:	ab16      	add	r3, sp, #88	; 0x58
   18d1a:	7fdb      	ldrb	r3, [r3, #31]
   18d1c:	4698      	mov	r8, r3
   18d1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18d20:	2b47      	cmp	r3, #71	; 0x47
   18d22:	dc48      	bgt.n	18db6 <_vfprintf_r+0x1622>
   18d24:	4b4e      	ldr	r3, [pc, #312]	; (18e60 <_vfprintf_r+0x16cc>)
   18d26:	9311      	str	r3, [sp, #68]	; 0x44
   18d28:	f7ff f88c 	bl	17e44 <_vfprintf_r+0x6b0>
   18d2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18d2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18d30:	4694      	mov	ip, r2
   18d32:	4463      	add	r3, ip
   18d34:	4453      	add	r3, sl
   18d36:	001a      	movs	r2, r3
   18d38:	930e      	str	r3, [sp, #56]	; 0x38
   18d3a:	43db      	mvns	r3, r3
   18d3c:	17db      	asrs	r3, r3, #31
   18d3e:	401a      	ands	r2, r3
   18d40:	9208      	str	r2, [sp, #32]
   18d42:	e595      	b.n	18870 <_vfprintf_r+0x10dc>
   18d44:	46a9      	mov	r9, r5
   18d46:	4648      	mov	r0, r9
   18d48:	1909      	adds	r1, r1, r4
   18d4a:	3301      	adds	r3, #1
   18d4c:	6010      	str	r0, [r2, #0]
   18d4e:	6054      	str	r4, [r2, #4]
   18d50:	60b9      	str	r1, [r7, #8]
   18d52:	3208      	adds	r2, #8
   18d54:	607b      	str	r3, [r7, #4]
   18d56:	2b07      	cmp	r3, #7
   18d58:	dc00      	bgt.n	18d5c <_vfprintf_r+0x15c8>
   18d5a:	e5f6      	b.n	1894a <_vfprintf_r+0x11b6>
   18d5c:	003a      	movs	r2, r7
   18d5e:	4659      	mov	r1, fp
   18d60:	9806      	ldr	r0, [sp, #24]
   18d62:	f002 fce7 	bl	1b734 <__sprint_r>
   18d66:	2800      	cmp	r0, #0
   18d68:	d001      	beq.n	18d6e <_vfprintf_r+0x15da>
   18d6a:	f7ff faa3 	bl	182b4 <_vfprintf_r+0xb20>
   18d6e:	68b9      	ldr	r1, [r7, #8]
   18d70:	687b      	ldr	r3, [r7, #4]
   18d72:	aa32      	add	r2, sp, #200	; 0xc8
   18d74:	e5e9      	b.n	1894a <_vfprintf_r+0x11b6>
   18d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18d78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18d7a:	1a98      	subs	r0, r3, r2
   18d7c:	1c43      	adds	r3, r0, #1
   18d7e:	001a      	movs	r2, r3
   18d80:	930e      	str	r3, [sp, #56]	; 0x38
   18d82:	e715      	b.n	18bb0 <_vfprintf_r+0x141c>
   18d84:	4a37      	ldr	r2, [pc, #220]	; (18e64 <_vfprintf_r+0x16d0>)
   18d86:	687b      	ldr	r3, [r7, #4]
   18d88:	4691      	mov	r9, r2
   18d8a:	f7ff fbf5 	bl	18578 <_vfprintf_r+0xde4>
   18d8e:	2301      	movs	r3, #1
   18d90:	4023      	ands	r3, r4
   18d92:	9313      	str	r3, [sp, #76]	; 0x4c
   18d94:	d000      	beq.n	18d98 <_vfprintf_r+0x1604>
   18d96:	e689      	b.n	18aac <_vfprintf_r+0x1318>
   18d98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   18d9a:	43d3      	mvns	r3, r2
   18d9c:	17db      	asrs	r3, r3, #31
   18d9e:	401a      	ands	r2, r3
   18da0:	9208      	str	r2, [sp, #32]
   18da2:	e565      	b.n	18870 <_vfprintf_r+0x10dc>
   18da4:	2301      	movs	r3, #1
   18da6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18da8:	391b      	subs	r1, #27
   18daa:	1a9d      	subs	r5, r3, r2
   18dac:	aa16      	add	r2, sp, #88	; 0x58
   18dae:	332c      	adds	r3, #44	; 0x2c
   18db0:	1852      	adds	r2, r2, r1
   18db2:	7013      	strb	r3, [r2, #0]
   18db4:	e62f      	b.n	18a16 <_vfprintf_r+0x1282>
   18db6:	4b2c      	ldr	r3, [pc, #176]	; (18e68 <_vfprintf_r+0x16d4>)
   18db8:	9311      	str	r3, [sp, #68]	; 0x44
   18dba:	f7ff f843 	bl	17e44 <_vfprintf_r+0x6b0>
   18dbe:	232d      	movs	r3, #45	; 0x2d
   18dc0:	aa16      	add	r2, sp, #88	; 0x58
   18dc2:	77d3      	strb	r3, [r2, #31]
   18dc4:	4698      	mov	r8, r3
   18dc6:	e7aa      	b.n	18d1e <_vfprintf_r+0x158a>
   18dc8:	4653      	mov	r3, sl
   18dca:	2b00      	cmp	r3, #0
   18dcc:	d101      	bne.n	18dd2 <_vfprintf_r+0x163e>
   18dce:	07e3      	lsls	r3, r4, #31
   18dd0:	d503      	bpl.n	18dda <_vfprintf_r+0x1646>
   18dd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18dd4:	1c58      	adds	r0, r3, #1
   18dd6:	0003      	movs	r3, r0
   18dd8:	e7ac      	b.n	18d34 <_vfprintf_r+0x15a0>
   18dda:	2301      	movs	r3, #1
   18ddc:	e708      	b.n	18bf0 <_vfprintf_r+0x145c>
   18dde:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18de0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18de2:	1a9b      	subs	r3, r3, r2
   18de4:	9314      	str	r3, [sp, #80]	; 0x50
   18de6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18de8:	2b47      	cmp	r3, #71	; 0x47
   18dea:	d100      	bne.n	18dee <_vfprintf_r+0x165a>
   18dec:	e5f6      	b.n	189dc <_vfprintf_r+0x1248>
   18dee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18df0:	9313      	str	r3, [sp, #76]	; 0x4c
   18df2:	e5fd      	b.n	189f0 <_vfprintf_r+0x125c>
   18df4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18df6:	1d1d      	adds	r5, r3, #4
   18df8:	681b      	ldr	r3, [r3, #0]
   18dfa:	46a8      	mov	r8, r5
   18dfc:	469a      	mov	sl, r3
   18dfe:	2b00      	cmp	r3, #0
   18e00:	db0a      	blt.n	18e18 <_vfprintf_r+0x1684>
   18e02:	4645      	mov	r5, r8
   18e04:	9b07      	ldr	r3, [sp, #28]
   18e06:	950f      	str	r5, [sp, #60]	; 0x3c
   18e08:	785b      	ldrb	r3, [r3, #1]
   18e0a:	9207      	str	r2, [sp, #28]
   18e0c:	f7fe fd4b 	bl	178a6 <_vfprintf_r+0x112>
   18e10:	ab16      	add	r3, sp, #88	; 0x58
   18e12:	77d8      	strb	r0, [r3, #31]
   18e14:	f7ff f830 	bl	17e78 <_vfprintf_r+0x6e4>
   18e18:	2301      	movs	r3, #1
   18e1a:	425b      	negs	r3, r3
   18e1c:	469a      	mov	sl, r3
   18e1e:	e7f0      	b.n	18e02 <_vfprintf_r+0x166e>
   18e20:	ab16      	add	r3, sp, #88	; 0x58
   18e22:	77d8      	strb	r0, [r3, #31]
   18e24:	f7fe ff27 	bl	17c76 <_vfprintf_r+0x4e2>
   18e28:	ab16      	add	r3, sp, #88	; 0x58
   18e2a:	77d8      	strb	r0, [r3, #31]
   18e2c:	f7fe fdce 	bl	179cc <_vfprintf_r+0x238>
   18e30:	480c      	ldr	r0, [pc, #48]	; (18e64 <_vfprintf_r+0x16d0>)
   18e32:	4681      	mov	r9, r0
   18e34:	e787      	b.n	18d46 <_vfprintf_r+0x15b2>
   18e36:	ab16      	add	r3, sp, #88	; 0x58
   18e38:	77d8      	strb	r0, [r3, #31]
   18e3a:	f7ff f829 	bl	17e90 <_vfprintf_r+0x6fc>
   18e3e:	ab16      	add	r3, sp, #88	; 0x58
   18e40:	77d8      	strb	r0, [r3, #31]
   18e42:	f7fe ffc3 	bl	17dcc <_vfprintf_r+0x638>
   18e46:	ab16      	add	r3, sp, #88	; 0x58
   18e48:	77d8      	strb	r0, [r3, #31]
   18e4a:	f7fe ffa5 	bl	17d98 <_vfprintf_r+0x604>
   18e4e:	ab16      	add	r3, sp, #88	; 0x58
   18e50:	77d8      	strb	r0, [r3, #31]
   18e52:	f7fe feaf 	bl	17bb4 <_vfprintf_r+0x420>
   18e56:	aa16      	add	r2, sp, #88	; 0x58
   18e58:	232e      	movs	r3, #46	; 0x2e
   18e5a:	4694      	mov	ip, r2
   18e5c:	4463      	add	r3, ip
   18e5e:	e61a      	b.n	18a96 <_vfprintf_r+0x1302>
   18e60:	0001d068 	.word	0x0001d068
   18e64:	0001d238 	.word	0x0001d238
   18e68:	0001d06c 	.word	0x0001d06c

00018e6c <__sbprintf>:
   18e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   18e6e:	0015      	movs	r5, r2
   18e70:	2202      	movs	r2, #2
   18e72:	4c1e      	ldr	r4, [pc, #120]	; (18eec <__sbprintf+0x80>)
   18e74:	001f      	movs	r7, r3
   18e76:	898b      	ldrh	r3, [r1, #12]
   18e78:	44a5      	add	sp, r4
   18e7a:	4393      	bics	r3, r2
   18e7c:	466a      	mov	r2, sp
   18e7e:	8193      	strh	r3, [r2, #12]
   18e80:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   18e82:	0006      	movs	r6, r0
   18e84:	9319      	str	r3, [sp, #100]	; 0x64
   18e86:	89cb      	ldrh	r3, [r1, #14]
   18e88:	a816      	add	r0, sp, #88	; 0x58
   18e8a:	81d3      	strh	r3, [r2, #14]
   18e8c:	69cb      	ldr	r3, [r1, #28]
   18e8e:	000c      	movs	r4, r1
   18e90:	9307      	str	r3, [sp, #28]
   18e92:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   18e94:	9309      	str	r3, [sp, #36]	; 0x24
   18e96:	ab1a      	add	r3, sp, #104	; 0x68
   18e98:	9300      	str	r3, [sp, #0]
   18e9a:	9304      	str	r3, [sp, #16]
   18e9c:	2380      	movs	r3, #128	; 0x80
   18e9e:	00db      	lsls	r3, r3, #3
   18ea0:	9302      	str	r3, [sp, #8]
   18ea2:	9305      	str	r3, [sp, #20]
   18ea4:	2300      	movs	r3, #0
   18ea6:	9306      	str	r3, [sp, #24]
   18ea8:	f001 fd5e 	bl	1a968 <__retarget_lock_init_recursive>
   18eac:	002a      	movs	r2, r5
   18eae:	003b      	movs	r3, r7
   18eb0:	4669      	mov	r1, sp
   18eb2:	0030      	movs	r0, r6
   18eb4:	f7fe fc6e 	bl	17794 <_vfprintf_r>
   18eb8:	1e05      	subs	r5, r0, #0
   18eba:	db05      	blt.n	18ec8 <__sbprintf+0x5c>
   18ebc:	4669      	mov	r1, sp
   18ebe:	0030      	movs	r0, r6
   18ec0:	f001 f9ba 	bl	1a238 <_fflush_r>
   18ec4:	2800      	cmp	r0, #0
   18ec6:	d10e      	bne.n	18ee6 <__sbprintf+0x7a>
   18ec8:	466b      	mov	r3, sp
   18eca:	899b      	ldrh	r3, [r3, #12]
   18ecc:	065b      	lsls	r3, r3, #25
   18ece:	d503      	bpl.n	18ed8 <__sbprintf+0x6c>
   18ed0:	2240      	movs	r2, #64	; 0x40
   18ed2:	89a3      	ldrh	r3, [r4, #12]
   18ed4:	4313      	orrs	r3, r2
   18ed6:	81a3      	strh	r3, [r4, #12]
   18ed8:	9816      	ldr	r0, [sp, #88]	; 0x58
   18eda:	f001 fd47 	bl	1a96c <__retarget_lock_close_recursive>
   18ede:	0028      	movs	r0, r5
   18ee0:	4b03      	ldr	r3, [pc, #12]	; (18ef0 <__sbprintf+0x84>)
   18ee2:	449d      	add	sp, r3
   18ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18ee6:	2501      	movs	r5, #1
   18ee8:	426d      	negs	r5, r5
   18eea:	e7ed      	b.n	18ec8 <__sbprintf+0x5c>
   18eec:	fffffb94 	.word	0xfffffb94
   18ef0:	0000046c 	.word	0x0000046c

00018ef4 <__ascii_wctomb>:
   18ef4:	2900      	cmp	r1, #0
   18ef6:	d004      	beq.n	18f02 <__ascii_wctomb+0xe>
   18ef8:	2aff      	cmp	r2, #255	; 0xff
   18efa:	d804      	bhi.n	18f06 <__ascii_wctomb+0x12>
   18efc:	2001      	movs	r0, #1
   18efe:	700a      	strb	r2, [r1, #0]
   18f00:	4770      	bx	lr
   18f02:	2000      	movs	r0, #0
   18f04:	e7fc      	b.n	18f00 <__ascii_wctomb+0xc>
   18f06:	238a      	movs	r3, #138	; 0x8a
   18f08:	6003      	str	r3, [r0, #0]
   18f0a:	2001      	movs	r0, #1
   18f0c:	4240      	negs	r0, r0
   18f0e:	e7f7      	b.n	18f00 <__ascii_wctomb+0xc>

00018f10 <__swsetup_r>:
   18f10:	4b33      	ldr	r3, [pc, #204]	; (18fe0 <__swsetup_r+0xd0>)
   18f12:	b570      	push	{r4, r5, r6, lr}
   18f14:	0005      	movs	r5, r0
   18f16:	6818      	ldr	r0, [r3, #0]
   18f18:	000c      	movs	r4, r1
   18f1a:	2800      	cmp	r0, #0
   18f1c:	d002      	beq.n	18f24 <__swsetup_r+0x14>
   18f1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   18f20:	2b00      	cmp	r3, #0
   18f22:	d03c      	beq.n	18f9e <__swsetup_r+0x8e>
   18f24:	230c      	movs	r3, #12
   18f26:	5ee2      	ldrsh	r2, [r4, r3]
   18f28:	b293      	uxth	r3, r2
   18f2a:	0719      	lsls	r1, r3, #28
   18f2c:	d50d      	bpl.n	18f4a <__swsetup_r+0x3a>
   18f2e:	6921      	ldr	r1, [r4, #16]
   18f30:	2900      	cmp	r1, #0
   18f32:	d015      	beq.n	18f60 <__swsetup_r+0x50>
   18f34:	07da      	lsls	r2, r3, #31
   18f36:	d521      	bpl.n	18f7c <__swsetup_r+0x6c>
   18f38:	2300      	movs	r3, #0
   18f3a:	60a3      	str	r3, [r4, #8]
   18f3c:	6963      	ldr	r3, [r4, #20]
   18f3e:	2000      	movs	r0, #0
   18f40:	425b      	negs	r3, r3
   18f42:	61a3      	str	r3, [r4, #24]
   18f44:	2900      	cmp	r1, #0
   18f46:	d021      	beq.n	18f8c <__swsetup_r+0x7c>
   18f48:	bd70      	pop	{r4, r5, r6, pc}
   18f4a:	06d9      	lsls	r1, r3, #27
   18f4c:	d53f      	bpl.n	18fce <__swsetup_r+0xbe>
   18f4e:	075b      	lsls	r3, r3, #29
   18f50:	d428      	bmi.n	18fa4 <__swsetup_r+0x94>
   18f52:	6921      	ldr	r1, [r4, #16]
   18f54:	2308      	movs	r3, #8
   18f56:	4313      	orrs	r3, r2
   18f58:	81a3      	strh	r3, [r4, #12]
   18f5a:	b29b      	uxth	r3, r3
   18f5c:	2900      	cmp	r1, #0
   18f5e:	d1e9      	bne.n	18f34 <__swsetup_r+0x24>
   18f60:	22a0      	movs	r2, #160	; 0xa0
   18f62:	2080      	movs	r0, #128	; 0x80
   18f64:	0092      	lsls	r2, r2, #2
   18f66:	0080      	lsls	r0, r0, #2
   18f68:	401a      	ands	r2, r3
   18f6a:	4282      	cmp	r2, r0
   18f6c:	d0e2      	beq.n	18f34 <__swsetup_r+0x24>
   18f6e:	0021      	movs	r1, r4
   18f70:	0028      	movs	r0, r5
   18f72:	f001 fd31 	bl	1a9d8 <__smakebuf_r>
   18f76:	89a3      	ldrh	r3, [r4, #12]
   18f78:	6921      	ldr	r1, [r4, #16]
   18f7a:	e7db      	b.n	18f34 <__swsetup_r+0x24>
   18f7c:	2200      	movs	r2, #0
   18f7e:	079b      	lsls	r3, r3, #30
   18f80:	d400      	bmi.n	18f84 <__swsetup_r+0x74>
   18f82:	6962      	ldr	r2, [r4, #20]
   18f84:	60a2      	str	r2, [r4, #8]
   18f86:	2000      	movs	r0, #0
   18f88:	2900      	cmp	r1, #0
   18f8a:	d1dd      	bne.n	18f48 <__swsetup_r+0x38>
   18f8c:	220c      	movs	r2, #12
   18f8e:	5ea3      	ldrsh	r3, [r4, r2]
   18f90:	061a      	lsls	r2, r3, #24
   18f92:	d5d9      	bpl.n	18f48 <__swsetup_r+0x38>
   18f94:	2240      	movs	r2, #64	; 0x40
   18f96:	4313      	orrs	r3, r2
   18f98:	81a3      	strh	r3, [r4, #12]
   18f9a:	3801      	subs	r0, #1
   18f9c:	e7d4      	b.n	18f48 <__swsetup_r+0x38>
   18f9e:	f001 f9a5 	bl	1a2ec <__sinit>
   18fa2:	e7bf      	b.n	18f24 <__swsetup_r+0x14>
   18fa4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   18fa6:	2900      	cmp	r1, #0
   18fa8:	d00a      	beq.n	18fc0 <__swsetup_r+0xb0>
   18faa:	0023      	movs	r3, r4
   18fac:	3340      	adds	r3, #64	; 0x40
   18fae:	4299      	cmp	r1, r3
   18fb0:	d004      	beq.n	18fbc <__swsetup_r+0xac>
   18fb2:	0028      	movs	r0, r5
   18fb4:	f001 fa44 	bl	1a440 <_free_r>
   18fb8:	230c      	movs	r3, #12
   18fba:	5ee2      	ldrsh	r2, [r4, r3]
   18fbc:	2300      	movs	r3, #0
   18fbe:	6323      	str	r3, [r4, #48]	; 0x30
   18fc0:	2324      	movs	r3, #36	; 0x24
   18fc2:	439a      	bics	r2, r3
   18fc4:	2300      	movs	r3, #0
   18fc6:	6921      	ldr	r1, [r4, #16]
   18fc8:	6063      	str	r3, [r4, #4]
   18fca:	6021      	str	r1, [r4, #0]
   18fcc:	e7c2      	b.n	18f54 <__swsetup_r+0x44>
   18fce:	2309      	movs	r3, #9
   18fd0:	602b      	str	r3, [r5, #0]
   18fd2:	2340      	movs	r3, #64	; 0x40
   18fd4:	2001      	movs	r0, #1
   18fd6:	431a      	orrs	r2, r3
   18fd8:	81a2      	strh	r2, [r4, #12]
   18fda:	4240      	negs	r0, r0
   18fdc:	e7b4      	b.n	18f48 <__swsetup_r+0x38>
   18fde:	46c0      	nop			; (mov r8, r8)
   18fe0:	20000044 	.word	0x20000044

00018fe4 <register_fini>:
   18fe4:	4b03      	ldr	r3, [pc, #12]	; (18ff4 <register_fini+0x10>)
   18fe6:	b510      	push	{r4, lr}
   18fe8:	2b00      	cmp	r3, #0
   18fea:	d002      	beq.n	18ff2 <register_fini+0xe>
   18fec:	4802      	ldr	r0, [pc, #8]	; (18ff8 <register_fini+0x14>)
   18fee:	f000 f805 	bl	18ffc <atexit>
   18ff2:	bd10      	pop	{r4, pc}
   18ff4:	00000000 	.word	0x00000000
   18ff8:	0001a36d 	.word	0x0001a36d

00018ffc <atexit>:
   18ffc:	b510      	push	{r4, lr}
   18ffe:	0001      	movs	r1, r0
   19000:	2300      	movs	r3, #0
   19002:	2200      	movs	r2, #0
   19004:	2000      	movs	r0, #0
   19006:	f002 fbb3 	bl	1b770 <__register_exitproc>
   1900a:	bd10      	pop	{r4, pc}

0001900c <quorem>:
   1900c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1900e:	4645      	mov	r5, r8
   19010:	4680      	mov	r8, r0
   19012:	46de      	mov	lr, fp
   19014:	4657      	mov	r7, sl
   19016:	464e      	mov	r6, r9
   19018:	4642      	mov	r2, r8
   1901a:	b5e0      	push	{r5, r6, r7, lr}
   1901c:	690c      	ldr	r4, [r1, #16]
   1901e:	6912      	ldr	r2, [r2, #16]
   19020:	b085      	sub	sp, #20
   19022:	000b      	movs	r3, r1
   19024:	9102      	str	r1, [sp, #8]
   19026:	2000      	movs	r0, #0
   19028:	4294      	cmp	r4, r2
   1902a:	dd00      	ble.n	1902e <quorem+0x22>
   1902c:	e090      	b.n	19150 <quorem+0x144>
   1902e:	2214      	movs	r2, #20
   19030:	4694      	mov	ip, r2
   19032:	4463      	add	r3, ip
   19034:	4699      	mov	r9, r3
   19036:	464a      	mov	r2, r9
   19038:	3c01      	subs	r4, #1
   1903a:	00a3      	lsls	r3, r4, #2
   1903c:	18d6      	adds	r6, r2, r3
   1903e:	2214      	movs	r2, #20
   19040:	4442      	add	r2, r8
   19042:	4693      	mov	fp, r2
   19044:	449b      	add	fp, r3
   19046:	6833      	ldr	r3, [r6, #0]
   19048:	0015      	movs	r5, r2
   1904a:	1c59      	adds	r1, r3, #1
   1904c:	465b      	mov	r3, fp
   1904e:	6818      	ldr	r0, [r3, #0]
   19050:	9201      	str	r2, [sp, #4]
   19052:	f7f9 f9e7 	bl	12424 <__udivsi3>
   19056:	1e03      	subs	r3, r0, #0
   19058:	9000      	str	r0, [sp, #0]
   1905a:	d042      	beq.n	190e2 <quorem+0xd6>
   1905c:	0029      	movs	r1, r5
   1905e:	2700      	movs	r7, #0
   19060:	464d      	mov	r5, r9
   19062:	2000      	movs	r0, #0
   19064:	46b1      	mov	r9, r6
   19066:	46a2      	mov	sl, r4
   19068:	003e      	movs	r6, r7
   1906a:	0004      	movs	r4, r0
   1906c:	469c      	mov	ip, r3
   1906e:	002f      	movs	r7, r5
   19070:	0008      	movs	r0, r1
   19072:	9503      	str	r5, [sp, #12]
   19074:	4663      	mov	r3, ip
   19076:	cf04      	ldmia	r7!, {r2}
   19078:	0415      	lsls	r5, r2, #16
   1907a:	0c2d      	lsrs	r5, r5, #16
   1907c:	435d      	muls	r5, r3
   1907e:	0c12      	lsrs	r2, r2, #16
   19080:	435a      	muls	r2, r3
   19082:	19ad      	adds	r5, r5, r6
   19084:	0c2b      	lsrs	r3, r5, #16
   19086:	18d2      	adds	r2, r2, r3
   19088:	6803      	ldr	r3, [r0, #0]
   1908a:	042d      	lsls	r5, r5, #16
   1908c:	0419      	lsls	r1, r3, #16
   1908e:	0c09      	lsrs	r1, r1, #16
   19090:	1909      	adds	r1, r1, r4
   19092:	0c16      	lsrs	r6, r2, #16
   19094:	0c2d      	lsrs	r5, r5, #16
   19096:	0412      	lsls	r2, r2, #16
   19098:	1b49      	subs	r1, r1, r5
   1909a:	0c12      	lsrs	r2, r2, #16
   1909c:	0c1b      	lsrs	r3, r3, #16
   1909e:	1a9b      	subs	r3, r3, r2
   190a0:	140a      	asrs	r2, r1, #16
   190a2:	189b      	adds	r3, r3, r2
   190a4:	0409      	lsls	r1, r1, #16
   190a6:	141c      	asrs	r4, r3, #16
   190a8:	0c09      	lsrs	r1, r1, #16
   190aa:	041b      	lsls	r3, r3, #16
   190ac:	4319      	orrs	r1, r3
   190ae:	c002      	stmia	r0!, {r1}
   190b0:	45b9      	cmp	r9, r7
   190b2:	d2df      	bcs.n	19074 <quorem+0x68>
   190b4:	9b03      	ldr	r3, [sp, #12]
   190b6:	464e      	mov	r6, r9
   190b8:	4699      	mov	r9, r3
   190ba:	465b      	mov	r3, fp
   190bc:	681b      	ldr	r3, [r3, #0]
   190be:	4654      	mov	r4, sl
   190c0:	2b00      	cmp	r3, #0
   190c2:	d10e      	bne.n	190e2 <quorem+0xd6>
   190c4:	465b      	mov	r3, fp
   190c6:	9a01      	ldr	r2, [sp, #4]
   190c8:	3b04      	subs	r3, #4
   190ca:	429a      	cmp	r2, r3
   190cc:	d304      	bcc.n	190d8 <quorem+0xcc>
   190ce:	e006      	b.n	190de <quorem+0xd2>
   190d0:	3b04      	subs	r3, #4
   190d2:	3c01      	subs	r4, #1
   190d4:	429a      	cmp	r2, r3
   190d6:	d202      	bcs.n	190de <quorem+0xd2>
   190d8:	6819      	ldr	r1, [r3, #0]
   190da:	2900      	cmp	r1, #0
   190dc:	d0f8      	beq.n	190d0 <quorem+0xc4>
   190de:	4643      	mov	r3, r8
   190e0:	611c      	str	r4, [r3, #16]
   190e2:	9902      	ldr	r1, [sp, #8]
   190e4:	4640      	mov	r0, r8
   190e6:	f001 ff33 	bl	1af50 <__mcmp>
   190ea:	2800      	cmp	r0, #0
   190ec:	db2f      	blt.n	1914e <quorem+0x142>
   190ee:	464f      	mov	r7, r9
   190f0:	2000      	movs	r0, #0
   190f2:	9b00      	ldr	r3, [sp, #0]
   190f4:	9d01      	ldr	r5, [sp, #4]
   190f6:	3301      	adds	r3, #1
   190f8:	9300      	str	r3, [sp, #0]
   190fa:	682b      	ldr	r3, [r5, #0]
   190fc:	cf02      	ldmia	r7!, {r1}
   190fe:	041a      	lsls	r2, r3, #16
   19100:	0c12      	lsrs	r2, r2, #16
   19102:	1810      	adds	r0, r2, r0
   19104:	040a      	lsls	r2, r1, #16
   19106:	0c12      	lsrs	r2, r2, #16
   19108:	1a82      	subs	r2, r0, r2
   1910a:	0c09      	lsrs	r1, r1, #16
   1910c:	0c1b      	lsrs	r3, r3, #16
   1910e:	1a5b      	subs	r3, r3, r1
   19110:	1411      	asrs	r1, r2, #16
   19112:	185b      	adds	r3, r3, r1
   19114:	0412      	lsls	r2, r2, #16
   19116:	1418      	asrs	r0, r3, #16
   19118:	0c12      	lsrs	r2, r2, #16
   1911a:	041b      	lsls	r3, r3, #16
   1911c:	4313      	orrs	r3, r2
   1911e:	c508      	stmia	r5!, {r3}
   19120:	42be      	cmp	r6, r7
   19122:	d2ea      	bcs.n	190fa <quorem+0xee>
   19124:	9901      	ldr	r1, [sp, #4]
   19126:	00a3      	lsls	r3, r4, #2
   19128:	468c      	mov	ip, r1
   1912a:	4463      	add	r3, ip
   1912c:	681a      	ldr	r2, [r3, #0]
   1912e:	2a00      	cmp	r2, #0
   19130:	d10d      	bne.n	1914e <quorem+0x142>
   19132:	3b04      	subs	r3, #4
   19134:	000a      	movs	r2, r1
   19136:	4299      	cmp	r1, r3
   19138:	d304      	bcc.n	19144 <quorem+0x138>
   1913a:	e006      	b.n	1914a <quorem+0x13e>
   1913c:	3b04      	subs	r3, #4
   1913e:	3c01      	subs	r4, #1
   19140:	429a      	cmp	r2, r3
   19142:	d202      	bcs.n	1914a <quorem+0x13e>
   19144:	6819      	ldr	r1, [r3, #0]
   19146:	2900      	cmp	r1, #0
   19148:	d0f8      	beq.n	1913c <quorem+0x130>
   1914a:	4643      	mov	r3, r8
   1914c:	611c      	str	r4, [r3, #16]
   1914e:	9800      	ldr	r0, [sp, #0]
   19150:	b005      	add	sp, #20
   19152:	bc3c      	pop	{r2, r3, r4, r5}
   19154:	4690      	mov	r8, r2
   19156:	4699      	mov	r9, r3
   19158:	46a2      	mov	sl, r4
   1915a:	46ab      	mov	fp, r5
   1915c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1915e:	46c0      	nop			; (mov r8, r8)

00019160 <_dtoa_r>:
   19160:	b5f0      	push	{r4, r5, r6, r7, lr}
   19162:	4657      	mov	r7, sl
   19164:	464e      	mov	r6, r9
   19166:	4645      	mov	r5, r8
   19168:	46de      	mov	lr, fp
   1916a:	b5e0      	push	{r5, r6, r7, lr}
   1916c:	6c01      	ldr	r1, [r0, #64]	; 0x40
   1916e:	b099      	sub	sp, #100	; 0x64
   19170:	4682      	mov	sl, r0
   19172:	001d      	movs	r5, r3
   19174:	0016      	movs	r6, r2
   19176:	001f      	movs	r7, r3
   19178:	2900      	cmp	r1, #0
   1917a:	d009      	beq.n	19190 <_dtoa_r+0x30>
   1917c:	2301      	movs	r3, #1
   1917e:	6c42      	ldr	r2, [r0, #68]	; 0x44
   19180:	4093      	lsls	r3, r2
   19182:	604a      	str	r2, [r1, #4]
   19184:	608b      	str	r3, [r1, #8]
   19186:	f001 fcd7 	bl	1ab38 <_Bfree>
   1918a:	2300      	movs	r3, #0
   1918c:	4652      	mov	r2, sl
   1918e:	6413      	str	r3, [r2, #64]	; 0x40
   19190:	46b8      	mov	r8, r7
   19192:	2f00      	cmp	r7, #0
   19194:	db37      	blt.n	19206 <_dtoa_r+0xa6>
   19196:	2300      	movs	r3, #0
   19198:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1919a:	6013      	str	r3, [r2, #0]
   1919c:	4642      	mov	r2, r8
   1919e:	4bd6      	ldr	r3, [pc, #856]	; (194f8 <_dtoa_r+0x398>)
   191a0:	401a      	ands	r2, r3
   191a2:	429a      	cmp	r2, r3
   191a4:	d018      	beq.n	191d8 <_dtoa_r+0x78>
   191a6:	2200      	movs	r2, #0
   191a8:	2300      	movs	r3, #0
   191aa:	0030      	movs	r0, r6
   191ac:	0039      	movs	r1, r7
   191ae:	f7f9 fabf 	bl	12730 <__aeabi_dcmpeq>
   191b2:	2800      	cmp	r0, #0
   191b4:	d02f      	beq.n	19216 <_dtoa_r+0xb6>
   191b6:	2301      	movs	r3, #1
   191b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
   191ba:	6013      	str	r3, [r2, #0]
   191bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   191be:	2b00      	cmp	r3, #0
   191c0:	d100      	bne.n	191c4 <_dtoa_r+0x64>
   191c2:	e22a      	b.n	1961a <_dtoa_r+0x4ba>
   191c4:	48cd      	ldr	r0, [pc, #820]	; (194fc <_dtoa_r+0x39c>)
   191c6:	6018      	str	r0, [r3, #0]
   191c8:	3801      	subs	r0, #1
   191ca:	b019      	add	sp, #100	; 0x64
   191cc:	bc3c      	pop	{r2, r3, r4, r5}
   191ce:	4690      	mov	r8, r2
   191d0:	4699      	mov	r9, r3
   191d2:	46a2      	mov	sl, r4
   191d4:	46ab      	mov	fp, r5
   191d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   191d8:	4bc9      	ldr	r3, [pc, #804]	; (19500 <_dtoa_r+0x3a0>)
   191da:	9a24      	ldr	r2, [sp, #144]	; 0x90
   191dc:	6013      	str	r3, [r2, #0]
   191de:	2e00      	cmp	r6, #0
   191e0:	d10b      	bne.n	191fa <_dtoa_r+0x9a>
   191e2:	4643      	mov	r3, r8
   191e4:	0318      	lsls	r0, r3, #12
   191e6:	d108      	bne.n	191fa <_dtoa_r+0x9a>
   191e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   191ea:	48c6      	ldr	r0, [pc, #792]	; (19504 <_dtoa_r+0x3a4>)
   191ec:	2b00      	cmp	r3, #0
   191ee:	d0ec      	beq.n	191ca <_dtoa_r+0x6a>
   191f0:	0003      	movs	r3, r0
   191f2:	3308      	adds	r3, #8
   191f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   191f6:	6013      	str	r3, [r2, #0]
   191f8:	e7e7      	b.n	191ca <_dtoa_r+0x6a>
   191fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
   191fc:	48c2      	ldr	r0, [pc, #776]	; (19508 <_dtoa_r+0x3a8>)
   191fe:	2b00      	cmp	r3, #0
   19200:	d0e3      	beq.n	191ca <_dtoa_r+0x6a>
   19202:	1cc3      	adds	r3, r0, #3
   19204:	e7f6      	b.n	191f4 <_dtoa_r+0x94>
   19206:	2301      	movs	r3, #1
   19208:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1920a:	0068      	lsls	r0, r5, #1
   1920c:	6013      	str	r3, [r2, #0]
   1920e:	0843      	lsrs	r3, r0, #1
   19210:	4698      	mov	r8, r3
   19212:	001f      	movs	r7, r3
   19214:	e7c2      	b.n	1919c <_dtoa_r+0x3c>
   19216:	ab16      	add	r3, sp, #88	; 0x58
   19218:	9301      	str	r3, [sp, #4]
   1921a:	ab17      	add	r3, sp, #92	; 0x5c
   1921c:	9300      	str	r3, [sp, #0]
   1921e:	0032      	movs	r2, r6
   19220:	003b      	movs	r3, r7
   19222:	4650      	mov	r0, sl
   19224:	f001 ff4a 	bl	1b0bc <__d2b>
   19228:	4643      	mov	r3, r8
   1922a:	4683      	mov	fp, r0
   1922c:	0d1a      	lsrs	r2, r3, #20
   1922e:	d100      	bne.n	19232 <_dtoa_r+0xd2>
   19230:	e1d6      	b.n	195e0 <_dtoa_r+0x480>
   19232:	033b      	lsls	r3, r7, #12
   19234:	4cb5      	ldr	r4, [pc, #724]	; (1950c <_dtoa_r+0x3ac>)
   19236:	0b1b      	lsrs	r3, r3, #12
   19238:	431c      	orrs	r4, r3
   1923a:	4bb5      	ldr	r3, [pc, #724]	; (19510 <_dtoa_r+0x3b0>)
   1923c:	0030      	movs	r0, r6
   1923e:	4698      	mov	r8, r3
   19240:	9b16      	ldr	r3, [sp, #88]	; 0x58
   19242:	0021      	movs	r1, r4
   19244:	4699      	mov	r9, r3
   19246:	2300      	movs	r3, #0
   19248:	4490      	add	r8, r2
   1924a:	930f      	str	r3, [sp, #60]	; 0x3c
   1924c:	2200      	movs	r2, #0
   1924e:	4bb1      	ldr	r3, [pc, #708]	; (19514 <_dtoa_r+0x3b4>)
   19250:	f7fb fcee 	bl	14c30 <__aeabi_dsub>
   19254:	4ab0      	ldr	r2, [pc, #704]	; (19518 <_dtoa_r+0x3b8>)
   19256:	4bb1      	ldr	r3, [pc, #708]	; (1951c <_dtoa_r+0x3bc>)
   19258:	f7fb fa6a 	bl	14730 <__aeabi_dmul>
   1925c:	4ab0      	ldr	r2, [pc, #704]	; (19520 <_dtoa_r+0x3c0>)
   1925e:	4bb1      	ldr	r3, [pc, #708]	; (19524 <_dtoa_r+0x3c4>)
   19260:	f7fa fb22 	bl	138a8 <__aeabi_dadd>
   19264:	0004      	movs	r4, r0
   19266:	4640      	mov	r0, r8
   19268:	000d      	movs	r5, r1
   1926a:	f7fc f82b 	bl	152c4 <__aeabi_i2d>
   1926e:	4aae      	ldr	r2, [pc, #696]	; (19528 <_dtoa_r+0x3c8>)
   19270:	4bae      	ldr	r3, [pc, #696]	; (1952c <_dtoa_r+0x3cc>)
   19272:	f7fb fa5d 	bl	14730 <__aeabi_dmul>
   19276:	0002      	movs	r2, r0
   19278:	000b      	movs	r3, r1
   1927a:	0020      	movs	r0, r4
   1927c:	0029      	movs	r1, r5
   1927e:	f7fa fb13 	bl	138a8 <__aeabi_dadd>
   19282:	0004      	movs	r4, r0
   19284:	000d      	movs	r5, r1
   19286:	f7fb ffe9 	bl	1525c <__aeabi_d2iz>
   1928a:	2200      	movs	r2, #0
   1928c:	9003      	str	r0, [sp, #12]
   1928e:	2300      	movs	r3, #0
   19290:	0020      	movs	r0, r4
   19292:	0029      	movs	r1, r5
   19294:	f7f9 fa52 	bl	1273c <__aeabi_dcmplt>
   19298:	2800      	cmp	r0, #0
   1929a:	d000      	beq.n	1929e <_dtoa_r+0x13e>
   1929c:	e2b1      	b.n	19802 <_dtoa_r+0x6a2>
   1929e:	2301      	movs	r3, #1
   192a0:	9c03      	ldr	r4, [sp, #12]
   192a2:	930c      	str	r3, [sp, #48]	; 0x30
   192a4:	2c16      	cmp	r4, #22
   192a6:	d810      	bhi.n	192ca <_dtoa_r+0x16a>
   192a8:	49a1      	ldr	r1, [pc, #644]	; (19530 <_dtoa_r+0x3d0>)
   192aa:	00e3      	lsls	r3, r4, #3
   192ac:	18c9      	adds	r1, r1, r3
   192ae:	0032      	movs	r2, r6
   192b0:	6808      	ldr	r0, [r1, #0]
   192b2:	6849      	ldr	r1, [r1, #4]
   192b4:	003b      	movs	r3, r7
   192b6:	f7f9 fa55 	bl	12764 <__aeabi_dcmpgt>
   192ba:	2800      	cmp	r0, #0
   192bc:	d100      	bne.n	192c0 <_dtoa_r+0x160>
   192be:	e31d      	b.n	198fc <_dtoa_r+0x79c>
   192c0:	0023      	movs	r3, r4
   192c2:	3b01      	subs	r3, #1
   192c4:	9303      	str	r3, [sp, #12]
   192c6:	2300      	movs	r3, #0
   192c8:	930c      	str	r3, [sp, #48]	; 0x30
   192ca:	464b      	mov	r3, r9
   192cc:	4642      	mov	r2, r8
   192ce:	1a9a      	subs	r2, r3, r2
   192d0:	2300      	movs	r3, #0
   192d2:	9306      	str	r3, [sp, #24]
   192d4:	0013      	movs	r3, r2
   192d6:	3b01      	subs	r3, #1
   192d8:	9304      	str	r3, [sp, #16]
   192da:	d500      	bpl.n	192de <_dtoa_r+0x17e>
   192dc:	e2a1      	b.n	19822 <_dtoa_r+0x6c2>
   192de:	9b03      	ldr	r3, [sp, #12]
   192e0:	2b00      	cmp	r3, #0
   192e2:	da00      	bge.n	192e6 <_dtoa_r+0x186>
   192e4:	e284      	b.n	197f0 <_dtoa_r+0x690>
   192e6:	469c      	mov	ip, r3
   192e8:	930d      	str	r3, [sp, #52]	; 0x34
   192ea:	2300      	movs	r3, #0
   192ec:	9a04      	ldr	r2, [sp, #16]
   192ee:	4699      	mov	r9, r3
   192f0:	0011      	movs	r1, r2
   192f2:	4461      	add	r1, ip
   192f4:	9104      	str	r1, [sp, #16]
   192f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   192f8:	2b09      	cmp	r3, #9
   192fa:	d900      	bls.n	192fe <_dtoa_r+0x19e>
   192fc:	e18f      	b.n	1961e <_dtoa_r+0x4be>
   192fe:	2401      	movs	r4, #1
   19300:	2b05      	cmp	r3, #5
   19302:	dd02      	ble.n	1930a <_dtoa_r+0x1aa>
   19304:	2400      	movs	r4, #0
   19306:	3b04      	subs	r3, #4
   19308:	9322      	str	r3, [sp, #136]	; 0x88
   1930a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1930c:	2b03      	cmp	r3, #3
   1930e:	d101      	bne.n	19314 <_dtoa_r+0x1b4>
   19310:	f000 fcce 	bl	19cb0 <_dtoa_r+0xb50>
   19314:	dc01      	bgt.n	1931a <_dtoa_r+0x1ba>
   19316:	f000 fc92 	bl	19c3e <_dtoa_r+0xade>
   1931a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1931c:	2b04      	cmp	r3, #4
   1931e:	d101      	bne.n	19324 <_dtoa_r+0x1c4>
   19320:	f000 fc40 	bl	19ba4 <_dtoa_r+0xa44>
   19324:	2301      	movs	r3, #1
   19326:	930b      	str	r3, [sp, #44]	; 0x2c
   19328:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1932a:	2b05      	cmp	r3, #5
   1932c:	d001      	beq.n	19332 <_dtoa_r+0x1d2>
   1932e:	f000 fc8b 	bl	19c48 <_dtoa_r+0xae8>
   19332:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   19334:	9b03      	ldr	r3, [sp, #12]
   19336:	4694      	mov	ip, r2
   19338:	4463      	add	r3, ip
   1933a:	930e      	str	r3, [sp, #56]	; 0x38
   1933c:	3301      	adds	r3, #1
   1933e:	9307      	str	r3, [sp, #28]
   19340:	1e1d      	subs	r5, r3, #0
   19342:	dc01      	bgt.n	19348 <_dtoa_r+0x1e8>
   19344:	f000 fd49 	bl	19dda <_dtoa_r+0xc7a>
   19348:	9b07      	ldr	r3, [sp, #28]
   1934a:	4698      	mov	r8, r3
   1934c:	2300      	movs	r3, #0
   1934e:	4652      	mov	r2, sl
   19350:	2100      	movs	r1, #0
   19352:	6453      	str	r3, [r2, #68]	; 0x44
   19354:	2d17      	cmp	r5, #23
   19356:	d90a      	bls.n	1936e <_dtoa_r+0x20e>
   19358:	2201      	movs	r2, #1
   1935a:	3304      	adds	r3, #4
   1935c:	005b      	lsls	r3, r3, #1
   1935e:	0018      	movs	r0, r3
   19360:	3014      	adds	r0, #20
   19362:	0011      	movs	r1, r2
   19364:	3201      	adds	r2, #1
   19366:	4285      	cmp	r5, r0
   19368:	d2f8      	bcs.n	1935c <_dtoa_r+0x1fc>
   1936a:	4653      	mov	r3, sl
   1936c:	6459      	str	r1, [r3, #68]	; 0x44
   1936e:	4650      	mov	r0, sl
   19370:	f001 fbba 	bl	1aae8 <_Balloc>
   19374:	4653      	mov	r3, sl
   19376:	6418      	str	r0, [r3, #64]	; 0x40
   19378:	4643      	mov	r3, r8
   1937a:	900a      	str	r0, [sp, #40]	; 0x28
   1937c:	2b0e      	cmp	r3, #14
   1937e:	d900      	bls.n	19382 <_dtoa_r+0x222>
   19380:	e161      	b.n	19646 <_dtoa_r+0x4e6>
   19382:	2c00      	cmp	r4, #0
   19384:	d100      	bne.n	19388 <_dtoa_r+0x228>
   19386:	e15e      	b.n	19646 <_dtoa_r+0x4e6>
   19388:	9610      	str	r6, [sp, #64]	; 0x40
   1938a:	9711      	str	r7, [sp, #68]	; 0x44
   1938c:	9e03      	ldr	r6, [sp, #12]
   1938e:	2e00      	cmp	r6, #0
   19390:	dc01      	bgt.n	19396 <_dtoa_r+0x236>
   19392:	f000 fd25 	bl	19de0 <_dtoa_r+0xc80>
   19396:	0032      	movs	r2, r6
   19398:	210f      	movs	r1, #15
   1939a:	4b65      	ldr	r3, [pc, #404]	; (19530 <_dtoa_r+0x3d0>)
   1939c:	400a      	ands	r2, r1
   1939e:	00d2      	lsls	r2, r2, #3
   193a0:	189b      	adds	r3, r3, r2
   193a2:	1136      	asrs	r6, r6, #4
   193a4:	681c      	ldr	r4, [r3, #0]
   193a6:	685d      	ldr	r5, [r3, #4]
   193a8:	06f3      	lsls	r3, r6, #27
   193aa:	d401      	bmi.n	193b0 <_dtoa_r+0x250>
   193ac:	f000 fcca 	bl	19d44 <_dtoa_r+0xbe4>
   193b0:	4b60      	ldr	r3, [pc, #384]	; (19534 <_dtoa_r+0x3d4>)
   193b2:	400e      	ands	r6, r1
   193b4:	6a1a      	ldr	r2, [r3, #32]
   193b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   193b8:	9810      	ldr	r0, [sp, #64]	; 0x40
   193ba:	9911      	ldr	r1, [sp, #68]	; 0x44
   193bc:	f7fa fd84 	bl	13ec8 <__aeabi_ddiv>
   193c0:	2303      	movs	r3, #3
   193c2:	4698      	mov	r8, r3
   193c4:	9008      	str	r0, [sp, #32]
   193c6:	9109      	str	r1, [sp, #36]	; 0x24
   193c8:	2e00      	cmp	r6, #0
   193ca:	d011      	beq.n	193f0 <_dtoa_r+0x290>
   193cc:	4f59      	ldr	r7, [pc, #356]	; (19534 <_dtoa_r+0x3d4>)
   193ce:	2301      	movs	r3, #1
   193d0:	4233      	tst	r3, r6
   193d2:	d009      	beq.n	193e8 <_dtoa_r+0x288>
   193d4:	469c      	mov	ip, r3
   193d6:	683a      	ldr	r2, [r7, #0]
   193d8:	687b      	ldr	r3, [r7, #4]
   193da:	0020      	movs	r0, r4
   193dc:	0029      	movs	r1, r5
   193de:	44e0      	add	r8, ip
   193e0:	f7fb f9a6 	bl	14730 <__aeabi_dmul>
   193e4:	0004      	movs	r4, r0
   193e6:	000d      	movs	r5, r1
   193e8:	1076      	asrs	r6, r6, #1
   193ea:	3708      	adds	r7, #8
   193ec:	2e00      	cmp	r6, #0
   193ee:	d1ee      	bne.n	193ce <_dtoa_r+0x26e>
   193f0:	0022      	movs	r2, r4
   193f2:	9808      	ldr	r0, [sp, #32]
   193f4:	9909      	ldr	r1, [sp, #36]	; 0x24
   193f6:	002b      	movs	r3, r5
   193f8:	f7fa fd66 	bl	13ec8 <__aeabi_ddiv>
   193fc:	0006      	movs	r6, r0
   193fe:	000f      	movs	r7, r1
   19400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19402:	2b00      	cmp	r3, #0
   19404:	d009      	beq.n	1941a <_dtoa_r+0x2ba>
   19406:	2200      	movs	r2, #0
   19408:	4b40      	ldr	r3, [pc, #256]	; (1950c <_dtoa_r+0x3ac>)
   1940a:	0030      	movs	r0, r6
   1940c:	0039      	movs	r1, r7
   1940e:	f7f9 f995 	bl	1273c <__aeabi_dcmplt>
   19412:	2800      	cmp	r0, #0
   19414:	d001      	beq.n	1941a <_dtoa_r+0x2ba>
   19416:	f000 fdc2 	bl	19f9e <_dtoa_r+0xe3e>
   1941a:	4640      	mov	r0, r8
   1941c:	f7fb ff52 	bl	152c4 <__aeabi_i2d>
   19420:	0032      	movs	r2, r6
   19422:	003b      	movs	r3, r7
   19424:	f7fb f984 	bl	14730 <__aeabi_dmul>
   19428:	2200      	movs	r2, #0
   1942a:	4b43      	ldr	r3, [pc, #268]	; (19538 <_dtoa_r+0x3d8>)
   1942c:	f7fa fa3c 	bl	138a8 <__aeabi_dadd>
   19430:	4a42      	ldr	r2, [pc, #264]	; (1953c <_dtoa_r+0x3dc>)
   19432:	000b      	movs	r3, r1
   19434:	4694      	mov	ip, r2
   19436:	4463      	add	r3, ip
   19438:	9008      	str	r0, [sp, #32]
   1943a:	9109      	str	r1, [sp, #36]	; 0x24
   1943c:	9309      	str	r3, [sp, #36]	; 0x24
   1943e:	9b07      	ldr	r3, [sp, #28]
   19440:	2b00      	cmp	r3, #0
   19442:	d101      	bne.n	19448 <_dtoa_r+0x2e8>
   19444:	f000 fc50 	bl	19ce8 <_dtoa_r+0xb88>
   19448:	9b03      	ldr	r3, [sp, #12]
   1944a:	9313      	str	r3, [sp, #76]	; 0x4c
   1944c:	9b07      	ldr	r3, [sp, #28]
   1944e:	9312      	str	r3, [sp, #72]	; 0x48
   19450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   19452:	2b00      	cmp	r3, #0
   19454:	d101      	bne.n	1945a <_dtoa_r+0x2fa>
   19456:	f000 fd1d 	bl	19e94 <_dtoa_r+0xd34>
   1945a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1945c:	2000      	movs	r0, #0
   1945e:	1e5a      	subs	r2, r3, #1
   19460:	4b33      	ldr	r3, [pc, #204]	; (19530 <_dtoa_r+0x3d0>)
   19462:	00d2      	lsls	r2, r2, #3
   19464:	189b      	adds	r3, r3, r2
   19466:	681a      	ldr	r2, [r3, #0]
   19468:	685b      	ldr	r3, [r3, #4]
   1946a:	4935      	ldr	r1, [pc, #212]	; (19540 <_dtoa_r+0x3e0>)
   1946c:	f7fa fd2c 	bl	13ec8 <__aeabi_ddiv>
   19470:	9a08      	ldr	r2, [sp, #32]
   19472:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19474:	f7fb fbdc 	bl	14c30 <__aeabi_dsub>
   19478:	9008      	str	r0, [sp, #32]
   1947a:	9109      	str	r1, [sp, #36]	; 0x24
   1947c:	0039      	movs	r1, r7
   1947e:	0030      	movs	r0, r6
   19480:	f7fb feec 	bl	1525c <__aeabi_d2iz>
   19484:	0004      	movs	r4, r0
   19486:	f7fb ff1d 	bl	152c4 <__aeabi_i2d>
   1948a:	0002      	movs	r2, r0
   1948c:	000b      	movs	r3, r1
   1948e:	0030      	movs	r0, r6
   19490:	0039      	movs	r1, r7
   19492:	f7fb fbcd 	bl	14c30 <__aeabi_dsub>
   19496:	0005      	movs	r5, r0
   19498:	000e      	movs	r6, r1
   1949a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1949c:	3430      	adds	r4, #48	; 0x30
   1949e:	1c51      	adds	r1, r2, #1
   194a0:	b2e7      	uxtb	r7, r4
   194a2:	9114      	str	r1, [sp, #80]	; 0x50
   194a4:	7017      	strb	r7, [r2, #0]
   194a6:	0033      	movs	r3, r6
   194a8:	9808      	ldr	r0, [sp, #32]
   194aa:	9909      	ldr	r1, [sp, #36]	; 0x24
   194ac:	002a      	movs	r2, r5
   194ae:	f7f9 f959 	bl	12764 <__aeabi_dcmpgt>
   194b2:	2800      	cmp	r0, #0
   194b4:	d001      	beq.n	194ba <_dtoa_r+0x35a>
   194b6:	f000 fdfe 	bl	1a0b6 <_dtoa_r+0xf56>
   194ba:	002a      	movs	r2, r5
   194bc:	0033      	movs	r3, r6
   194be:	2000      	movs	r0, #0
   194c0:	4912      	ldr	r1, [pc, #72]	; (1950c <_dtoa_r+0x3ac>)
   194c2:	f7fb fbb5 	bl	14c30 <__aeabi_dsub>
   194c6:	0002      	movs	r2, r0
   194c8:	000b      	movs	r3, r1
   194ca:	9808      	ldr	r0, [sp, #32]
   194cc:	9909      	ldr	r1, [sp, #36]	; 0x24
   194ce:	f7f9 f949 	bl	12764 <__aeabi_dcmpgt>
   194d2:	2800      	cmp	r0, #0
   194d4:	d001      	beq.n	194da <_dtoa_r+0x37a>
   194d6:	f000 fde7 	bl	1a0a8 <_dtoa_r+0xf48>
   194da:	9b12      	ldr	r3, [sp, #72]	; 0x48
   194dc:	2b01      	cmp	r3, #1
   194de:	d101      	bne.n	194e4 <_dtoa_r+0x384>
   194e0:	f000 fc78 	bl	19dd4 <_dtoa_r+0xc74>
   194e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   194e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   194e8:	4694      	mov	ip, r2
   194ea:	4463      	add	r3, ip
   194ec:	4698      	mov	r8, r3
   194ee:	464b      	mov	r3, r9
   194f0:	9312      	str	r3, [sp, #72]	; 0x48
   194f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   194f4:	4699      	mov	r9, r3
   194f6:	e038      	b.n	1956a <_dtoa_r+0x40a>
   194f8:	7ff00000 	.word	0x7ff00000
   194fc:	0001d0a1 	.word	0x0001d0a1
   19500:	0000270f 	.word	0x0000270f
   19504:	0001d34c 	.word	0x0001d34c
   19508:	0001d358 	.word	0x0001d358
   1950c:	3ff00000 	.word	0x3ff00000
   19510:	fffffc01 	.word	0xfffffc01
   19514:	3ff80000 	.word	0x3ff80000
   19518:	636f4361 	.word	0x636f4361
   1951c:	3fd287a7 	.word	0x3fd287a7
   19520:	8b60c8b3 	.word	0x8b60c8b3
   19524:	3fc68a28 	.word	0x3fc68a28
   19528:	509f79fb 	.word	0x509f79fb
   1952c:	3fd34413 	.word	0x3fd34413
   19530:	0001d388 	.word	0x0001d388
   19534:	0001d360 	.word	0x0001d360
   19538:	401c0000 	.word	0x401c0000
   1953c:	fcc00000 	.word	0xfcc00000
   19540:	3fe00000 	.word	0x3fe00000
   19544:	002a      	movs	r2, r5
   19546:	0033      	movs	r3, r6
   19548:	2000      	movs	r0, #0
   1954a:	49b9      	ldr	r1, [pc, #740]	; (19830 <_dtoa_r+0x6d0>)
   1954c:	f7fb fb70 	bl	14c30 <__aeabi_dsub>
   19550:	9a08      	ldr	r2, [sp, #32]
   19552:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19554:	f7f9 f8f2 	bl	1273c <__aeabi_dcmplt>
   19558:	2800      	cmp	r0, #0
   1955a:	d001      	beq.n	19560 <_dtoa_r+0x400>
   1955c:	f000 fd74 	bl	1a048 <_dtoa_r+0xee8>
   19560:	46a1      	mov	r9, r4
   19562:	4544      	cmp	r4, r8
   19564:	d101      	bne.n	1956a <_dtoa_r+0x40a>
   19566:	f000 fc33 	bl	19dd0 <_dtoa_r+0xc70>
   1956a:	9808      	ldr	r0, [sp, #32]
   1956c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1956e:	2200      	movs	r2, #0
   19570:	4bb0      	ldr	r3, [pc, #704]	; (19834 <_dtoa_r+0x6d4>)
   19572:	f7fb f8dd 	bl	14730 <__aeabi_dmul>
   19576:	2200      	movs	r2, #0
   19578:	4bae      	ldr	r3, [pc, #696]	; (19834 <_dtoa_r+0x6d4>)
   1957a:	9008      	str	r0, [sp, #32]
   1957c:	9109      	str	r1, [sp, #36]	; 0x24
   1957e:	0028      	movs	r0, r5
   19580:	0031      	movs	r1, r6
   19582:	f7fb f8d5 	bl	14730 <__aeabi_dmul>
   19586:	000d      	movs	r5, r1
   19588:	0004      	movs	r4, r0
   1958a:	f7fb fe67 	bl	1525c <__aeabi_d2iz>
   1958e:	0007      	movs	r7, r0
   19590:	f7fb fe98 	bl	152c4 <__aeabi_i2d>
   19594:	0002      	movs	r2, r0
   19596:	000b      	movs	r3, r1
   19598:	0020      	movs	r0, r4
   1959a:	0029      	movs	r1, r5
   1959c:	f7fb fb48 	bl	14c30 <__aeabi_dsub>
   195a0:	464b      	mov	r3, r9
   195a2:	3730      	adds	r7, #48	; 0x30
   195a4:	b2ff      	uxtb	r7, r7
   195a6:	1c5c      	adds	r4, r3, #1
   195a8:	701f      	strb	r7, [r3, #0]
   195aa:	9a08      	ldr	r2, [sp, #32]
   195ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
   195ae:	0005      	movs	r5, r0
   195b0:	000e      	movs	r6, r1
   195b2:	f7f9 f8c3 	bl	1273c <__aeabi_dcmplt>
   195b6:	2800      	cmp	r0, #0
   195b8:	d0c4      	beq.n	19544 <_dtoa_r+0x3e4>
   195ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   195bc:	9303      	str	r3, [sp, #12]
   195be:	4659      	mov	r1, fp
   195c0:	4650      	mov	r0, sl
   195c2:	f001 fab9 	bl	1ab38 <_Bfree>
   195c6:	2300      	movs	r3, #0
   195c8:	7023      	strb	r3, [r4, #0]
   195ca:	9b03      	ldr	r3, [sp, #12]
   195cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
   195ce:	3301      	adds	r3, #1
   195d0:	6013      	str	r3, [r2, #0]
   195d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   195d4:	2b00      	cmp	r3, #0
   195d6:	d100      	bne.n	195da <_dtoa_r+0x47a>
   195d8:	e3a8      	b.n	19d2c <_dtoa_r+0xbcc>
   195da:	601c      	str	r4, [r3, #0]
   195dc:	980a      	ldr	r0, [sp, #40]	; 0x28
   195de:	e5f4      	b.n	191ca <_dtoa_r+0x6a>
   195e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
   195e2:	4699      	mov	r9, r3
   195e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   195e6:	444b      	add	r3, r9
   195e8:	001c      	movs	r4, r3
   195ea:	4b93      	ldr	r3, [pc, #588]	; (19838 <_dtoa_r+0x6d8>)
   195ec:	18e3      	adds	r3, r4, r3
   195ee:	2b20      	cmp	r3, #32
   195f0:	dc00      	bgt.n	195f4 <_dtoa_r+0x494>
   195f2:	e17e      	b.n	198f2 <_dtoa_r+0x792>
   195f4:	0031      	movs	r1, r6
   195f6:	4a91      	ldr	r2, [pc, #580]	; (1983c <_dtoa_r+0x6dc>)
   195f8:	4640      	mov	r0, r8
   195fa:	18a2      	adds	r2, r4, r2
   195fc:	40d1      	lsrs	r1, r2
   195fe:	000a      	movs	r2, r1
   19600:	2140      	movs	r1, #64	; 0x40
   19602:	1acb      	subs	r3, r1, r3
   19604:	4098      	lsls	r0, r3
   19606:	4310      	orrs	r0, r2
   19608:	f7fb fe9e 	bl	15348 <__aeabi_ui2d>
   1960c:	1e63      	subs	r3, r4, #1
   1960e:	4698      	mov	r8, r3
   19610:	2301      	movs	r3, #1
   19612:	4d8b      	ldr	r5, [pc, #556]	; (19840 <_dtoa_r+0x6e0>)
   19614:	930f      	str	r3, [sp, #60]	; 0x3c
   19616:	1949      	adds	r1, r1, r5
   19618:	e618      	b.n	1924c <_dtoa_r+0xec>
   1961a:	488a      	ldr	r0, [pc, #552]	; (19844 <_dtoa_r+0x6e4>)
   1961c:	e5d5      	b.n	191ca <_dtoa_r+0x6a>
   1961e:	2300      	movs	r3, #0
   19620:	4652      	mov	r2, sl
   19622:	2100      	movs	r1, #0
   19624:	6453      	str	r3, [r2, #68]	; 0x44
   19626:	4650      	mov	r0, sl
   19628:	f001 fa5e 	bl	1aae8 <_Balloc>
   1962c:	4653      	mov	r3, sl
   1962e:	6418      	str	r0, [r3, #64]	; 0x40
   19630:	2301      	movs	r3, #1
   19632:	425b      	negs	r3, r3
   19634:	9307      	str	r3, [sp, #28]
   19636:	930e      	str	r3, [sp, #56]	; 0x38
   19638:	3302      	adds	r3, #2
   1963a:	2200      	movs	r2, #0
   1963c:	930b      	str	r3, [sp, #44]	; 0x2c
   1963e:	2300      	movs	r3, #0
   19640:	900a      	str	r0, [sp, #40]	; 0x28
   19642:	9223      	str	r2, [sp, #140]	; 0x8c
   19644:	9322      	str	r3, [sp, #136]	; 0x88
   19646:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   19648:	2b00      	cmp	r3, #0
   1964a:	da00      	bge.n	1964e <_dtoa_r+0x4ee>
   1964c:	e0ab      	b.n	197a6 <_dtoa_r+0x646>
   1964e:	9a03      	ldr	r2, [sp, #12]
   19650:	2a0e      	cmp	r2, #14
   19652:	dd00      	ble.n	19656 <_dtoa_r+0x4f6>
   19654:	e0a7      	b.n	197a6 <_dtoa_r+0x646>
   19656:	4b7c      	ldr	r3, [pc, #496]	; (19848 <_dtoa_r+0x6e8>)
   19658:	00d2      	lsls	r2, r2, #3
   1965a:	189b      	adds	r3, r3, r2
   1965c:	685c      	ldr	r4, [r3, #4]
   1965e:	681b      	ldr	r3, [r3, #0]
   19660:	9304      	str	r3, [sp, #16]
   19662:	9405      	str	r4, [sp, #20]
   19664:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19666:	2b00      	cmp	r3, #0
   19668:	da00      	bge.n	1966c <_dtoa_r+0x50c>
   1966a:	e2a7      	b.n	19bbc <_dtoa_r+0xa5c>
   1966c:	9c04      	ldr	r4, [sp, #16]
   1966e:	9d05      	ldr	r5, [sp, #20]
   19670:	0030      	movs	r0, r6
   19672:	0022      	movs	r2, r4
   19674:	002b      	movs	r3, r5
   19676:	0039      	movs	r1, r7
   19678:	f7fa fc26 	bl	13ec8 <__aeabi_ddiv>
   1967c:	f7fb fdee 	bl	1525c <__aeabi_d2iz>
   19680:	4680      	mov	r8, r0
   19682:	f7fb fe1f 	bl	152c4 <__aeabi_i2d>
   19686:	0022      	movs	r2, r4
   19688:	002b      	movs	r3, r5
   1968a:	f7fb f851 	bl	14730 <__aeabi_dmul>
   1968e:	0002      	movs	r2, r0
   19690:	000b      	movs	r3, r1
   19692:	0030      	movs	r0, r6
   19694:	0039      	movs	r1, r7
   19696:	f7fb facb 	bl	14c30 <__aeabi_dsub>
   1969a:	4643      	mov	r3, r8
   1969c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1969e:	3330      	adds	r3, #48	; 0x30
   196a0:	7013      	strb	r3, [r2, #0]
   196a2:	9b07      	ldr	r3, [sp, #28]
   196a4:	0006      	movs	r6, r0
   196a6:	000f      	movs	r7, r1
   196a8:	1c54      	adds	r4, r2, #1
   196aa:	2b01      	cmp	r3, #1
   196ac:	d04e      	beq.n	1974c <_dtoa_r+0x5ec>
   196ae:	2200      	movs	r2, #0
   196b0:	4b60      	ldr	r3, [pc, #384]	; (19834 <_dtoa_r+0x6d4>)
   196b2:	f7fb f83d 	bl	14730 <__aeabi_dmul>
   196b6:	2200      	movs	r2, #0
   196b8:	2300      	movs	r3, #0
   196ba:	0006      	movs	r6, r0
   196bc:	000f      	movs	r7, r1
   196be:	f7f9 f837 	bl	12730 <__aeabi_dcmpeq>
   196c2:	2800      	cmp	r0, #0
   196c4:	d000      	beq.n	196c8 <_dtoa_r+0x568>
   196c6:	e77a      	b.n	195be <_dtoa_r+0x45e>
   196c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   196ca:	9a07      	ldr	r2, [sp, #28]
   196cc:	1c9d      	adds	r5, r3, #2
   196ce:	469c      	mov	ip, r3
   196d0:	465b      	mov	r3, fp
   196d2:	9306      	str	r3, [sp, #24]
   196d4:	4653      	mov	r3, sl
   196d6:	4462      	add	r2, ip
   196d8:	46aa      	mov	sl, r5
   196da:	9c04      	ldr	r4, [sp, #16]
   196dc:	9d05      	ldr	r5, [sp, #20]
   196de:	4691      	mov	r9, r2
   196e0:	9307      	str	r3, [sp, #28]
   196e2:	e00f      	b.n	19704 <_dtoa_r+0x5a4>
   196e4:	2200      	movs	r2, #0
   196e6:	4b53      	ldr	r3, [pc, #332]	; (19834 <_dtoa_r+0x6d4>)
   196e8:	f7fb f822 	bl	14730 <__aeabi_dmul>
   196ec:	2301      	movs	r3, #1
   196ee:	469c      	mov	ip, r3
   196f0:	2200      	movs	r2, #0
   196f2:	2300      	movs	r3, #0
   196f4:	0006      	movs	r6, r0
   196f6:	000f      	movs	r7, r1
   196f8:	44e2      	add	sl, ip
   196fa:	f7f9 f819 	bl	12730 <__aeabi_dcmpeq>
   196fe:	2800      	cmp	r0, #0
   19700:	d000      	beq.n	19704 <_dtoa_r+0x5a4>
   19702:	e2d9      	b.n	19cb8 <_dtoa_r+0xb58>
   19704:	0022      	movs	r2, r4
   19706:	002b      	movs	r3, r5
   19708:	0030      	movs	r0, r6
   1970a:	0039      	movs	r1, r7
   1970c:	f7fa fbdc 	bl	13ec8 <__aeabi_ddiv>
   19710:	f7fb fda4 	bl	1525c <__aeabi_d2iz>
   19714:	4680      	mov	r8, r0
   19716:	f7fb fdd5 	bl	152c4 <__aeabi_i2d>
   1971a:	0022      	movs	r2, r4
   1971c:	002b      	movs	r3, r5
   1971e:	f7fb f807 	bl	14730 <__aeabi_dmul>
   19722:	0002      	movs	r2, r0
   19724:	000b      	movs	r3, r1
   19726:	0030      	movs	r0, r6
   19728:	0039      	movs	r1, r7
   1972a:	f7fb fa81 	bl	14c30 <__aeabi_dsub>
   1972e:	4653      	mov	r3, sl
   19730:	4642      	mov	r2, r8
   19732:	3b01      	subs	r3, #1
   19734:	3230      	adds	r2, #48	; 0x30
   19736:	0006      	movs	r6, r0
   19738:	000f      	movs	r7, r1
   1973a:	46d3      	mov	fp, sl
   1973c:	701a      	strb	r2, [r3, #0]
   1973e:	45d1      	cmp	r9, sl
   19740:	d1d0      	bne.n	196e4 <_dtoa_r+0x584>
   19742:	9b06      	ldr	r3, [sp, #24]
   19744:	4654      	mov	r4, sl
   19746:	469b      	mov	fp, r3
   19748:	9b07      	ldr	r3, [sp, #28]
   1974a:	469a      	mov	sl, r3
   1974c:	0032      	movs	r2, r6
   1974e:	003b      	movs	r3, r7
   19750:	0030      	movs	r0, r6
   19752:	0039      	movs	r1, r7
   19754:	f7fa f8a8 	bl	138a8 <__aeabi_dadd>
   19758:	0006      	movs	r6, r0
   1975a:	000f      	movs	r7, r1
   1975c:	0002      	movs	r2, r0
   1975e:	000b      	movs	r3, r1
   19760:	9804      	ldr	r0, [sp, #16]
   19762:	9905      	ldr	r1, [sp, #20]
   19764:	f7f8 ffea 	bl	1273c <__aeabi_dcmplt>
   19768:	2800      	cmp	r0, #0
   1976a:	d10c      	bne.n	19786 <_dtoa_r+0x626>
   1976c:	9804      	ldr	r0, [sp, #16]
   1976e:	9905      	ldr	r1, [sp, #20]
   19770:	0032      	movs	r2, r6
   19772:	003b      	movs	r3, r7
   19774:	f7f8 ffdc 	bl	12730 <__aeabi_dcmpeq>
   19778:	2800      	cmp	r0, #0
   1977a:	d100      	bne.n	1977e <_dtoa_r+0x61e>
   1977c:	e71f      	b.n	195be <_dtoa_r+0x45e>
   1977e:	4643      	mov	r3, r8
   19780:	07db      	lsls	r3, r3, #31
   19782:	d400      	bmi.n	19786 <_dtoa_r+0x626>
   19784:	e71b      	b.n	195be <_dtoa_r+0x45e>
   19786:	1e65      	subs	r5, r4, #1
   19788:	782f      	ldrb	r7, [r5, #0]
   1978a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1978c:	e006      	b.n	1979c <_dtoa_r+0x63c>
   1978e:	429d      	cmp	r5, r3
   19790:	d100      	bne.n	19794 <_dtoa_r+0x634>
   19792:	e351      	b.n	19e38 <_dtoa_r+0xcd8>
   19794:	3c02      	subs	r4, #2
   19796:	7827      	ldrb	r7, [r4, #0]
   19798:	002c      	movs	r4, r5
   1979a:	3d01      	subs	r5, #1
   1979c:	2f39      	cmp	r7, #57	; 0x39
   1979e:	d0f6      	beq.n	1978e <_dtoa_r+0x62e>
   197a0:	3701      	adds	r7, #1
   197a2:	702f      	strb	r7, [r5, #0]
   197a4:	e70b      	b.n	195be <_dtoa_r+0x45e>
   197a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   197a8:	2a00      	cmp	r2, #0
   197aa:	d04f      	beq.n	1984c <_dtoa_r+0x6ec>
   197ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
   197ae:	2a01      	cmp	r2, #1
   197b0:	dc00      	bgt.n	197b4 <_dtoa_r+0x654>
   197b2:	e22c      	b.n	19c0e <_dtoa_r+0xaae>
   197b4:	9b07      	ldr	r3, [sp, #28]
   197b6:	1e5c      	subs	r4, r3, #1
   197b8:	464b      	mov	r3, r9
   197ba:	45a1      	cmp	r9, r4
   197bc:	da00      	bge.n	197c0 <_dtoa_r+0x660>
   197be:	e2b8      	b.n	19d32 <_dtoa_r+0xbd2>
   197c0:	1b1c      	subs	r4, r3, r4
   197c2:	9b07      	ldr	r3, [sp, #28]
   197c4:	2b00      	cmp	r3, #0
   197c6:	da00      	bge.n	197ca <_dtoa_r+0x66a>
   197c8:	e3d4      	b.n	19f74 <_dtoa_r+0xe14>
   197ca:	9b06      	ldr	r3, [sp, #24]
   197cc:	9308      	str	r3, [sp, #32]
   197ce:	9b07      	ldr	r3, [sp, #28]
   197d0:	9a06      	ldr	r2, [sp, #24]
   197d2:	2101      	movs	r1, #1
   197d4:	4694      	mov	ip, r2
   197d6:	449c      	add	ip, r3
   197d8:	4662      	mov	r2, ip
   197da:	9206      	str	r2, [sp, #24]
   197dc:	9a04      	ldr	r2, [sp, #16]
   197de:	4650      	mov	r0, sl
   197e0:	4694      	mov	ip, r2
   197e2:	449c      	add	ip, r3
   197e4:	4663      	mov	r3, ip
   197e6:	9304      	str	r3, [sp, #16]
   197e8:	f001 fa3e 	bl	1ac68 <__i2b>
   197ec:	4680      	mov	r8, r0
   197ee:	e032      	b.n	19856 <_dtoa_r+0x6f6>
   197f0:	9a06      	ldr	r2, [sp, #24]
   197f2:	9b03      	ldr	r3, [sp, #12]
   197f4:	1ad2      	subs	r2, r2, r3
   197f6:	425b      	negs	r3, r3
   197f8:	4699      	mov	r9, r3
   197fa:	2300      	movs	r3, #0
   197fc:	9206      	str	r2, [sp, #24]
   197fe:	930d      	str	r3, [sp, #52]	; 0x34
   19800:	e579      	b.n	192f6 <_dtoa_r+0x196>
   19802:	9803      	ldr	r0, [sp, #12]
   19804:	f7fb fd5e 	bl	152c4 <__aeabi_i2d>
   19808:	000b      	movs	r3, r1
   1980a:	0002      	movs	r2, r0
   1980c:	0029      	movs	r1, r5
   1980e:	0020      	movs	r0, r4
   19810:	f7f8 ff8e 	bl	12730 <__aeabi_dcmpeq>
   19814:	0002      	movs	r2, r0
   19816:	4250      	negs	r0, r2
   19818:	4150      	adcs	r0, r2
   1981a:	9b03      	ldr	r3, [sp, #12]
   1981c:	1a1b      	subs	r3, r3, r0
   1981e:	9303      	str	r3, [sp, #12]
   19820:	e53d      	b.n	1929e <_dtoa_r+0x13e>
   19822:	2301      	movs	r3, #1
   19824:	1a9b      	subs	r3, r3, r2
   19826:	9306      	str	r3, [sp, #24]
   19828:	2300      	movs	r3, #0
   1982a:	9304      	str	r3, [sp, #16]
   1982c:	e557      	b.n	192de <_dtoa_r+0x17e>
   1982e:	46c0      	nop			; (mov r8, r8)
   19830:	3ff00000 	.word	0x3ff00000
   19834:	40240000 	.word	0x40240000
   19838:	00000432 	.word	0x00000432
   1983c:	00000412 	.word	0x00000412
   19840:	fe100000 	.word	0xfe100000
   19844:	0001d0a0 	.word	0x0001d0a0
   19848:	0001d388 	.word	0x0001d388
   1984c:	9b06      	ldr	r3, [sp, #24]
   1984e:	464c      	mov	r4, r9
   19850:	9308      	str	r3, [sp, #32]
   19852:	2300      	movs	r3, #0
   19854:	4698      	mov	r8, r3
   19856:	9908      	ldr	r1, [sp, #32]
   19858:	1e0b      	subs	r3, r1, #0
   1985a:	dd0e      	ble.n	1987a <_dtoa_r+0x71a>
   1985c:	9a04      	ldr	r2, [sp, #16]
   1985e:	2a00      	cmp	r2, #0
   19860:	dd0b      	ble.n	1987a <_dtoa_r+0x71a>
   19862:	4293      	cmp	r3, r2
   19864:	dd00      	ble.n	19868 <_dtoa_r+0x708>
   19866:	e187      	b.n	19b78 <_dtoa_r+0xa18>
   19868:	9a06      	ldr	r2, [sp, #24]
   1986a:	1ad2      	subs	r2, r2, r3
   1986c:	9206      	str	r2, [sp, #24]
   1986e:	9a08      	ldr	r2, [sp, #32]
   19870:	1ad2      	subs	r2, r2, r3
   19872:	9208      	str	r2, [sp, #32]
   19874:	9a04      	ldr	r2, [sp, #16]
   19876:	1ad3      	subs	r3, r2, r3
   19878:	9304      	str	r3, [sp, #16]
   1987a:	464b      	mov	r3, r9
   1987c:	2b00      	cmp	r3, #0
   1987e:	d01a      	beq.n	198b6 <_dtoa_r+0x756>
   19880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   19882:	2b00      	cmp	r3, #0
   19884:	d100      	bne.n	19888 <_dtoa_r+0x728>
   19886:	e1bb      	b.n	19c00 <_dtoa_r+0xaa0>
   19888:	2c00      	cmp	r4, #0
   1988a:	dd10      	ble.n	198ae <_dtoa_r+0x74e>
   1988c:	4641      	mov	r1, r8
   1988e:	0022      	movs	r2, r4
   19890:	4650      	mov	r0, sl
   19892:	f001 fa9d 	bl	1add0 <__pow5mult>
   19896:	465a      	mov	r2, fp
   19898:	0001      	movs	r1, r0
   1989a:	4680      	mov	r8, r0
   1989c:	4650      	mov	r0, sl
   1989e:	f001 f9ed 	bl	1ac7c <__multiply>
   198a2:	0005      	movs	r5, r0
   198a4:	4659      	mov	r1, fp
   198a6:	4650      	mov	r0, sl
   198a8:	f001 f946 	bl	1ab38 <_Bfree>
   198ac:	46ab      	mov	fp, r5
   198ae:	464b      	mov	r3, r9
   198b0:	1b1a      	subs	r2, r3, r4
   198b2:	d000      	beq.n	198b6 <_dtoa_r+0x756>
   198b4:	e1a5      	b.n	19c02 <_dtoa_r+0xaa2>
   198b6:	2101      	movs	r1, #1
   198b8:	4650      	mov	r0, sl
   198ba:	f001 f9d5 	bl	1ac68 <__i2b>
   198be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   198c0:	4681      	mov	r9, r0
   198c2:	2b00      	cmp	r3, #0
   198c4:	dd1d      	ble.n	19902 <_dtoa_r+0x7a2>
   198c6:	001a      	movs	r2, r3
   198c8:	0001      	movs	r1, r0
   198ca:	4650      	mov	r0, sl
   198cc:	f001 fa80 	bl	1add0 <__pow5mult>
   198d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
   198d2:	4681      	mov	r9, r0
   198d4:	2b01      	cmp	r3, #1
   198d6:	dc00      	bgt.n	198da <_dtoa_r+0x77a>
   198d8:	e150      	b.n	19b7c <_dtoa_r+0xa1c>
   198da:	2400      	movs	r4, #0
   198dc:	464b      	mov	r3, r9
   198de:	691b      	ldr	r3, [r3, #16]
   198e0:	3303      	adds	r3, #3
   198e2:	009b      	lsls	r3, r3, #2
   198e4:	444b      	add	r3, r9
   198e6:	6858      	ldr	r0, [r3, #4]
   198e8:	f001 f976 	bl	1abd8 <__hi0bits>
   198ec:	2320      	movs	r3, #32
   198ee:	1a1b      	subs	r3, r3, r0
   198f0:	e010      	b.n	19914 <_dtoa_r+0x7b4>
   198f2:	2220      	movs	r2, #32
   198f4:	0030      	movs	r0, r6
   198f6:	1ad3      	subs	r3, r2, r3
   198f8:	4098      	lsls	r0, r3
   198fa:	e685      	b.n	19608 <_dtoa_r+0x4a8>
   198fc:	2300      	movs	r3, #0
   198fe:	930c      	str	r3, [sp, #48]	; 0x30
   19900:	e4e3      	b.n	192ca <_dtoa_r+0x16a>
   19902:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19904:	2400      	movs	r4, #0
   19906:	2b01      	cmp	r3, #1
   19908:	dc00      	bgt.n	1990c <_dtoa_r+0x7ac>
   1990a:	e18b      	b.n	19c24 <_dtoa_r+0xac4>
   1990c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1990e:	2301      	movs	r3, #1
   19910:	2a00      	cmp	r2, #0
   19912:	d1e3      	bne.n	198dc <_dtoa_r+0x77c>
   19914:	9904      	ldr	r1, [sp, #16]
   19916:	201f      	movs	r0, #31
   19918:	468c      	mov	ip, r1
   1991a:	4463      	add	r3, ip
   1991c:	4018      	ands	r0, r3
   1991e:	d100      	bne.n	19922 <_dtoa_r+0x7c2>
   19920:	e0ae      	b.n	19a80 <_dtoa_r+0x920>
   19922:	2320      	movs	r3, #32
   19924:	1a1b      	subs	r3, r3, r0
   19926:	2b04      	cmp	r3, #4
   19928:	dc00      	bgt.n	1992c <_dtoa_r+0x7cc>
   1992a:	e3cc      	b.n	1a0c6 <_dtoa_r+0xf66>
   1992c:	231c      	movs	r3, #28
   1992e:	1a18      	subs	r0, r3, r0
   19930:	9b06      	ldr	r3, [sp, #24]
   19932:	469c      	mov	ip, r3
   19934:	4484      	add	ip, r0
   19936:	4663      	mov	r3, ip
   19938:	9306      	str	r3, [sp, #24]
   1993a:	9b08      	ldr	r3, [sp, #32]
   1993c:	469c      	mov	ip, r3
   1993e:	4484      	add	ip, r0
   19940:	4663      	mov	r3, ip
   19942:	468c      	mov	ip, r1
   19944:	4484      	add	ip, r0
   19946:	9308      	str	r3, [sp, #32]
   19948:	4663      	mov	r3, ip
   1994a:	9304      	str	r3, [sp, #16]
   1994c:	9b06      	ldr	r3, [sp, #24]
   1994e:	2b00      	cmp	r3, #0
   19950:	dd05      	ble.n	1995e <_dtoa_r+0x7fe>
   19952:	4659      	mov	r1, fp
   19954:	001a      	movs	r2, r3
   19956:	4650      	mov	r0, sl
   19958:	f001 fa9a 	bl	1ae90 <__lshift>
   1995c:	4683      	mov	fp, r0
   1995e:	9b04      	ldr	r3, [sp, #16]
   19960:	2b00      	cmp	r3, #0
   19962:	dd05      	ble.n	19970 <_dtoa_r+0x810>
   19964:	4649      	mov	r1, r9
   19966:	001a      	movs	r2, r3
   19968:	4650      	mov	r0, sl
   1996a:	f001 fa91 	bl	1ae90 <__lshift>
   1996e:	4681      	mov	r9, r0
   19970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19972:	2b00      	cmp	r3, #0
   19974:	d000      	beq.n	19978 <_dtoa_r+0x818>
   19976:	e094      	b.n	19aa2 <_dtoa_r+0x942>
   19978:	9b07      	ldr	r3, [sp, #28]
   1997a:	2b00      	cmp	r3, #0
   1997c:	dc00      	bgt.n	19980 <_dtoa_r+0x820>
   1997e:	e175      	b.n	19c6c <_dtoa_r+0xb0c>
   19980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   19982:	2b00      	cmp	r3, #0
   19984:	d100      	bne.n	19988 <_dtoa_r+0x828>
   19986:	e0a6      	b.n	19ad6 <_dtoa_r+0x976>
   19988:	9b08      	ldr	r3, [sp, #32]
   1998a:	2b00      	cmp	r3, #0
   1998c:	dd05      	ble.n	1999a <_dtoa_r+0x83a>
   1998e:	4641      	mov	r1, r8
   19990:	001a      	movs	r2, r3
   19992:	4650      	mov	r0, sl
   19994:	f001 fa7c 	bl	1ae90 <__lshift>
   19998:	4680      	mov	r8, r0
   1999a:	4643      	mov	r3, r8
   1999c:	930c      	str	r3, [sp, #48]	; 0x30
   1999e:	2c00      	cmp	r4, #0
   199a0:	d000      	beq.n	199a4 <_dtoa_r+0x844>
   199a2:	e250      	b.n	19e46 <_dtoa_r+0xce6>
   199a4:	9c07      	ldr	r4, [sp, #28]
   199a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   199a8:	3c01      	subs	r4, #1
   199aa:	0023      	movs	r3, r4
   199ac:	4694      	mov	ip, r2
   199ae:	4463      	add	r3, ip
   199b0:	9308      	str	r3, [sp, #32]
   199b2:	2301      	movs	r3, #1
   199b4:	4033      	ands	r3, r6
   199b6:	9307      	str	r3, [sp, #28]
   199b8:	464b      	mov	r3, r9
   199ba:	9306      	str	r3, [sp, #24]
   199bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   199be:	4657      	mov	r7, sl
   199c0:	4645      	mov	r5, r8
   199c2:	465e      	mov	r6, fp
   199c4:	4692      	mov	sl, r2
   199c6:	4698      	mov	r8, r3
   199c8:	9b06      	ldr	r3, [sp, #24]
   199ca:	0030      	movs	r0, r6
   199cc:	0019      	movs	r1, r3
   199ce:	4699      	mov	r9, r3
   199d0:	f7ff fb1c 	bl	1900c <quorem>
   199d4:	0003      	movs	r3, r0
   199d6:	900b      	str	r0, [sp, #44]	; 0x2c
   199d8:	3330      	adds	r3, #48	; 0x30
   199da:	0029      	movs	r1, r5
   199dc:	0030      	movs	r0, r6
   199de:	9304      	str	r3, [sp, #16]
   199e0:	f001 fab6 	bl	1af50 <__mcmp>
   199e4:	4649      	mov	r1, r9
   199e6:	0004      	movs	r4, r0
   199e8:	4642      	mov	r2, r8
   199ea:	0038      	movs	r0, r7
   199ec:	f001 faca 	bl	1af84 <__mdiff>
   199f0:	68c3      	ldr	r3, [r0, #12]
   199f2:	4681      	mov	r9, r0
   199f4:	2b00      	cmp	r3, #0
   199f6:	d000      	beq.n	199fa <_dtoa_r+0x89a>
   199f8:	e11e      	b.n	19c38 <_dtoa_r+0xad8>
   199fa:	0001      	movs	r1, r0
   199fc:	0030      	movs	r0, r6
   199fe:	f001 faa7 	bl	1af50 <__mcmp>
   19a02:	4683      	mov	fp, r0
   19a04:	4649      	mov	r1, r9
   19a06:	0038      	movs	r0, r7
   19a08:	f001 f896 	bl	1ab38 <_Bfree>
   19a0c:	465b      	mov	r3, fp
   19a0e:	9a22      	ldr	r2, [sp, #136]	; 0x88
   19a10:	4313      	orrs	r3, r2
   19a12:	d103      	bne.n	19a1c <_dtoa_r+0x8bc>
   19a14:	9b07      	ldr	r3, [sp, #28]
   19a16:	2b00      	cmp	r3, #0
   19a18:	d100      	bne.n	19a1c <_dtoa_r+0x8bc>
   19a1a:	e306      	b.n	1a02a <_dtoa_r+0xeca>
   19a1c:	2c00      	cmp	r4, #0
   19a1e:	da00      	bge.n	19a22 <_dtoa_r+0x8c2>
   19a20:	e1a8      	b.n	19d74 <_dtoa_r+0xc14>
   19a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19a24:	431c      	orrs	r4, r3
   19a26:	d103      	bne.n	19a30 <_dtoa_r+0x8d0>
   19a28:	9b07      	ldr	r3, [sp, #28]
   19a2a:	2b00      	cmp	r3, #0
   19a2c:	d100      	bne.n	19a30 <_dtoa_r+0x8d0>
   19a2e:	e1a1      	b.n	19d74 <_dtoa_r+0xc14>
   19a30:	465b      	mov	r3, fp
   19a32:	2b00      	cmp	r3, #0
   19a34:	dd00      	ble.n	19a38 <_dtoa_r+0x8d8>
   19a36:	e282      	b.n	19f3e <_dtoa_r+0xdde>
   19a38:	4669      	mov	r1, sp
   19a3a:	4652      	mov	r2, sl
   19a3c:	4653      	mov	r3, sl
   19a3e:	7c09      	ldrb	r1, [r1, #16]
   19a40:	1c5c      	adds	r4, r3, #1
   19a42:	7011      	strb	r1, [r2, #0]
   19a44:	9a08      	ldr	r2, [sp, #32]
   19a46:	4552      	cmp	r2, sl
   19a48:	d100      	bne.n	19a4c <_dtoa_r+0x8ec>
   19a4a:	e28a      	b.n	19f62 <_dtoa_r+0xe02>
   19a4c:	0031      	movs	r1, r6
   19a4e:	2300      	movs	r3, #0
   19a50:	220a      	movs	r2, #10
   19a52:	0038      	movs	r0, r7
   19a54:	f001 f87a 	bl	1ab4c <__multadd>
   19a58:	2300      	movs	r3, #0
   19a5a:	0006      	movs	r6, r0
   19a5c:	220a      	movs	r2, #10
   19a5e:	0029      	movs	r1, r5
   19a60:	0038      	movs	r0, r7
   19a62:	4545      	cmp	r5, r8
   19a64:	d100      	bne.n	19a68 <_dtoa_r+0x908>
   19a66:	e0e1      	b.n	19c2c <_dtoa_r+0xacc>
   19a68:	f001 f870 	bl	1ab4c <__multadd>
   19a6c:	4641      	mov	r1, r8
   19a6e:	0005      	movs	r5, r0
   19a70:	2300      	movs	r3, #0
   19a72:	220a      	movs	r2, #10
   19a74:	0038      	movs	r0, r7
   19a76:	f001 f869 	bl	1ab4c <__multadd>
   19a7a:	46a2      	mov	sl, r4
   19a7c:	4680      	mov	r8, r0
   19a7e:	e7a3      	b.n	199c8 <_dtoa_r+0x868>
   19a80:	201c      	movs	r0, #28
   19a82:	9b06      	ldr	r3, [sp, #24]
   19a84:	469c      	mov	ip, r3
   19a86:	4484      	add	ip, r0
   19a88:	4663      	mov	r3, ip
   19a8a:	9306      	str	r3, [sp, #24]
   19a8c:	9b08      	ldr	r3, [sp, #32]
   19a8e:	469c      	mov	ip, r3
   19a90:	4484      	add	ip, r0
   19a92:	4663      	mov	r3, ip
   19a94:	9308      	str	r3, [sp, #32]
   19a96:	9b04      	ldr	r3, [sp, #16]
   19a98:	469c      	mov	ip, r3
   19a9a:	4484      	add	ip, r0
   19a9c:	4663      	mov	r3, ip
   19a9e:	9304      	str	r3, [sp, #16]
   19aa0:	e754      	b.n	1994c <_dtoa_r+0x7ec>
   19aa2:	4649      	mov	r1, r9
   19aa4:	4658      	mov	r0, fp
   19aa6:	f001 fa53 	bl	1af50 <__mcmp>
   19aaa:	2800      	cmp	r0, #0
   19aac:	db00      	blt.n	19ab0 <_dtoa_r+0x950>
   19aae:	e763      	b.n	19978 <_dtoa_r+0x818>
   19ab0:	9b03      	ldr	r3, [sp, #12]
   19ab2:	4659      	mov	r1, fp
   19ab4:	3b01      	subs	r3, #1
   19ab6:	9303      	str	r3, [sp, #12]
   19ab8:	220a      	movs	r2, #10
   19aba:	2300      	movs	r3, #0
   19abc:	4650      	mov	r0, sl
   19abe:	f001 f845 	bl	1ab4c <__multadd>
   19ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   19ac4:	4683      	mov	fp, r0
   19ac6:	2b00      	cmp	r3, #0
   19ac8:	d000      	beq.n	19acc <_dtoa_r+0x96c>
   19aca:	e2ca      	b.n	1a062 <_dtoa_r+0xf02>
   19acc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   19ace:	2b00      	cmp	r3, #0
   19ad0:	dc00      	bgt.n	19ad4 <_dtoa_r+0x974>
   19ad2:	e2d8      	b.n	1a086 <_dtoa_r+0xf26>
   19ad4:	9307      	str	r3, [sp, #28]
   19ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19ad8:	465d      	mov	r5, fp
   19ada:	2400      	movs	r4, #0
   19adc:	9f07      	ldr	r7, [sp, #28]
   19ade:	469b      	mov	fp, r3
   19ae0:	e006      	b.n	19af0 <_dtoa_r+0x990>
   19ae2:	0029      	movs	r1, r5
   19ae4:	2300      	movs	r3, #0
   19ae6:	220a      	movs	r2, #10
   19ae8:	4650      	mov	r0, sl
   19aea:	f001 f82f 	bl	1ab4c <__multadd>
   19aee:	0005      	movs	r5, r0
   19af0:	4649      	mov	r1, r9
   19af2:	0028      	movs	r0, r5
   19af4:	f7ff fa8a 	bl	1900c <quorem>
   19af8:	465b      	mov	r3, fp
   19afa:	3030      	adds	r0, #48	; 0x30
   19afc:	5518      	strb	r0, [r3, r4]
   19afe:	3401      	adds	r4, #1
   19b00:	42bc      	cmp	r4, r7
   19b02:	dbee      	blt.n	19ae2 <_dtoa_r+0x982>
   19b04:	46ab      	mov	fp, r5
   19b06:	0006      	movs	r6, r0
   19b08:	9c07      	ldr	r4, [sp, #28]
   19b0a:	2c00      	cmp	r4, #0
   19b0c:	dc00      	bgt.n	19b10 <_dtoa_r+0x9b0>
   19b0e:	e237      	b.n	19f80 <_dtoa_r+0xe20>
   19b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19b12:	2700      	movs	r7, #0
   19b14:	469c      	mov	ip, r3
   19b16:	4464      	add	r4, ip
   19b18:	4659      	mov	r1, fp
   19b1a:	2201      	movs	r2, #1
   19b1c:	4650      	mov	r0, sl
   19b1e:	f001 f9b7 	bl	1ae90 <__lshift>
   19b22:	4649      	mov	r1, r9
   19b24:	4683      	mov	fp, r0
   19b26:	f001 fa13 	bl	1af50 <__mcmp>
   19b2a:	2800      	cmp	r0, #0
   19b2c:	dc00      	bgt.n	19b30 <_dtoa_r+0x9d0>
   19b2e:	e144      	b.n	19dba <_dtoa_r+0xc5a>
   19b30:	1e65      	subs	r5, r4, #1
   19b32:	782b      	ldrb	r3, [r5, #0]
   19b34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19b36:	e006      	b.n	19b46 <_dtoa_r+0x9e6>
   19b38:	4295      	cmp	r5, r2
   19b3a:	d100      	bne.n	19b3e <_dtoa_r+0x9de>
   19b3c:	e0b1      	b.n	19ca2 <_dtoa_r+0xb42>
   19b3e:	3c02      	subs	r4, #2
   19b40:	7823      	ldrb	r3, [r4, #0]
   19b42:	002c      	movs	r4, r5
   19b44:	3d01      	subs	r5, #1
   19b46:	2b39      	cmp	r3, #57	; 0x39
   19b48:	d0f6      	beq.n	19b38 <_dtoa_r+0x9d8>
   19b4a:	3301      	adds	r3, #1
   19b4c:	702b      	strb	r3, [r5, #0]
   19b4e:	4649      	mov	r1, r9
   19b50:	4650      	mov	r0, sl
   19b52:	f000 fff1 	bl	1ab38 <_Bfree>
   19b56:	4643      	mov	r3, r8
   19b58:	2b00      	cmp	r3, #0
   19b5a:	d100      	bne.n	19b5e <_dtoa_r+0x9fe>
   19b5c:	e52f      	b.n	195be <_dtoa_r+0x45e>
   19b5e:	2f00      	cmp	r7, #0
   19b60:	d005      	beq.n	19b6e <_dtoa_r+0xa0e>
   19b62:	4547      	cmp	r7, r8
   19b64:	d003      	beq.n	19b6e <_dtoa_r+0xa0e>
   19b66:	0039      	movs	r1, r7
   19b68:	4650      	mov	r0, sl
   19b6a:	f000 ffe5 	bl	1ab38 <_Bfree>
   19b6e:	4641      	mov	r1, r8
   19b70:	4650      	mov	r0, sl
   19b72:	f000 ffe1 	bl	1ab38 <_Bfree>
   19b76:	e522      	b.n	195be <_dtoa_r+0x45e>
   19b78:	0013      	movs	r3, r2
   19b7a:	e675      	b.n	19868 <_dtoa_r+0x708>
   19b7c:	2e00      	cmp	r6, #0
   19b7e:	d000      	beq.n	19b82 <_dtoa_r+0xa22>
   19b80:	e6ab      	b.n	198da <_dtoa_r+0x77a>
   19b82:	033b      	lsls	r3, r7, #12
   19b84:	2400      	movs	r4, #0
   19b86:	2b00      	cmp	r3, #0
   19b88:	d000      	beq.n	19b8c <_dtoa_r+0xa2c>
   19b8a:	e6bf      	b.n	1990c <_dtoa_r+0x7ac>
   19b8c:	4bba      	ldr	r3, [pc, #744]	; (19e78 <_dtoa_r+0xd18>)
   19b8e:	423b      	tst	r3, r7
   19b90:	d100      	bne.n	19b94 <_dtoa_r+0xa34>
   19b92:	e6bb      	b.n	1990c <_dtoa_r+0x7ac>
   19b94:	9b06      	ldr	r3, [sp, #24]
   19b96:	3401      	adds	r4, #1
   19b98:	3301      	adds	r3, #1
   19b9a:	9306      	str	r3, [sp, #24]
   19b9c:	9b04      	ldr	r3, [sp, #16]
   19b9e:	3301      	adds	r3, #1
   19ba0:	9304      	str	r3, [sp, #16]
   19ba2:	e6b3      	b.n	1990c <_dtoa_r+0x7ac>
   19ba4:	2301      	movs	r3, #1
   19ba6:	930b      	str	r3, [sp, #44]	; 0x2c
   19ba8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19baa:	2b00      	cmp	r3, #0
   19bac:	dc00      	bgt.n	19bb0 <_dtoa_r+0xa50>
   19bae:	e0d1      	b.n	19d54 <_dtoa_r+0xbf4>
   19bb0:	001d      	movs	r5, r3
   19bb2:	4698      	mov	r8, r3
   19bb4:	930e      	str	r3, [sp, #56]	; 0x38
   19bb6:	9307      	str	r3, [sp, #28]
   19bb8:	f7ff fbc8 	bl	1934c <_dtoa_r+0x1ec>
   19bbc:	9b07      	ldr	r3, [sp, #28]
   19bbe:	2b00      	cmp	r3, #0
   19bc0:	dd00      	ble.n	19bc4 <_dtoa_r+0xa64>
   19bc2:	e553      	b.n	1966c <_dtoa_r+0x50c>
   19bc4:	d000      	beq.n	19bc8 <_dtoa_r+0xa68>
   19bc6:	e0ad      	b.n	19d24 <_dtoa_r+0xbc4>
   19bc8:	9804      	ldr	r0, [sp, #16]
   19bca:	9905      	ldr	r1, [sp, #20]
   19bcc:	2200      	movs	r2, #0
   19bce:	4bab      	ldr	r3, [pc, #684]	; (19e7c <_dtoa_r+0xd1c>)
   19bd0:	f7fa fdae 	bl	14730 <__aeabi_dmul>
   19bd4:	003b      	movs	r3, r7
   19bd6:	0032      	movs	r2, r6
   19bd8:	f7f8 fdce 	bl	12778 <__aeabi_dcmpge>
   19bdc:	2300      	movs	r3, #0
   19bde:	4699      	mov	r9, r3
   19be0:	4698      	mov	r8, r3
   19be2:	2800      	cmp	r0, #0
   19be4:	d055      	beq.n	19c92 <_dtoa_r+0xb32>
   19be6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19be8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   19bea:	43db      	mvns	r3, r3
   19bec:	9303      	str	r3, [sp, #12]
   19bee:	4649      	mov	r1, r9
   19bf0:	4650      	mov	r0, sl
   19bf2:	f000 ffa1 	bl	1ab38 <_Bfree>
   19bf6:	4643      	mov	r3, r8
   19bf8:	2b00      	cmp	r3, #0
   19bfa:	d100      	bne.n	19bfe <_dtoa_r+0xa9e>
   19bfc:	e4df      	b.n	195be <_dtoa_r+0x45e>
   19bfe:	e7b6      	b.n	19b6e <_dtoa_r+0xa0e>
   19c00:	464a      	mov	r2, r9
   19c02:	4659      	mov	r1, fp
   19c04:	4650      	mov	r0, sl
   19c06:	f001 f8e3 	bl	1add0 <__pow5mult>
   19c0a:	4683      	mov	fp, r0
   19c0c:	e653      	b.n	198b6 <_dtoa_r+0x756>
   19c0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   19c10:	2a00      	cmp	r2, #0
   19c12:	d100      	bne.n	19c16 <_dtoa_r+0xab6>
   19c14:	e1b6      	b.n	19f84 <_dtoa_r+0xe24>
   19c16:	4a9a      	ldr	r2, [pc, #616]	; (19e80 <_dtoa_r+0xd20>)
   19c18:	464c      	mov	r4, r9
   19c1a:	4694      	mov	ip, r2
   19c1c:	9a06      	ldr	r2, [sp, #24]
   19c1e:	4463      	add	r3, ip
   19c20:	9208      	str	r2, [sp, #32]
   19c22:	e5d5      	b.n	197d0 <_dtoa_r+0x670>
   19c24:	2e00      	cmp	r6, #0
   19c26:	d000      	beq.n	19c2a <_dtoa_r+0xaca>
   19c28:	e670      	b.n	1990c <_dtoa_r+0x7ac>
   19c2a:	e7aa      	b.n	19b82 <_dtoa_r+0xa22>
   19c2c:	f000 ff8e 	bl	1ab4c <__multadd>
   19c30:	46a2      	mov	sl, r4
   19c32:	0005      	movs	r5, r0
   19c34:	4680      	mov	r8, r0
   19c36:	e6c7      	b.n	199c8 <_dtoa_r+0x868>
   19c38:	2301      	movs	r3, #1
   19c3a:	469b      	mov	fp, r3
   19c3c:	e6e2      	b.n	19a04 <_dtoa_r+0x8a4>
   19c3e:	2300      	movs	r3, #0
   19c40:	930b      	str	r3, [sp, #44]	; 0x2c
   19c42:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19c44:	2b02      	cmp	r3, #2
   19c46:	d0af      	beq.n	19ba8 <_dtoa_r+0xa48>
   19c48:	2400      	movs	r4, #0
   19c4a:	4653      	mov	r3, sl
   19c4c:	0021      	movs	r1, r4
   19c4e:	645c      	str	r4, [r3, #68]	; 0x44
   19c50:	4650      	mov	r0, sl
   19c52:	f000 ff49 	bl	1aae8 <_Balloc>
   19c56:	4653      	mov	r3, sl
   19c58:	6418      	str	r0, [r3, #64]	; 0x40
   19c5a:	2301      	movs	r3, #1
   19c5c:	425b      	negs	r3, r3
   19c5e:	9307      	str	r3, [sp, #28]
   19c60:	930e      	str	r3, [sp, #56]	; 0x38
   19c62:	3302      	adds	r3, #2
   19c64:	900a      	str	r0, [sp, #40]	; 0x28
   19c66:	9423      	str	r4, [sp, #140]	; 0x8c
   19c68:	930b      	str	r3, [sp, #44]	; 0x2c
   19c6a:	e4ec      	b.n	19646 <_dtoa_r+0x4e6>
   19c6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19c6e:	2b02      	cmp	r3, #2
   19c70:	dc00      	bgt.n	19c74 <_dtoa_r+0xb14>
   19c72:	e685      	b.n	19980 <_dtoa_r+0x820>
   19c74:	9b07      	ldr	r3, [sp, #28]
   19c76:	2b00      	cmp	r3, #0
   19c78:	d1b5      	bne.n	19be6 <_dtoa_r+0xa86>
   19c7a:	4649      	mov	r1, r9
   19c7c:	2205      	movs	r2, #5
   19c7e:	4650      	mov	r0, sl
   19c80:	f000 ff64 	bl	1ab4c <__multadd>
   19c84:	4681      	mov	r9, r0
   19c86:	0001      	movs	r1, r0
   19c88:	4658      	mov	r0, fp
   19c8a:	f001 f961 	bl	1af50 <__mcmp>
   19c8e:	2800      	cmp	r0, #0
   19c90:	dda9      	ble.n	19be6 <_dtoa_r+0xa86>
   19c92:	2331      	movs	r3, #49	; 0x31
   19c94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19c96:	7013      	strb	r3, [r2, #0]
   19c98:	9b03      	ldr	r3, [sp, #12]
   19c9a:	1c54      	adds	r4, r2, #1
   19c9c:	3301      	adds	r3, #1
   19c9e:	9303      	str	r3, [sp, #12]
   19ca0:	e7a5      	b.n	19bee <_dtoa_r+0xa8e>
   19ca2:	9b03      	ldr	r3, [sp, #12]
   19ca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19ca6:	3301      	adds	r3, #1
   19ca8:	9303      	str	r3, [sp, #12]
   19caa:	2331      	movs	r3, #49	; 0x31
   19cac:	7013      	strb	r3, [r2, #0]
   19cae:	e74e      	b.n	19b4e <_dtoa_r+0x9ee>
   19cb0:	2300      	movs	r3, #0
   19cb2:	930b      	str	r3, [sp, #44]	; 0x2c
   19cb4:	f7ff fb3d 	bl	19332 <_dtoa_r+0x1d2>
   19cb8:	9b06      	ldr	r3, [sp, #24]
   19cba:	465c      	mov	r4, fp
   19cbc:	469b      	mov	fp, r3
   19cbe:	9b07      	ldr	r3, [sp, #28]
   19cc0:	469a      	mov	sl, r3
   19cc2:	e47c      	b.n	195be <_dtoa_r+0x45e>
   19cc4:	4640      	mov	r0, r8
   19cc6:	f7fb fafd 	bl	152c4 <__aeabi_i2d>
   19cca:	0032      	movs	r2, r6
   19ccc:	003b      	movs	r3, r7
   19cce:	f7fa fd2f 	bl	14730 <__aeabi_dmul>
   19cd2:	2200      	movs	r2, #0
   19cd4:	4b6b      	ldr	r3, [pc, #428]	; (19e84 <_dtoa_r+0xd24>)
   19cd6:	f7f9 fde7 	bl	138a8 <__aeabi_dadd>
   19cda:	4a6b      	ldr	r2, [pc, #428]	; (19e88 <_dtoa_r+0xd28>)
   19cdc:	000b      	movs	r3, r1
   19cde:	4694      	mov	ip, r2
   19ce0:	4463      	add	r3, ip
   19ce2:	9008      	str	r0, [sp, #32]
   19ce4:	9109      	str	r1, [sp, #36]	; 0x24
   19ce6:	9309      	str	r3, [sp, #36]	; 0x24
   19ce8:	2200      	movs	r2, #0
   19cea:	4b64      	ldr	r3, [pc, #400]	; (19e7c <_dtoa_r+0xd1c>)
   19cec:	0030      	movs	r0, r6
   19cee:	0039      	movs	r1, r7
   19cf0:	f7fa ff9e 	bl	14c30 <__aeabi_dsub>
   19cf4:	9e08      	ldr	r6, [sp, #32]
   19cf6:	9f09      	ldr	r7, [sp, #36]	; 0x24
   19cf8:	0032      	movs	r2, r6
   19cfa:	003b      	movs	r3, r7
   19cfc:	0004      	movs	r4, r0
   19cfe:	000d      	movs	r5, r1
   19d00:	f7f8 fd30 	bl	12764 <__aeabi_dcmpgt>
   19d04:	2800      	cmp	r0, #0
   19d06:	d000      	beq.n	19d0a <_dtoa_r+0xbaa>
   19d08:	e0b2      	b.n	19e70 <_dtoa_r+0xd10>
   19d0a:	2080      	movs	r0, #128	; 0x80
   19d0c:	0600      	lsls	r0, r0, #24
   19d0e:	4684      	mov	ip, r0
   19d10:	0039      	movs	r1, r7
   19d12:	4461      	add	r1, ip
   19d14:	000b      	movs	r3, r1
   19d16:	0032      	movs	r2, r6
   19d18:	0020      	movs	r0, r4
   19d1a:	0029      	movs	r1, r5
   19d1c:	f7f8 fd0e 	bl	1273c <__aeabi_dcmplt>
   19d20:	2800      	cmp	r0, #0
   19d22:	d057      	beq.n	19dd4 <_dtoa_r+0xc74>
   19d24:	2300      	movs	r3, #0
   19d26:	4699      	mov	r9, r3
   19d28:	4698      	mov	r8, r3
   19d2a:	e75c      	b.n	19be6 <_dtoa_r+0xa86>
   19d2c:	980a      	ldr	r0, [sp, #40]	; 0x28
   19d2e:	f7ff fa4c 	bl	191ca <_dtoa_r+0x6a>
   19d32:	1ae2      	subs	r2, r4, r3
   19d34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   19d36:	46a1      	mov	r9, r4
   19d38:	469c      	mov	ip, r3
   19d3a:	4494      	add	ip, r2
   19d3c:	4663      	mov	r3, ip
   19d3e:	2400      	movs	r4, #0
   19d40:	930d      	str	r3, [sp, #52]	; 0x34
   19d42:	e53e      	b.n	197c2 <_dtoa_r+0x662>
   19d44:	9a10      	ldr	r2, [sp, #64]	; 0x40
   19d46:	9b11      	ldr	r3, [sp, #68]	; 0x44
   19d48:	9208      	str	r2, [sp, #32]
   19d4a:	9309      	str	r3, [sp, #36]	; 0x24
   19d4c:	2302      	movs	r3, #2
   19d4e:	4698      	mov	r8, r3
   19d50:	f7ff fb3a 	bl	193c8 <_dtoa_r+0x268>
   19d54:	2300      	movs	r3, #0
   19d56:	4652      	mov	r2, sl
   19d58:	2100      	movs	r1, #0
   19d5a:	6453      	str	r3, [r2, #68]	; 0x44
   19d5c:	4650      	mov	r0, sl
   19d5e:	f000 fec3 	bl	1aae8 <_Balloc>
   19d62:	4653      	mov	r3, sl
   19d64:	6418      	str	r0, [r3, #64]	; 0x40
   19d66:	2301      	movs	r3, #1
   19d68:	900a      	str	r0, [sp, #40]	; 0x28
   19d6a:	9307      	str	r3, [sp, #28]
   19d6c:	9323      	str	r3, [sp, #140]	; 0x8c
   19d6e:	930e      	str	r3, [sp, #56]	; 0x38
   19d70:	f7ff fb07 	bl	19382 <_dtoa_r+0x222>
   19d74:	4643      	mov	r3, r8
   19d76:	930c      	str	r3, [sp, #48]	; 0x30
   19d78:	465b      	mov	r3, fp
   19d7a:	9a06      	ldr	r2, [sp, #24]
   19d7c:	46a8      	mov	r8, r5
   19d7e:	46b3      	mov	fp, r6
   19d80:	4655      	mov	r5, sl
   19d82:	9e04      	ldr	r6, [sp, #16]
   19d84:	4691      	mov	r9, r2
   19d86:	46ba      	mov	sl, r7
   19d88:	2b00      	cmp	r3, #0
   19d8a:	dd10      	ble.n	19dae <_dtoa_r+0xc4e>
   19d8c:	4659      	mov	r1, fp
   19d8e:	2201      	movs	r2, #1
   19d90:	0038      	movs	r0, r7
   19d92:	f001 f87d 	bl	1ae90 <__lshift>
   19d96:	4649      	mov	r1, r9
   19d98:	4683      	mov	fp, r0
   19d9a:	f001 f8d9 	bl	1af50 <__mcmp>
   19d9e:	2800      	cmp	r0, #0
   19da0:	dc00      	bgt.n	19da4 <_dtoa_r+0xc44>
   19da2:	e157      	b.n	1a054 <_dtoa_r+0xef4>
   19da4:	2e39      	cmp	r6, #57	; 0x39
   19da6:	d100      	bne.n	19daa <_dtoa_r+0xc4a>
   19da8:	e122      	b.n	19ff0 <_dtoa_r+0xe90>
   19daa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   19dac:	3631      	adds	r6, #49	; 0x31
   19dae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19db0:	4647      	mov	r7, r8
   19db2:	1c6c      	adds	r4, r5, #1
   19db4:	702e      	strb	r6, [r5, #0]
   19db6:	4698      	mov	r8, r3
   19db8:	e6c9      	b.n	19b4e <_dtoa_r+0x9ee>
   19dba:	2800      	cmp	r0, #0
   19dbc:	d103      	bne.n	19dc6 <_dtoa_r+0xc66>
   19dbe:	07f3      	lsls	r3, r6, #31
   19dc0:	d501      	bpl.n	19dc6 <_dtoa_r+0xc66>
   19dc2:	e6b5      	b.n	19b30 <_dtoa_r+0x9d0>
   19dc4:	001c      	movs	r4, r3
   19dc6:	1e63      	subs	r3, r4, #1
   19dc8:	781a      	ldrb	r2, [r3, #0]
   19dca:	2a30      	cmp	r2, #48	; 0x30
   19dcc:	d0fa      	beq.n	19dc4 <_dtoa_r+0xc64>
   19dce:	e6be      	b.n	19b4e <_dtoa_r+0x9ee>
   19dd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19dd2:	4699      	mov	r9, r3
   19dd4:	9e10      	ldr	r6, [sp, #64]	; 0x40
   19dd6:	9f11      	ldr	r7, [sp, #68]	; 0x44
   19dd8:	e435      	b.n	19646 <_dtoa_r+0x4e6>
   19dda:	2501      	movs	r5, #1
   19ddc:	f7ff fab4 	bl	19348 <_dtoa_r+0x1e8>
   19de0:	9b03      	ldr	r3, [sp, #12]
   19de2:	2b00      	cmp	r3, #0
   19de4:	d100      	bne.n	19de8 <_dtoa_r+0xc88>
   19de6:	e0d4      	b.n	19f92 <_dtoa_r+0xe32>
   19de8:	9810      	ldr	r0, [sp, #64]	; 0x40
   19dea:	9911      	ldr	r1, [sp, #68]	; 0x44
   19dec:	425c      	negs	r4, r3
   19dee:	230f      	movs	r3, #15
   19df0:	4a26      	ldr	r2, [pc, #152]	; (19e8c <_dtoa_r+0xd2c>)
   19df2:	4023      	ands	r3, r4
   19df4:	00db      	lsls	r3, r3, #3
   19df6:	18d3      	adds	r3, r2, r3
   19df8:	681a      	ldr	r2, [r3, #0]
   19dfa:	685b      	ldr	r3, [r3, #4]
   19dfc:	f7fa fc98 	bl	14730 <__aeabi_dmul>
   19e00:	1124      	asrs	r4, r4, #4
   19e02:	0006      	movs	r6, r0
   19e04:	000f      	movs	r7, r1
   19e06:	2c00      	cmp	r4, #0
   19e08:	d100      	bne.n	19e0c <_dtoa_r+0xcac>
   19e0a:	e149      	b.n	1a0a0 <_dtoa_r+0xf40>
   19e0c:	2302      	movs	r3, #2
   19e0e:	4698      	mov	r8, r3
   19e10:	4d1f      	ldr	r5, [pc, #124]	; (19e90 <_dtoa_r+0xd30>)
   19e12:	2301      	movs	r3, #1
   19e14:	4223      	tst	r3, r4
   19e16:	d009      	beq.n	19e2c <_dtoa_r+0xccc>
   19e18:	469c      	mov	ip, r3
   19e1a:	682a      	ldr	r2, [r5, #0]
   19e1c:	686b      	ldr	r3, [r5, #4]
   19e1e:	0030      	movs	r0, r6
   19e20:	0039      	movs	r1, r7
   19e22:	44e0      	add	r8, ip
   19e24:	f7fa fc84 	bl	14730 <__aeabi_dmul>
   19e28:	0006      	movs	r6, r0
   19e2a:	000f      	movs	r7, r1
   19e2c:	1064      	asrs	r4, r4, #1
   19e2e:	3508      	adds	r5, #8
   19e30:	2c00      	cmp	r4, #0
   19e32:	d1ee      	bne.n	19e12 <_dtoa_r+0xcb2>
   19e34:	f7ff fae4 	bl	19400 <_dtoa_r+0x2a0>
   19e38:	9b03      	ldr	r3, [sp, #12]
   19e3a:	2730      	movs	r7, #48	; 0x30
   19e3c:	3301      	adds	r3, #1
   19e3e:	9303      	str	r3, [sp, #12]
   19e40:	2330      	movs	r3, #48	; 0x30
   19e42:	702b      	strb	r3, [r5, #0]
   19e44:	e4ac      	b.n	197a0 <_dtoa_r+0x640>
   19e46:	6859      	ldr	r1, [r3, #4]
   19e48:	4650      	mov	r0, sl
   19e4a:	f000 fe4d 	bl	1aae8 <_Balloc>
   19e4e:	4643      	mov	r3, r8
   19e50:	4641      	mov	r1, r8
   19e52:	0004      	movs	r4, r0
   19e54:	691b      	ldr	r3, [r3, #16]
   19e56:	310c      	adds	r1, #12
   19e58:	1c9a      	adds	r2, r3, #2
   19e5a:	0092      	lsls	r2, r2, #2
   19e5c:	300c      	adds	r0, #12
   19e5e:	f7fb feb9 	bl	15bd4 <memcpy>
   19e62:	2201      	movs	r2, #1
   19e64:	0021      	movs	r1, r4
   19e66:	4650      	mov	r0, sl
   19e68:	f001 f812 	bl	1ae90 <__lshift>
   19e6c:	900c      	str	r0, [sp, #48]	; 0x30
   19e6e:	e599      	b.n	199a4 <_dtoa_r+0x844>
   19e70:	2300      	movs	r3, #0
   19e72:	4699      	mov	r9, r3
   19e74:	4698      	mov	r8, r3
   19e76:	e70c      	b.n	19c92 <_dtoa_r+0xb32>
   19e78:	7ff00000 	.word	0x7ff00000
   19e7c:	40140000 	.word	0x40140000
   19e80:	00000433 	.word	0x00000433
   19e84:	401c0000 	.word	0x401c0000
   19e88:	fcc00000 	.word	0xfcc00000
   19e8c:	0001d388 	.word	0x0001d388
   19e90:	0001d360 	.word	0x0001d360
   19e94:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19e96:	498f      	ldr	r1, [pc, #572]	; (1a0d4 <_dtoa_r+0xf74>)
   19e98:	3b01      	subs	r3, #1
   19e9a:	00db      	lsls	r3, r3, #3
   19e9c:	18c9      	adds	r1, r1, r3
   19e9e:	6808      	ldr	r0, [r1, #0]
   19ea0:	6849      	ldr	r1, [r1, #4]
   19ea2:	9a08      	ldr	r2, [sp, #32]
   19ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19ea6:	f7fa fc43 	bl	14730 <__aeabi_dmul>
   19eaa:	9014      	str	r0, [sp, #80]	; 0x50
   19eac:	9115      	str	r1, [sp, #84]	; 0x54
   19eae:	0039      	movs	r1, r7
   19eb0:	0030      	movs	r0, r6
   19eb2:	f7fb f9d3 	bl	1525c <__aeabi_d2iz>
   19eb6:	0005      	movs	r5, r0
   19eb8:	f7fb fa04 	bl	152c4 <__aeabi_i2d>
   19ebc:	0002      	movs	r2, r0
   19ebe:	000b      	movs	r3, r1
   19ec0:	0030      	movs	r0, r6
   19ec2:	0039      	movs	r1, r7
   19ec4:	f7fa feb4 	bl	14c30 <__aeabi_dsub>
   19ec8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19eca:	9008      	str	r0, [sp, #32]
   19ecc:	9109      	str	r1, [sp, #36]	; 0x24
   19ece:	990a      	ldr	r1, [sp, #40]	; 0x28
   19ed0:	001a      	movs	r2, r3
   19ed2:	468c      	mov	ip, r1
   19ed4:	3530      	adds	r5, #48	; 0x30
   19ed6:	4462      	add	r2, ip
   19ed8:	1c4c      	adds	r4, r1, #1
   19eda:	700d      	strb	r5, [r1, #0]
   19edc:	4690      	mov	r8, r2
   19ede:	2b01      	cmp	r3, #1
   19ee0:	d01b      	beq.n	19f1a <_dtoa_r+0xdba>
   19ee2:	9808      	ldr	r0, [sp, #32]
   19ee4:	9909      	ldr	r1, [sp, #36]	; 0x24
   19ee6:	0025      	movs	r5, r4
   19ee8:	2200      	movs	r2, #0
   19eea:	4b7b      	ldr	r3, [pc, #492]	; (1a0d8 <_dtoa_r+0xf78>)
   19eec:	f7fa fc20 	bl	14730 <__aeabi_dmul>
   19ef0:	000f      	movs	r7, r1
   19ef2:	0006      	movs	r6, r0
   19ef4:	f7fb f9b2 	bl	1525c <__aeabi_d2iz>
   19ef8:	0004      	movs	r4, r0
   19efa:	f7fb f9e3 	bl	152c4 <__aeabi_i2d>
   19efe:	3430      	adds	r4, #48	; 0x30
   19f00:	0002      	movs	r2, r0
   19f02:	000b      	movs	r3, r1
   19f04:	0030      	movs	r0, r6
   19f06:	0039      	movs	r1, r7
   19f08:	f7fa fe92 	bl	14c30 <__aeabi_dsub>
   19f0c:	702c      	strb	r4, [r5, #0]
   19f0e:	3501      	adds	r5, #1
   19f10:	45a8      	cmp	r8, r5
   19f12:	d1e9      	bne.n	19ee8 <_dtoa_r+0xd88>
   19f14:	4644      	mov	r4, r8
   19f16:	9008      	str	r0, [sp, #32]
   19f18:	9109      	str	r1, [sp, #36]	; 0x24
   19f1a:	9814      	ldr	r0, [sp, #80]	; 0x50
   19f1c:	9915      	ldr	r1, [sp, #84]	; 0x54
   19f1e:	2200      	movs	r2, #0
   19f20:	4b6e      	ldr	r3, [pc, #440]	; (1a0dc <_dtoa_r+0xf7c>)
   19f22:	f7f9 fcc1 	bl	138a8 <__aeabi_dadd>
   19f26:	9a08      	ldr	r2, [sp, #32]
   19f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19f2a:	f7f8 fc07 	bl	1273c <__aeabi_dcmplt>
   19f2e:	2800      	cmp	r0, #0
   19f30:	d067      	beq.n	1a002 <_dtoa_r+0xea2>
   19f32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19f34:	1e65      	subs	r5, r4, #1
   19f36:	9303      	str	r3, [sp, #12]
   19f38:	782f      	ldrb	r7, [r5, #0]
   19f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   19f3c:	e42e      	b.n	1979c <_dtoa_r+0x63c>
   19f3e:	4643      	mov	r3, r8
   19f40:	46b3      	mov	fp, r6
   19f42:	930c      	str	r3, [sp, #48]	; 0x30
   19f44:	9e04      	ldr	r6, [sp, #16]
   19f46:	9b06      	ldr	r3, [sp, #24]
   19f48:	46a8      	mov	r8, r5
   19f4a:	4699      	mov	r9, r3
   19f4c:	4655      	mov	r5, sl
   19f4e:	46ba      	mov	sl, r7
   19f50:	2e39      	cmp	r6, #57	; 0x39
   19f52:	d04d      	beq.n	19ff0 <_dtoa_r+0xe90>
   19f54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19f56:	3601      	adds	r6, #1
   19f58:	4647      	mov	r7, r8
   19f5a:	1c6c      	adds	r4, r5, #1
   19f5c:	702e      	strb	r6, [r5, #0]
   19f5e:	4698      	mov	r8, r3
   19f60:	e5f5      	b.n	19b4e <_dtoa_r+0x9ee>
   19f62:	4642      	mov	r2, r8
   19f64:	9b06      	ldr	r3, [sp, #24]
   19f66:	46b3      	mov	fp, r6
   19f68:	46ba      	mov	sl, r7
   19f6a:	9e04      	ldr	r6, [sp, #16]
   19f6c:	4699      	mov	r9, r3
   19f6e:	002f      	movs	r7, r5
   19f70:	4690      	mov	r8, r2
   19f72:	e5d1      	b.n	19b18 <_dtoa_r+0x9b8>
   19f74:	9b06      	ldr	r3, [sp, #24]
   19f76:	9a07      	ldr	r2, [sp, #28]
   19f78:	1a9b      	subs	r3, r3, r2
   19f7a:	9308      	str	r3, [sp, #32]
   19f7c:	2300      	movs	r3, #0
   19f7e:	e427      	b.n	197d0 <_dtoa_r+0x670>
   19f80:	2401      	movs	r4, #1
   19f82:	e5c5      	b.n	19b10 <_dtoa_r+0x9b0>
   19f84:	2336      	movs	r3, #54	; 0x36
   19f86:	9a16      	ldr	r2, [sp, #88]	; 0x58
   19f88:	464c      	mov	r4, r9
   19f8a:	1a9b      	subs	r3, r3, r2
   19f8c:	9a06      	ldr	r2, [sp, #24]
   19f8e:	9208      	str	r2, [sp, #32]
   19f90:	e41e      	b.n	197d0 <_dtoa_r+0x670>
   19f92:	2302      	movs	r3, #2
   19f94:	9e10      	ldr	r6, [sp, #64]	; 0x40
   19f96:	9f11      	ldr	r7, [sp, #68]	; 0x44
   19f98:	4698      	mov	r8, r3
   19f9a:	f7ff fa31 	bl	19400 <_dtoa_r+0x2a0>
   19f9e:	9b07      	ldr	r3, [sp, #28]
   19fa0:	2b00      	cmp	r3, #0
   19fa2:	d100      	bne.n	19fa6 <_dtoa_r+0xe46>
   19fa4:	e68e      	b.n	19cc4 <_dtoa_r+0xb64>
   19fa6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   19fa8:	2c00      	cmp	r4, #0
   19faa:	dc00      	bgt.n	19fae <_dtoa_r+0xe4e>
   19fac:	e712      	b.n	19dd4 <_dtoa_r+0xc74>
   19fae:	9b03      	ldr	r3, [sp, #12]
   19fb0:	2200      	movs	r2, #0
   19fb2:	3b01      	subs	r3, #1
   19fb4:	9313      	str	r3, [sp, #76]	; 0x4c
   19fb6:	0030      	movs	r0, r6
   19fb8:	4b47      	ldr	r3, [pc, #284]	; (1a0d8 <_dtoa_r+0xf78>)
   19fba:	0039      	movs	r1, r7
   19fbc:	f7fa fbb8 	bl	14730 <__aeabi_dmul>
   19fc0:	0006      	movs	r6, r0
   19fc2:	4640      	mov	r0, r8
   19fc4:	000f      	movs	r7, r1
   19fc6:	3001      	adds	r0, #1
   19fc8:	f7fb f97c 	bl	152c4 <__aeabi_i2d>
   19fcc:	0032      	movs	r2, r6
   19fce:	003b      	movs	r3, r7
   19fd0:	f7fa fbae 	bl	14730 <__aeabi_dmul>
   19fd4:	2200      	movs	r2, #0
   19fd6:	4b42      	ldr	r3, [pc, #264]	; (1a0e0 <_dtoa_r+0xf80>)
   19fd8:	f7f9 fc66 	bl	138a8 <__aeabi_dadd>
   19fdc:	4a41      	ldr	r2, [pc, #260]	; (1a0e4 <_dtoa_r+0xf84>)
   19fde:	000b      	movs	r3, r1
   19fe0:	4694      	mov	ip, r2
   19fe2:	4463      	add	r3, ip
   19fe4:	9008      	str	r0, [sp, #32]
   19fe6:	9109      	str	r1, [sp, #36]	; 0x24
   19fe8:	9412      	str	r4, [sp, #72]	; 0x48
   19fea:	9309      	str	r3, [sp, #36]	; 0x24
   19fec:	f7ff fa30 	bl	19450 <_dtoa_r+0x2f0>
   19ff0:	2339      	movs	r3, #57	; 0x39
   19ff2:	702b      	strb	r3, [r5, #0]
   19ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   19ff6:	4647      	mov	r7, r8
   19ff8:	1c6c      	adds	r4, r5, #1
   19ffa:	4698      	mov	r8, r3
   19ffc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   19ffe:	2339      	movs	r3, #57	; 0x39
   1a000:	e5a1      	b.n	19b46 <_dtoa_r+0x9e6>
   1a002:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1a004:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1a006:	2000      	movs	r0, #0
   1a008:	4934      	ldr	r1, [pc, #208]	; (1a0dc <_dtoa_r+0xf7c>)
   1a00a:	f7fa fe11 	bl	14c30 <__aeabi_dsub>
   1a00e:	9a08      	ldr	r2, [sp, #32]
   1a010:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a012:	f7f8 fba7 	bl	12764 <__aeabi_dcmpgt>
   1a016:	2800      	cmp	r0, #0
   1a018:	d101      	bne.n	1a01e <_dtoa_r+0xebe>
   1a01a:	e6db      	b.n	19dd4 <_dtoa_r+0xc74>
   1a01c:	001c      	movs	r4, r3
   1a01e:	1e63      	subs	r3, r4, #1
   1a020:	781a      	ldrb	r2, [r3, #0]
   1a022:	2a30      	cmp	r2, #48	; 0x30
   1a024:	d0fa      	beq.n	1a01c <_dtoa_r+0xebc>
   1a026:	f7ff fac8 	bl	195ba <_dtoa_r+0x45a>
   1a02a:	4643      	mov	r3, r8
   1a02c:	46b3      	mov	fp, r6
   1a02e:	930c      	str	r3, [sp, #48]	; 0x30
   1a030:	9e04      	ldr	r6, [sp, #16]
   1a032:	9b06      	ldr	r3, [sp, #24]
   1a034:	46a8      	mov	r8, r5
   1a036:	4699      	mov	r9, r3
   1a038:	4655      	mov	r5, sl
   1a03a:	46ba      	mov	sl, r7
   1a03c:	2e39      	cmp	r6, #57	; 0x39
   1a03e:	d0d7      	beq.n	19ff0 <_dtoa_r+0xe90>
   1a040:	2c00      	cmp	r4, #0
   1a042:	dd00      	ble.n	1a046 <_dtoa_r+0xee6>
   1a044:	e6b1      	b.n	19daa <_dtoa_r+0xc4a>
   1a046:	e6b2      	b.n	19dae <_dtoa_r+0xc4e>
   1a048:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1a04a:	464d      	mov	r5, r9
   1a04c:	9203      	str	r2, [sp, #12]
   1a04e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a050:	f7ff fba4 	bl	1979c <_dtoa_r+0x63c>
   1a054:	2800      	cmp	r0, #0
   1a056:	d000      	beq.n	1a05a <_dtoa_r+0xefa>
   1a058:	e6a9      	b.n	19dae <_dtoa_r+0xc4e>
   1a05a:	07f3      	lsls	r3, r6, #31
   1a05c:	d400      	bmi.n	1a060 <_dtoa_r+0xf00>
   1a05e:	e6a6      	b.n	19dae <_dtoa_r+0xc4e>
   1a060:	e6a0      	b.n	19da4 <_dtoa_r+0xc44>
   1a062:	2300      	movs	r3, #0
   1a064:	4641      	mov	r1, r8
   1a066:	220a      	movs	r2, #10
   1a068:	4650      	mov	r0, sl
   1a06a:	f000 fd6f 	bl	1ab4c <__multadd>
   1a06e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a070:	4680      	mov	r8, r0
   1a072:	2b00      	cmp	r3, #0
   1a074:	dd01      	ble.n	1a07a <_dtoa_r+0xf1a>
   1a076:	9307      	str	r3, [sp, #28]
   1a078:	e486      	b.n	19988 <_dtoa_r+0x828>
   1a07a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a07c:	2b02      	cmp	r3, #2
   1a07e:	dc1f      	bgt.n	1a0c0 <_dtoa_r+0xf60>
   1a080:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a082:	9307      	str	r3, [sp, #28]
   1a084:	e480      	b.n	19988 <_dtoa_r+0x828>
   1a086:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a088:	2b02      	cmp	r3, #2
   1a08a:	dc19      	bgt.n	1a0c0 <_dtoa_r+0xf60>
   1a08c:	4649      	mov	r1, r9
   1a08e:	f7fe ffbd 	bl	1900c <quorem>
   1a092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a094:	3030      	adds	r0, #48	; 0x30
   1a096:	7018      	strb	r0, [r3, #0]
   1a098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a09a:	0006      	movs	r6, r0
   1a09c:	9307      	str	r3, [sp, #28]
   1a09e:	e533      	b.n	19b08 <_dtoa_r+0x9a8>
   1a0a0:	2302      	movs	r3, #2
   1a0a2:	4698      	mov	r8, r3
   1a0a4:	f7ff f9ac 	bl	19400 <_dtoa_r+0x2a0>
   1a0a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1a0aa:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1a0ac:	9303      	str	r3, [sp, #12]
   1a0ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a0b0:	001d      	movs	r5, r3
   1a0b2:	f7ff fb73 	bl	1979c <_dtoa_r+0x63c>
   1a0b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1a0b8:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1a0ba:	9303      	str	r3, [sp, #12]
   1a0bc:	f7ff fa7f 	bl	195be <_dtoa_r+0x45e>
   1a0c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a0c2:	9307      	str	r3, [sp, #28]
   1a0c4:	e5d6      	b.n	19c74 <_dtoa_r+0xb14>
   1a0c6:	2b04      	cmp	r3, #4
   1a0c8:	d100      	bne.n	1a0cc <_dtoa_r+0xf6c>
   1a0ca:	e43f      	b.n	1994c <_dtoa_r+0x7ec>
   1a0cc:	233c      	movs	r3, #60	; 0x3c
   1a0ce:	1a18      	subs	r0, r3, r0
   1a0d0:	e4d7      	b.n	19a82 <_dtoa_r+0x922>
   1a0d2:	46c0      	nop			; (mov r8, r8)
   1a0d4:	0001d388 	.word	0x0001d388
   1a0d8:	40240000 	.word	0x40240000
   1a0dc:	3fe00000 	.word	0x3fe00000
   1a0e0:	401c0000 	.word	0x401c0000
   1a0e4:	fcc00000 	.word	0xfcc00000

0001a0e8 <__sflush_r>:
   1a0e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a0ea:	46c6      	mov	lr, r8
   1a0ec:	b500      	push	{lr}
   1a0ee:	230c      	movs	r3, #12
   1a0f0:	5eca      	ldrsh	r2, [r1, r3]
   1a0f2:	4680      	mov	r8, r0
   1a0f4:	b293      	uxth	r3, r2
   1a0f6:	000c      	movs	r4, r1
   1a0f8:	0719      	lsls	r1, r3, #28
   1a0fa:	d440      	bmi.n	1a17e <__sflush_r+0x96>
   1a0fc:	2380      	movs	r3, #128	; 0x80
   1a0fe:	011b      	lsls	r3, r3, #4
   1a100:	4313      	orrs	r3, r2
   1a102:	6862      	ldr	r2, [r4, #4]
   1a104:	81a3      	strh	r3, [r4, #12]
   1a106:	2a00      	cmp	r2, #0
   1a108:	dc00      	bgt.n	1a10c <__sflush_r+0x24>
   1a10a:	e070      	b.n	1a1ee <__sflush_r+0x106>
   1a10c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1a10e:	2e00      	cmp	r6, #0
   1a110:	d031      	beq.n	1a176 <__sflush_r+0x8e>
   1a112:	4642      	mov	r2, r8
   1a114:	4641      	mov	r1, r8
   1a116:	6815      	ldr	r5, [r2, #0]
   1a118:	2200      	movs	r2, #0
   1a11a:	b29b      	uxth	r3, r3
   1a11c:	600a      	str	r2, [r1, #0]
   1a11e:	04da      	lsls	r2, r3, #19
   1a120:	d400      	bmi.n	1a124 <__sflush_r+0x3c>
   1a122:	e069      	b.n	1a1f8 <__sflush_r+0x110>
   1a124:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1a126:	075b      	lsls	r3, r3, #29
   1a128:	d506      	bpl.n	1a138 <__sflush_r+0x50>
   1a12a:	6863      	ldr	r3, [r4, #4]
   1a12c:	1ad2      	subs	r2, r2, r3
   1a12e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a130:	2b00      	cmp	r3, #0
   1a132:	d001      	beq.n	1a138 <__sflush_r+0x50>
   1a134:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   1a136:	1ad2      	subs	r2, r2, r3
   1a138:	2300      	movs	r3, #0
   1a13a:	69e1      	ldr	r1, [r4, #28]
   1a13c:	4640      	mov	r0, r8
   1a13e:	47b0      	blx	r6
   1a140:	1c43      	adds	r3, r0, #1
   1a142:	d03d      	beq.n	1a1c0 <__sflush_r+0xd8>
   1a144:	89a3      	ldrh	r3, [r4, #12]
   1a146:	4a3a      	ldr	r2, [pc, #232]	; (1a230 <__sflush_r+0x148>)
   1a148:	4013      	ands	r3, r2
   1a14a:	2200      	movs	r2, #0
   1a14c:	6062      	str	r2, [r4, #4]
   1a14e:	6922      	ldr	r2, [r4, #16]
   1a150:	b21b      	sxth	r3, r3
   1a152:	81a3      	strh	r3, [r4, #12]
   1a154:	6022      	str	r2, [r4, #0]
   1a156:	04db      	lsls	r3, r3, #19
   1a158:	d447      	bmi.n	1a1ea <__sflush_r+0x102>
   1a15a:	4643      	mov	r3, r8
   1a15c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1a15e:	601d      	str	r5, [r3, #0]
   1a160:	2900      	cmp	r1, #0
   1a162:	d008      	beq.n	1a176 <__sflush_r+0x8e>
   1a164:	0023      	movs	r3, r4
   1a166:	3340      	adds	r3, #64	; 0x40
   1a168:	4299      	cmp	r1, r3
   1a16a:	d002      	beq.n	1a172 <__sflush_r+0x8a>
   1a16c:	4640      	mov	r0, r8
   1a16e:	f000 f967 	bl	1a440 <_free_r>
   1a172:	2300      	movs	r3, #0
   1a174:	6323      	str	r3, [r4, #48]	; 0x30
   1a176:	2000      	movs	r0, #0
   1a178:	bc04      	pop	{r2}
   1a17a:	4690      	mov	r8, r2
   1a17c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a17e:	6926      	ldr	r6, [r4, #16]
   1a180:	2e00      	cmp	r6, #0
   1a182:	d0f8      	beq.n	1a176 <__sflush_r+0x8e>
   1a184:	6822      	ldr	r2, [r4, #0]
   1a186:	6026      	str	r6, [r4, #0]
   1a188:	1b95      	subs	r5, r2, r6
   1a18a:	2200      	movs	r2, #0
   1a18c:	079b      	lsls	r3, r3, #30
   1a18e:	d100      	bne.n	1a192 <__sflush_r+0xaa>
   1a190:	6962      	ldr	r2, [r4, #20]
   1a192:	60a2      	str	r2, [r4, #8]
   1a194:	2d00      	cmp	r5, #0
   1a196:	dc04      	bgt.n	1a1a2 <__sflush_r+0xba>
   1a198:	e7ed      	b.n	1a176 <__sflush_r+0x8e>
   1a19a:	1836      	adds	r6, r6, r0
   1a19c:	1a2d      	subs	r5, r5, r0
   1a19e:	2d00      	cmp	r5, #0
   1a1a0:	dde9      	ble.n	1a176 <__sflush_r+0x8e>
   1a1a2:	002b      	movs	r3, r5
   1a1a4:	0032      	movs	r2, r6
   1a1a6:	69e1      	ldr	r1, [r4, #28]
   1a1a8:	4640      	mov	r0, r8
   1a1aa:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1a1ac:	47b8      	blx	r7
   1a1ae:	2800      	cmp	r0, #0
   1a1b0:	dcf3      	bgt.n	1a19a <__sflush_r+0xb2>
   1a1b2:	2240      	movs	r2, #64	; 0x40
   1a1b4:	2001      	movs	r0, #1
   1a1b6:	89a3      	ldrh	r3, [r4, #12]
   1a1b8:	4240      	negs	r0, r0
   1a1ba:	4313      	orrs	r3, r2
   1a1bc:	81a3      	strh	r3, [r4, #12]
   1a1be:	e7db      	b.n	1a178 <__sflush_r+0x90>
   1a1c0:	4643      	mov	r3, r8
   1a1c2:	6819      	ldr	r1, [r3, #0]
   1a1c4:	291d      	cmp	r1, #29
   1a1c6:	d8f4      	bhi.n	1a1b2 <__sflush_r+0xca>
   1a1c8:	4b1a      	ldr	r3, [pc, #104]	; (1a234 <__sflush_r+0x14c>)
   1a1ca:	2201      	movs	r2, #1
   1a1cc:	40cb      	lsrs	r3, r1
   1a1ce:	439a      	bics	r2, r3
   1a1d0:	d1ef      	bne.n	1a1b2 <__sflush_r+0xca>
   1a1d2:	89a3      	ldrh	r3, [r4, #12]
   1a1d4:	4e16      	ldr	r6, [pc, #88]	; (1a230 <__sflush_r+0x148>)
   1a1d6:	6062      	str	r2, [r4, #4]
   1a1d8:	4033      	ands	r3, r6
   1a1da:	6922      	ldr	r2, [r4, #16]
   1a1dc:	b21b      	sxth	r3, r3
   1a1de:	81a3      	strh	r3, [r4, #12]
   1a1e0:	6022      	str	r2, [r4, #0]
   1a1e2:	04db      	lsls	r3, r3, #19
   1a1e4:	d5b9      	bpl.n	1a15a <__sflush_r+0x72>
   1a1e6:	2900      	cmp	r1, #0
   1a1e8:	d1b7      	bne.n	1a15a <__sflush_r+0x72>
   1a1ea:	6520      	str	r0, [r4, #80]	; 0x50
   1a1ec:	e7b5      	b.n	1a15a <__sflush_r+0x72>
   1a1ee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   1a1f0:	2a00      	cmp	r2, #0
   1a1f2:	dd00      	ble.n	1a1f6 <__sflush_r+0x10e>
   1a1f4:	e78a      	b.n	1a10c <__sflush_r+0x24>
   1a1f6:	e7be      	b.n	1a176 <__sflush_r+0x8e>
   1a1f8:	2200      	movs	r2, #0
   1a1fa:	2301      	movs	r3, #1
   1a1fc:	69e1      	ldr	r1, [r4, #28]
   1a1fe:	4640      	mov	r0, r8
   1a200:	47b0      	blx	r6
   1a202:	0002      	movs	r2, r0
   1a204:	1c43      	adds	r3, r0, #1
   1a206:	d002      	beq.n	1a20e <__sflush_r+0x126>
   1a208:	89a3      	ldrh	r3, [r4, #12]
   1a20a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1a20c:	e78b      	b.n	1a126 <__sflush_r+0x3e>
   1a20e:	4643      	mov	r3, r8
   1a210:	681b      	ldr	r3, [r3, #0]
   1a212:	2b00      	cmp	r3, #0
   1a214:	d0f8      	beq.n	1a208 <__sflush_r+0x120>
   1a216:	2b1d      	cmp	r3, #29
   1a218:	d001      	beq.n	1a21e <__sflush_r+0x136>
   1a21a:	2b16      	cmp	r3, #22
   1a21c:	d103      	bne.n	1a226 <__sflush_r+0x13e>
   1a21e:	4643      	mov	r3, r8
   1a220:	2000      	movs	r0, #0
   1a222:	601d      	str	r5, [r3, #0]
   1a224:	e7a8      	b.n	1a178 <__sflush_r+0x90>
   1a226:	2140      	movs	r1, #64	; 0x40
   1a228:	89a3      	ldrh	r3, [r4, #12]
   1a22a:	430b      	orrs	r3, r1
   1a22c:	81a3      	strh	r3, [r4, #12]
   1a22e:	e7a3      	b.n	1a178 <__sflush_r+0x90>
   1a230:	fffff7ff 	.word	0xfffff7ff
   1a234:	20400001 	.word	0x20400001

0001a238 <_fflush_r>:
   1a238:	b570      	push	{r4, r5, r6, lr}
   1a23a:	0005      	movs	r5, r0
   1a23c:	000c      	movs	r4, r1
   1a23e:	2800      	cmp	r0, #0
   1a240:	d002      	beq.n	1a248 <_fflush_r+0x10>
   1a242:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1a244:	2b00      	cmp	r3, #0
   1a246:	d016      	beq.n	1a276 <_fflush_r+0x3e>
   1a248:	220c      	movs	r2, #12
   1a24a:	5ea3      	ldrsh	r3, [r4, r2]
   1a24c:	2600      	movs	r6, #0
   1a24e:	2b00      	cmp	r3, #0
   1a250:	d00f      	beq.n	1a272 <_fflush_r+0x3a>
   1a252:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1a254:	07d2      	lsls	r2, r2, #31
   1a256:	d401      	bmi.n	1a25c <_fflush_r+0x24>
   1a258:	059b      	lsls	r3, r3, #22
   1a25a:	d513      	bpl.n	1a284 <_fflush_r+0x4c>
   1a25c:	0021      	movs	r1, r4
   1a25e:	0028      	movs	r0, r5
   1a260:	f7ff ff42 	bl	1a0e8 <__sflush_r>
   1a264:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a266:	0006      	movs	r6, r0
   1a268:	07db      	lsls	r3, r3, #31
   1a26a:	d402      	bmi.n	1a272 <_fflush_r+0x3a>
   1a26c:	89a3      	ldrh	r3, [r4, #12]
   1a26e:	059b      	lsls	r3, r3, #22
   1a270:	d504      	bpl.n	1a27c <_fflush_r+0x44>
   1a272:	0030      	movs	r0, r6
   1a274:	bd70      	pop	{r4, r5, r6, pc}
   1a276:	f000 f839 	bl	1a2ec <__sinit>
   1a27a:	e7e5      	b.n	1a248 <_fflush_r+0x10>
   1a27c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a27e:	f000 fb79 	bl	1a974 <__retarget_lock_release_recursive>
   1a282:	e7f6      	b.n	1a272 <_fflush_r+0x3a>
   1a284:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a286:	f000 fb73 	bl	1a970 <__retarget_lock_acquire_recursive>
   1a28a:	e7e7      	b.n	1a25c <_fflush_r+0x24>

0001a28c <_cleanup_r>:
   1a28c:	b510      	push	{r4, lr}
   1a28e:	4902      	ldr	r1, [pc, #8]	; (1a298 <_cleanup_r+0xc>)
   1a290:	f000 fb36 	bl	1a900 <_fwalk_reent>
   1a294:	bd10      	pop	{r4, pc}
   1a296:	46c0      	nop			; (mov r8, r8)
   1a298:	0001b8e1 	.word	0x0001b8e1

0001a29c <std.isra.0>:
   1a29c:	2300      	movs	r3, #0
   1a29e:	b510      	push	{r4, lr}
   1a2a0:	0004      	movs	r4, r0
   1a2a2:	6003      	str	r3, [r0, #0]
   1a2a4:	6043      	str	r3, [r0, #4]
   1a2a6:	6083      	str	r3, [r0, #8]
   1a2a8:	8181      	strh	r1, [r0, #12]
   1a2aa:	6643      	str	r3, [r0, #100]	; 0x64
   1a2ac:	81c2      	strh	r2, [r0, #14]
   1a2ae:	6103      	str	r3, [r0, #16]
   1a2b0:	6143      	str	r3, [r0, #20]
   1a2b2:	6183      	str	r3, [r0, #24]
   1a2b4:	2208      	movs	r2, #8
   1a2b6:	2100      	movs	r1, #0
   1a2b8:	305c      	adds	r0, #92	; 0x5c
   1a2ba:	f7fb fd1d 	bl	15cf8 <memset>
   1a2be:	0020      	movs	r0, r4
   1a2c0:	4b06      	ldr	r3, [pc, #24]	; (1a2dc <std.isra.0+0x40>)
   1a2c2:	61e4      	str	r4, [r4, #28]
   1a2c4:	6223      	str	r3, [r4, #32]
   1a2c6:	4b06      	ldr	r3, [pc, #24]	; (1a2e0 <std.isra.0+0x44>)
   1a2c8:	3058      	adds	r0, #88	; 0x58
   1a2ca:	6263      	str	r3, [r4, #36]	; 0x24
   1a2cc:	4b05      	ldr	r3, [pc, #20]	; (1a2e4 <std.isra.0+0x48>)
   1a2ce:	62a3      	str	r3, [r4, #40]	; 0x28
   1a2d0:	4b05      	ldr	r3, [pc, #20]	; (1a2e8 <std.isra.0+0x4c>)
   1a2d2:	62e3      	str	r3, [r4, #44]	; 0x2c
   1a2d4:	f000 fb48 	bl	1a968 <__retarget_lock_init_recursive>
   1a2d8:	bd10      	pop	{r4, pc}
   1a2da:	46c0      	nop			; (mov r8, r8)
   1a2dc:	0001b4f5 	.word	0x0001b4f5
   1a2e0:	0001b51d 	.word	0x0001b51d
   1a2e4:	0001b559 	.word	0x0001b559
   1a2e8:	0001b585 	.word	0x0001b585

0001a2ec <__sinit>:
   1a2ec:	b570      	push	{r4, r5, r6, lr}
   1a2ee:	0004      	movs	r4, r0
   1a2f0:	4d14      	ldr	r5, [pc, #80]	; (1a344 <__sinit+0x58>)
   1a2f2:	0028      	movs	r0, r5
   1a2f4:	f000 fb3c 	bl	1a970 <__retarget_lock_acquire_recursive>
   1a2f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1a2fa:	2b00      	cmp	r3, #0
   1a2fc:	d11d      	bne.n	1a33a <__sinit+0x4e>
   1a2fe:	4a12      	ldr	r2, [pc, #72]	; (1a348 <__sinit+0x5c>)
   1a300:	2104      	movs	r1, #4
   1a302:	63e2      	str	r2, [r4, #60]	; 0x3c
   1a304:	22b8      	movs	r2, #184	; 0xb8
   1a306:	0092      	lsls	r2, r2, #2
   1a308:	50a3      	str	r3, [r4, r2]
   1a30a:	23b9      	movs	r3, #185	; 0xb9
   1a30c:	2203      	movs	r2, #3
   1a30e:	009b      	lsls	r3, r3, #2
   1a310:	50e2      	str	r2, [r4, r3]
   1a312:	3308      	adds	r3, #8
   1a314:	18e2      	adds	r2, r4, r3
   1a316:	3b04      	subs	r3, #4
   1a318:	50e2      	str	r2, [r4, r3]
   1a31a:	6860      	ldr	r0, [r4, #4]
   1a31c:	2200      	movs	r2, #0
   1a31e:	f7ff ffbd 	bl	1a29c <std.isra.0>
   1a322:	2201      	movs	r2, #1
   1a324:	2109      	movs	r1, #9
   1a326:	68a0      	ldr	r0, [r4, #8]
   1a328:	f7ff ffb8 	bl	1a29c <std.isra.0>
   1a32c:	2202      	movs	r2, #2
   1a32e:	2112      	movs	r1, #18
   1a330:	68e0      	ldr	r0, [r4, #12]
   1a332:	f7ff ffb3 	bl	1a29c <std.isra.0>
   1a336:	2301      	movs	r3, #1
   1a338:	63a3      	str	r3, [r4, #56]	; 0x38
   1a33a:	0028      	movs	r0, r5
   1a33c:	f000 fb1a 	bl	1a974 <__retarget_lock_release_recursive>
   1a340:	bd70      	pop	{r4, r5, r6, pc}
   1a342:	46c0      	nop			; (mov r8, r8)
   1a344:	20001e6c 	.word	0x20001e6c
   1a348:	0001a28d 	.word	0x0001a28d

0001a34c <__sfp_lock_acquire>:
   1a34c:	b510      	push	{r4, lr}
   1a34e:	4802      	ldr	r0, [pc, #8]	; (1a358 <__sfp_lock_acquire+0xc>)
   1a350:	f000 fb0e 	bl	1a970 <__retarget_lock_acquire_recursive>
   1a354:	bd10      	pop	{r4, pc}
   1a356:	46c0      	nop			; (mov r8, r8)
   1a358:	20001e80 	.word	0x20001e80

0001a35c <__sfp_lock_release>:
   1a35c:	b510      	push	{r4, lr}
   1a35e:	4802      	ldr	r0, [pc, #8]	; (1a368 <__sfp_lock_release+0xc>)
   1a360:	f000 fb08 	bl	1a974 <__retarget_lock_release_recursive>
   1a364:	bd10      	pop	{r4, pc}
   1a366:	46c0      	nop			; (mov r8, r8)
   1a368:	20001e80 	.word	0x20001e80

0001a36c <__libc_fini_array>:
   1a36c:	b570      	push	{r4, r5, r6, lr}
   1a36e:	4b09      	ldr	r3, [pc, #36]	; (1a394 <__libc_fini_array+0x28>)
   1a370:	4c09      	ldr	r4, [pc, #36]	; (1a398 <__libc_fini_array+0x2c>)
   1a372:	1ae4      	subs	r4, r4, r3
   1a374:	10a4      	asrs	r4, r4, #2
   1a376:	d009      	beq.n	1a38c <__libc_fini_array+0x20>
   1a378:	4a08      	ldr	r2, [pc, #32]	; (1a39c <__libc_fini_array+0x30>)
   1a37a:	18a5      	adds	r5, r4, r2
   1a37c:	00ad      	lsls	r5, r5, #2
   1a37e:	18ed      	adds	r5, r5, r3
   1a380:	682b      	ldr	r3, [r5, #0]
   1a382:	3c01      	subs	r4, #1
   1a384:	4798      	blx	r3
   1a386:	3d04      	subs	r5, #4
   1a388:	2c00      	cmp	r4, #0
   1a38a:	d1f9      	bne.n	1a380 <__libc_fini_array+0x14>
   1a38c:	f003 f870 	bl	1d470 <_fini>
   1a390:	bd70      	pop	{r4, r5, r6, pc}
   1a392:	46c0      	nop			; (mov r8, r8)
   1a394:	0001d47c 	.word	0x0001d47c
   1a398:	0001d480 	.word	0x0001d480
   1a39c:	3fffffff 	.word	0x3fffffff

0001a3a0 <_malloc_trim_r>:
   1a3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a3a2:	000c      	movs	r4, r1
   1a3a4:	0006      	movs	r6, r0
   1a3a6:	f7fb fcf1 	bl	15d8c <__malloc_lock>
   1a3aa:	4f20      	ldr	r7, [pc, #128]	; (1a42c <_malloc_trim_r+0x8c>)
   1a3ac:	68bb      	ldr	r3, [r7, #8]
   1a3ae:	685d      	ldr	r5, [r3, #4]
   1a3b0:	2303      	movs	r3, #3
   1a3b2:	439d      	bics	r5, r3
   1a3b4:	4b1e      	ldr	r3, [pc, #120]	; (1a430 <_malloc_trim_r+0x90>)
   1a3b6:	1b2c      	subs	r4, r5, r4
   1a3b8:	469c      	mov	ip, r3
   1a3ba:	4464      	add	r4, ip
   1a3bc:	0b24      	lsrs	r4, r4, #12
   1a3be:	4b1d      	ldr	r3, [pc, #116]	; (1a434 <_malloc_trim_r+0x94>)
   1a3c0:	3c01      	subs	r4, #1
   1a3c2:	0324      	lsls	r4, r4, #12
   1a3c4:	429c      	cmp	r4, r3
   1a3c6:	dd07      	ble.n	1a3d8 <_malloc_trim_r+0x38>
   1a3c8:	2100      	movs	r1, #0
   1a3ca:	0030      	movs	r0, r6
   1a3cc:	f7fb fd7e 	bl	15ecc <_sbrk_r>
   1a3d0:	68bb      	ldr	r3, [r7, #8]
   1a3d2:	195b      	adds	r3, r3, r5
   1a3d4:	4298      	cmp	r0, r3
   1a3d6:	d004      	beq.n	1a3e2 <_malloc_trim_r+0x42>
   1a3d8:	0030      	movs	r0, r6
   1a3da:	f7fb fcdf 	bl	15d9c <__malloc_unlock>
   1a3de:	2000      	movs	r0, #0
   1a3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a3e2:	4261      	negs	r1, r4
   1a3e4:	0030      	movs	r0, r6
   1a3e6:	f7fb fd71 	bl	15ecc <_sbrk_r>
   1a3ea:	1c43      	adds	r3, r0, #1
   1a3ec:	d00d      	beq.n	1a40a <_malloc_trim_r+0x6a>
   1a3ee:	2201      	movs	r2, #1
   1a3f0:	68bb      	ldr	r3, [r7, #8]
   1a3f2:	1b2d      	subs	r5, r5, r4
   1a3f4:	4315      	orrs	r5, r2
   1a3f6:	605d      	str	r5, [r3, #4]
   1a3f8:	4b0f      	ldr	r3, [pc, #60]	; (1a438 <_malloc_trim_r+0x98>)
   1a3fa:	0030      	movs	r0, r6
   1a3fc:	681a      	ldr	r2, [r3, #0]
   1a3fe:	1b14      	subs	r4, r2, r4
   1a400:	601c      	str	r4, [r3, #0]
   1a402:	f7fb fccb 	bl	15d9c <__malloc_unlock>
   1a406:	2001      	movs	r0, #1
   1a408:	e7ea      	b.n	1a3e0 <_malloc_trim_r+0x40>
   1a40a:	2100      	movs	r1, #0
   1a40c:	0030      	movs	r0, r6
   1a40e:	f7fb fd5d 	bl	15ecc <_sbrk_r>
   1a412:	68ba      	ldr	r2, [r7, #8]
   1a414:	1a83      	subs	r3, r0, r2
   1a416:	2b0f      	cmp	r3, #15
   1a418:	ddde      	ble.n	1a3d8 <_malloc_trim_r+0x38>
   1a41a:	4908      	ldr	r1, [pc, #32]	; (1a43c <_malloc_trim_r+0x9c>)
   1a41c:	6809      	ldr	r1, [r1, #0]
   1a41e:	1a40      	subs	r0, r0, r1
   1a420:	4905      	ldr	r1, [pc, #20]	; (1a438 <_malloc_trim_r+0x98>)
   1a422:	6008      	str	r0, [r1, #0]
   1a424:	2101      	movs	r1, #1
   1a426:	430b      	orrs	r3, r1
   1a428:	6053      	str	r3, [r2, #4]
   1a42a:	e7d5      	b.n	1a3d8 <_malloc_trim_r+0x38>
   1a42c:	200005dc 	.word	0x200005dc
   1a430:	00000fef 	.word	0x00000fef
   1a434:	00000fff 	.word	0x00000fff
   1a438:	20001020 	.word	0x20001020
   1a43c:	200009e4 	.word	0x200009e4

0001a440 <_free_r>:
   1a440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a442:	0004      	movs	r4, r0
   1a444:	1e0d      	subs	r5, r1, #0
   1a446:	d03c      	beq.n	1a4c2 <_free_r+0x82>
   1a448:	f7fb fca0 	bl	15d8c <__malloc_lock>
   1a44c:	0029      	movs	r1, r5
   1a44e:	3908      	subs	r1, #8
   1a450:	6848      	ldr	r0, [r1, #4]
   1a452:	2301      	movs	r3, #1
   1a454:	0005      	movs	r5, r0
   1a456:	2603      	movs	r6, #3
   1a458:	439d      	bics	r5, r3
   1a45a:	194a      	adds	r2, r1, r5
   1a45c:	469c      	mov	ip, r3
   1a45e:	4f61      	ldr	r7, [pc, #388]	; (1a5e4 <_free_r+0x1a4>)
   1a460:	6853      	ldr	r3, [r2, #4]
   1a462:	43b3      	bics	r3, r6
   1a464:	68be      	ldr	r6, [r7, #8]
   1a466:	42b2      	cmp	r2, r6
   1a468:	d056      	beq.n	1a518 <_free_r+0xd8>
   1a46a:	4666      	mov	r6, ip
   1a46c:	6053      	str	r3, [r2, #4]
   1a46e:	4206      	tst	r6, r0
   1a470:	d10a      	bne.n	1a488 <_free_r+0x48>
   1a472:	003e      	movs	r6, r7
   1a474:	6808      	ldr	r0, [r1, #0]
   1a476:	3608      	adds	r6, #8
   1a478:	1a09      	subs	r1, r1, r0
   1a47a:	182d      	adds	r5, r5, r0
   1a47c:	6888      	ldr	r0, [r1, #8]
   1a47e:	42b0      	cmp	r0, r6
   1a480:	d065      	beq.n	1a54e <_free_r+0x10e>
   1a482:	68ce      	ldr	r6, [r1, #12]
   1a484:	60c6      	str	r6, [r0, #12]
   1a486:	60b0      	str	r0, [r6, #8]
   1a488:	2001      	movs	r0, #1
   1a48a:	18d6      	adds	r6, r2, r3
   1a48c:	6876      	ldr	r6, [r6, #4]
   1a48e:	4206      	tst	r6, r0
   1a490:	d033      	beq.n	1a4fa <_free_r+0xba>
   1a492:	4b55      	ldr	r3, [pc, #340]	; (1a5e8 <_free_r+0x1a8>)
   1a494:	4328      	orrs	r0, r5
   1a496:	6048      	str	r0, [r1, #4]
   1a498:	514d      	str	r5, [r1, r5]
   1a49a:	429d      	cmp	r5, r3
   1a49c:	d812      	bhi.n	1a4c4 <_free_r+0x84>
   1a49e:	08ed      	lsrs	r5, r5, #3
   1a4a0:	3bff      	subs	r3, #255	; 0xff
   1a4a2:	10aa      	asrs	r2, r5, #2
   1a4a4:	3bff      	subs	r3, #255	; 0xff
   1a4a6:	4093      	lsls	r3, r2
   1a4a8:	687a      	ldr	r2, [r7, #4]
   1a4aa:	00ed      	lsls	r5, r5, #3
   1a4ac:	4313      	orrs	r3, r2
   1a4ae:	607b      	str	r3, [r7, #4]
   1a4b0:	19ef      	adds	r7, r5, r7
   1a4b2:	68bb      	ldr	r3, [r7, #8]
   1a4b4:	60cf      	str	r7, [r1, #12]
   1a4b6:	608b      	str	r3, [r1, #8]
   1a4b8:	60b9      	str	r1, [r7, #8]
   1a4ba:	60d9      	str	r1, [r3, #12]
   1a4bc:	0020      	movs	r0, r4
   1a4be:	f7fb fc6d 	bl	15d9c <__malloc_unlock>
   1a4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a4c4:	0a68      	lsrs	r0, r5, #9
   1a4c6:	2804      	cmp	r0, #4
   1a4c8:	d850      	bhi.n	1a56c <_free_r+0x12c>
   1a4ca:	09a8      	lsrs	r0, r5, #6
   1a4cc:	0002      	movs	r2, r0
   1a4ce:	3039      	adds	r0, #57	; 0x39
   1a4d0:	3238      	adds	r2, #56	; 0x38
   1a4d2:	00c0      	lsls	r0, r0, #3
   1a4d4:	1838      	adds	r0, r7, r0
   1a4d6:	3808      	subs	r0, #8
   1a4d8:	6883      	ldr	r3, [r0, #8]
   1a4da:	2603      	movs	r6, #3
   1a4dc:	4298      	cmp	r0, r3
   1a4de:	d04c      	beq.n	1a57a <_free_r+0x13a>
   1a4e0:	685a      	ldr	r2, [r3, #4]
   1a4e2:	43b2      	bics	r2, r6
   1a4e4:	4295      	cmp	r5, r2
   1a4e6:	d230      	bcs.n	1a54a <_free_r+0x10a>
   1a4e8:	689b      	ldr	r3, [r3, #8]
   1a4ea:	4298      	cmp	r0, r3
   1a4ec:	d1f8      	bne.n	1a4e0 <_free_r+0xa0>
   1a4ee:	68c3      	ldr	r3, [r0, #12]
   1a4f0:	60cb      	str	r3, [r1, #12]
   1a4f2:	6088      	str	r0, [r1, #8]
   1a4f4:	6099      	str	r1, [r3, #8]
   1a4f6:	60c1      	str	r1, [r0, #12]
   1a4f8:	e7e0      	b.n	1a4bc <_free_r+0x7c>
   1a4fa:	18ed      	adds	r5, r5, r3
   1a4fc:	4e3b      	ldr	r6, [pc, #236]	; (1a5ec <_free_r+0x1ac>)
   1a4fe:	6893      	ldr	r3, [r2, #8]
   1a500:	42b3      	cmp	r3, r6
   1a502:	d042      	beq.n	1a58a <_free_r+0x14a>
   1a504:	68d2      	ldr	r2, [r2, #12]
   1a506:	4328      	orrs	r0, r5
   1a508:	60da      	str	r2, [r3, #12]
   1a50a:	6093      	str	r3, [r2, #8]
   1a50c:	4b36      	ldr	r3, [pc, #216]	; (1a5e8 <_free_r+0x1a8>)
   1a50e:	6048      	str	r0, [r1, #4]
   1a510:	514d      	str	r5, [r1, r5]
   1a512:	429d      	cmp	r5, r3
   1a514:	d8d6      	bhi.n	1a4c4 <_free_r+0x84>
   1a516:	e7c2      	b.n	1a49e <_free_r+0x5e>
   1a518:	4662      	mov	r2, ip
   1a51a:	18eb      	adds	r3, r5, r3
   1a51c:	4202      	tst	r2, r0
   1a51e:	d106      	bne.n	1a52e <_free_r+0xee>
   1a520:	680a      	ldr	r2, [r1, #0]
   1a522:	1a89      	subs	r1, r1, r2
   1a524:	6888      	ldr	r0, [r1, #8]
   1a526:	189b      	adds	r3, r3, r2
   1a528:	68ca      	ldr	r2, [r1, #12]
   1a52a:	60c2      	str	r2, [r0, #12]
   1a52c:	6090      	str	r0, [r2, #8]
   1a52e:	2201      	movs	r2, #1
   1a530:	431a      	orrs	r2, r3
   1a532:	604a      	str	r2, [r1, #4]
   1a534:	4a2e      	ldr	r2, [pc, #184]	; (1a5f0 <_free_r+0x1b0>)
   1a536:	60b9      	str	r1, [r7, #8]
   1a538:	6812      	ldr	r2, [r2, #0]
   1a53a:	4293      	cmp	r3, r2
   1a53c:	d3be      	bcc.n	1a4bc <_free_r+0x7c>
   1a53e:	4b2d      	ldr	r3, [pc, #180]	; (1a5f4 <_free_r+0x1b4>)
   1a540:	0020      	movs	r0, r4
   1a542:	6819      	ldr	r1, [r3, #0]
   1a544:	f7ff ff2c 	bl	1a3a0 <_malloc_trim_r>
   1a548:	e7b8      	b.n	1a4bc <_free_r+0x7c>
   1a54a:	0018      	movs	r0, r3
   1a54c:	e7cf      	b.n	1a4ee <_free_r+0xae>
   1a54e:	4666      	mov	r6, ip
   1a550:	18d0      	adds	r0, r2, r3
   1a552:	6840      	ldr	r0, [r0, #4]
   1a554:	4230      	tst	r0, r6
   1a556:	d13f      	bne.n	1a5d8 <_free_r+0x198>
   1a558:	6890      	ldr	r0, [r2, #8]
   1a55a:	195d      	adds	r5, r3, r5
   1a55c:	68d3      	ldr	r3, [r2, #12]
   1a55e:	60c3      	str	r3, [r0, #12]
   1a560:	6098      	str	r0, [r3, #8]
   1a562:	4663      	mov	r3, ip
   1a564:	432b      	orrs	r3, r5
   1a566:	604b      	str	r3, [r1, #4]
   1a568:	514d      	str	r5, [r1, r5]
   1a56a:	e7a7      	b.n	1a4bc <_free_r+0x7c>
   1a56c:	2814      	cmp	r0, #20
   1a56e:	d814      	bhi.n	1a59a <_free_r+0x15a>
   1a570:	0002      	movs	r2, r0
   1a572:	305c      	adds	r0, #92	; 0x5c
   1a574:	325b      	adds	r2, #91	; 0x5b
   1a576:	00c0      	lsls	r0, r0, #3
   1a578:	e7ac      	b.n	1a4d4 <_free_r+0x94>
   1a57a:	2301      	movs	r3, #1
   1a57c:	1092      	asrs	r2, r2, #2
   1a57e:	4093      	lsls	r3, r2
   1a580:	687a      	ldr	r2, [r7, #4]
   1a582:	4313      	orrs	r3, r2
   1a584:	607b      	str	r3, [r7, #4]
   1a586:	0003      	movs	r3, r0
   1a588:	e7b2      	b.n	1a4f0 <_free_r+0xb0>
   1a58a:	4328      	orrs	r0, r5
   1a58c:	60d9      	str	r1, [r3, #12]
   1a58e:	6099      	str	r1, [r3, #8]
   1a590:	60cb      	str	r3, [r1, #12]
   1a592:	608b      	str	r3, [r1, #8]
   1a594:	6048      	str	r0, [r1, #4]
   1a596:	514d      	str	r5, [r1, r5]
   1a598:	e790      	b.n	1a4bc <_free_r+0x7c>
   1a59a:	2854      	cmp	r0, #84	; 0x54
   1a59c:	d805      	bhi.n	1a5aa <_free_r+0x16a>
   1a59e:	0b28      	lsrs	r0, r5, #12
   1a5a0:	0002      	movs	r2, r0
   1a5a2:	306f      	adds	r0, #111	; 0x6f
   1a5a4:	326e      	adds	r2, #110	; 0x6e
   1a5a6:	00c0      	lsls	r0, r0, #3
   1a5a8:	e794      	b.n	1a4d4 <_free_r+0x94>
   1a5aa:	22aa      	movs	r2, #170	; 0xaa
   1a5ac:	0052      	lsls	r2, r2, #1
   1a5ae:	4290      	cmp	r0, r2
   1a5b0:	d805      	bhi.n	1a5be <_free_r+0x17e>
   1a5b2:	0be8      	lsrs	r0, r5, #15
   1a5b4:	0002      	movs	r2, r0
   1a5b6:	3078      	adds	r0, #120	; 0x78
   1a5b8:	3277      	adds	r2, #119	; 0x77
   1a5ba:	00c0      	lsls	r0, r0, #3
   1a5bc:	e78a      	b.n	1a4d4 <_free_r+0x94>
   1a5be:	4a0e      	ldr	r2, [pc, #56]	; (1a5f8 <_free_r+0x1b8>)
   1a5c0:	4290      	cmp	r0, r2
   1a5c2:	d805      	bhi.n	1a5d0 <_free_r+0x190>
   1a5c4:	0ca8      	lsrs	r0, r5, #18
   1a5c6:	0002      	movs	r2, r0
   1a5c8:	307d      	adds	r0, #125	; 0x7d
   1a5ca:	327c      	adds	r2, #124	; 0x7c
   1a5cc:	00c0      	lsls	r0, r0, #3
   1a5ce:	e781      	b.n	1a4d4 <_free_r+0x94>
   1a5d0:	20fe      	movs	r0, #254	; 0xfe
   1a5d2:	227e      	movs	r2, #126	; 0x7e
   1a5d4:	0080      	lsls	r0, r0, #2
   1a5d6:	e77d      	b.n	1a4d4 <_free_r+0x94>
   1a5d8:	4663      	mov	r3, ip
   1a5da:	432b      	orrs	r3, r5
   1a5dc:	604b      	str	r3, [r1, #4]
   1a5de:	6015      	str	r5, [r2, #0]
   1a5e0:	e76c      	b.n	1a4bc <_free_r+0x7c>
   1a5e2:	46c0      	nop			; (mov r8, r8)
   1a5e4:	200005dc 	.word	0x200005dc
   1a5e8:	000001ff 	.word	0x000001ff
   1a5ec:	200005e4 	.word	0x200005e4
   1a5f0:	200009e8 	.word	0x200009e8
   1a5f4:	20001050 	.word	0x20001050
   1a5f8:	00000554 	.word	0x00000554

0001a5fc <__sfvwrite_r>:
   1a5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a5fe:	464e      	mov	r6, r9
   1a600:	46de      	mov	lr, fp
   1a602:	4657      	mov	r7, sl
   1a604:	4645      	mov	r5, r8
   1a606:	b5e0      	push	{r5, r6, r7, lr}
   1a608:	6893      	ldr	r3, [r2, #8]
   1a60a:	b083      	sub	sp, #12
   1a60c:	9000      	str	r0, [sp, #0]
   1a60e:	000c      	movs	r4, r1
   1a610:	0016      	movs	r6, r2
   1a612:	2b00      	cmp	r3, #0
   1a614:	d025      	beq.n	1a662 <__sfvwrite_r+0x66>
   1a616:	898b      	ldrh	r3, [r1, #12]
   1a618:	071a      	lsls	r2, r3, #28
   1a61a:	d52a      	bpl.n	1a672 <__sfvwrite_r+0x76>
   1a61c:	690a      	ldr	r2, [r1, #16]
   1a61e:	2a00      	cmp	r2, #0
   1a620:	d027      	beq.n	1a672 <__sfvwrite_r+0x76>
   1a622:	6832      	ldr	r2, [r6, #0]
   1a624:	4693      	mov	fp, r2
   1a626:	079a      	lsls	r2, r3, #30
   1a628:	d52f      	bpl.n	1a68a <__sfvwrite_r+0x8e>
   1a62a:	4bb2      	ldr	r3, [pc, #712]	; (1a8f4 <__sfvwrite_r+0x2f8>)
   1a62c:	2700      	movs	r7, #0
   1a62e:	2500      	movs	r5, #0
   1a630:	4698      	mov	r8, r3
   1a632:	46b1      	mov	r9, r6
   1a634:	2d00      	cmp	r5, #0
   1a636:	d100      	bne.n	1a63a <__sfvwrite_r+0x3e>
   1a638:	e072      	b.n	1a720 <__sfvwrite_r+0x124>
   1a63a:	002b      	movs	r3, r5
   1a63c:	4545      	cmp	r5, r8
   1a63e:	d900      	bls.n	1a642 <__sfvwrite_r+0x46>
   1a640:	4bac      	ldr	r3, [pc, #688]	; (1a8f4 <__sfvwrite_r+0x2f8>)
   1a642:	003a      	movs	r2, r7
   1a644:	69e1      	ldr	r1, [r4, #28]
   1a646:	9800      	ldr	r0, [sp, #0]
   1a648:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1a64a:	47b0      	blx	r6
   1a64c:	2800      	cmp	r0, #0
   1a64e:	dc00      	bgt.n	1a652 <__sfvwrite_r+0x56>
   1a650:	e073      	b.n	1a73a <__sfvwrite_r+0x13e>
   1a652:	464b      	mov	r3, r9
   1a654:	689b      	ldr	r3, [r3, #8]
   1a656:	183f      	adds	r7, r7, r0
   1a658:	1a2d      	subs	r5, r5, r0
   1a65a:	1a18      	subs	r0, r3, r0
   1a65c:	464b      	mov	r3, r9
   1a65e:	6098      	str	r0, [r3, #8]
   1a660:	d1e8      	bne.n	1a634 <__sfvwrite_r+0x38>
   1a662:	2000      	movs	r0, #0
   1a664:	b003      	add	sp, #12
   1a666:	bc3c      	pop	{r2, r3, r4, r5}
   1a668:	4690      	mov	r8, r2
   1a66a:	4699      	mov	r9, r3
   1a66c:	46a2      	mov	sl, r4
   1a66e:	46ab      	mov	fp, r5
   1a670:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a672:	0021      	movs	r1, r4
   1a674:	9800      	ldr	r0, [sp, #0]
   1a676:	f7fe fc4b 	bl	18f10 <__swsetup_r>
   1a67a:	2800      	cmp	r0, #0
   1a67c:	d000      	beq.n	1a680 <__sfvwrite_r+0x84>
   1a67e:	e130      	b.n	1a8e2 <__sfvwrite_r+0x2e6>
   1a680:	6832      	ldr	r2, [r6, #0]
   1a682:	89a3      	ldrh	r3, [r4, #12]
   1a684:	4693      	mov	fp, r2
   1a686:	079a      	lsls	r2, r3, #30
   1a688:	d4cf      	bmi.n	1a62a <__sfvwrite_r+0x2e>
   1a68a:	07da      	lsls	r2, r3, #31
   1a68c:	d55d      	bpl.n	1a74a <__sfvwrite_r+0x14e>
   1a68e:	2300      	movs	r3, #0
   1a690:	2000      	movs	r0, #0
   1a692:	469a      	mov	sl, r3
   1a694:	2700      	movs	r7, #0
   1a696:	001d      	movs	r5, r3
   1a698:	46b1      	mov	r9, r6
   1a69a:	e029      	b.n	1a6f0 <__sfvwrite_r+0xf4>
   1a69c:	2800      	cmp	r0, #0
   1a69e:	d033      	beq.n	1a708 <__sfvwrite_r+0x10c>
   1a6a0:	46a8      	mov	r8, r5
   1a6a2:	42bd      	cmp	r5, r7
   1a6a4:	d900      	bls.n	1a6a8 <__sfvwrite_r+0xac>
   1a6a6:	46b8      	mov	r8, r7
   1a6a8:	6820      	ldr	r0, [r4, #0]
   1a6aa:	6922      	ldr	r2, [r4, #16]
   1a6ac:	4646      	mov	r6, r8
   1a6ae:	6963      	ldr	r3, [r4, #20]
   1a6b0:	4290      	cmp	r0, r2
   1a6b2:	d907      	bls.n	1a6c4 <__sfvwrite_r+0xc8>
   1a6b4:	68a2      	ldr	r2, [r4, #8]
   1a6b6:	4694      	mov	ip, r2
   1a6b8:	449c      	add	ip, r3
   1a6ba:	4662      	mov	r2, ip
   1a6bc:	9201      	str	r2, [sp, #4]
   1a6be:	45e0      	cmp	r8, ip
   1a6c0:	dd00      	ble.n	1a6c4 <__sfvwrite_r+0xc8>
   1a6c2:	e0e9      	b.n	1a898 <__sfvwrite_r+0x29c>
   1a6c4:	4598      	cmp	r8, r3
   1a6c6:	da00      	bge.n	1a6ca <__sfvwrite_r+0xce>
   1a6c8:	e08f      	b.n	1a7ea <__sfvwrite_r+0x1ee>
   1a6ca:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1a6cc:	4652      	mov	r2, sl
   1a6ce:	69e1      	ldr	r1, [r4, #28]
   1a6d0:	9800      	ldr	r0, [sp, #0]
   1a6d2:	47b0      	blx	r6
   1a6d4:	1e06      	subs	r6, r0, #0
   1a6d6:	dd30      	ble.n	1a73a <__sfvwrite_r+0x13e>
   1a6d8:	1bad      	subs	r5, r5, r6
   1a6da:	2001      	movs	r0, #1
   1a6dc:	2d00      	cmp	r5, #0
   1a6de:	d026      	beq.n	1a72e <__sfvwrite_r+0x132>
   1a6e0:	464b      	mov	r3, r9
   1a6e2:	689b      	ldr	r3, [r3, #8]
   1a6e4:	44b2      	add	sl, r6
   1a6e6:	1bbf      	subs	r7, r7, r6
   1a6e8:	1b9e      	subs	r6, r3, r6
   1a6ea:	464b      	mov	r3, r9
   1a6ec:	609e      	str	r6, [r3, #8]
   1a6ee:	d0b8      	beq.n	1a662 <__sfvwrite_r+0x66>
   1a6f0:	2f00      	cmp	r7, #0
   1a6f2:	d1d3      	bne.n	1a69c <__sfvwrite_r+0xa0>
   1a6f4:	465b      	mov	r3, fp
   1a6f6:	681b      	ldr	r3, [r3, #0]
   1a6f8:	469a      	mov	sl, r3
   1a6fa:	465b      	mov	r3, fp
   1a6fc:	685f      	ldr	r7, [r3, #4]
   1a6fe:	2308      	movs	r3, #8
   1a700:	469c      	mov	ip, r3
   1a702:	44e3      	add	fp, ip
   1a704:	2f00      	cmp	r7, #0
   1a706:	d0f5      	beq.n	1a6f4 <__sfvwrite_r+0xf8>
   1a708:	003a      	movs	r2, r7
   1a70a:	210a      	movs	r1, #10
   1a70c:	4650      	mov	r0, sl
   1a70e:	f000 f9ab 	bl	1aa68 <memchr>
   1a712:	2800      	cmp	r0, #0
   1a714:	d100      	bne.n	1a718 <__sfvwrite_r+0x11c>
   1a716:	e0e2      	b.n	1a8de <__sfvwrite_r+0x2e2>
   1a718:	4653      	mov	r3, sl
   1a71a:	3001      	adds	r0, #1
   1a71c:	1ac5      	subs	r5, r0, r3
   1a71e:	e7bf      	b.n	1a6a0 <__sfvwrite_r+0xa4>
   1a720:	465b      	mov	r3, fp
   1a722:	681f      	ldr	r7, [r3, #0]
   1a724:	685d      	ldr	r5, [r3, #4]
   1a726:	2308      	movs	r3, #8
   1a728:	469c      	mov	ip, r3
   1a72a:	44e3      	add	fp, ip
   1a72c:	e782      	b.n	1a634 <__sfvwrite_r+0x38>
   1a72e:	0021      	movs	r1, r4
   1a730:	9800      	ldr	r0, [sp, #0]
   1a732:	f7ff fd81 	bl	1a238 <_fflush_r>
   1a736:	2800      	cmp	r0, #0
   1a738:	d0d2      	beq.n	1a6e0 <__sfvwrite_r+0xe4>
   1a73a:	220c      	movs	r2, #12
   1a73c:	5ea3      	ldrsh	r3, [r4, r2]
   1a73e:	2240      	movs	r2, #64	; 0x40
   1a740:	2001      	movs	r0, #1
   1a742:	4313      	orrs	r3, r2
   1a744:	81a3      	strh	r3, [r4, #12]
   1a746:	4240      	negs	r0, r0
   1a748:	e78c      	b.n	1a664 <__sfvwrite_r+0x68>
   1a74a:	2200      	movs	r2, #0
   1a74c:	4691      	mov	r9, r2
   1a74e:	464d      	mov	r5, r9
   1a750:	2d00      	cmp	r5, #0
   1a752:	d023      	beq.n	1a79c <__sfvwrite_r+0x1a0>
   1a754:	68a2      	ldr	r2, [r4, #8]
   1a756:	4690      	mov	r8, r2
   1a758:	2280      	movs	r2, #128	; 0x80
   1a75a:	0092      	lsls	r2, r2, #2
   1a75c:	4213      	tst	r3, r2
   1a75e:	d026      	beq.n	1a7ae <__sfvwrite_r+0x1b2>
   1a760:	46c2      	mov	sl, r8
   1a762:	4545      	cmp	r5, r8
   1a764:	d34d      	bcc.n	1a802 <__sfvwrite_r+0x206>
   1a766:	2290      	movs	r2, #144	; 0x90
   1a768:	00d2      	lsls	r2, r2, #3
   1a76a:	4213      	tst	r3, r2
   1a76c:	d14e      	bne.n	1a80c <__sfvwrite_r+0x210>
   1a76e:	002f      	movs	r7, r5
   1a770:	6820      	ldr	r0, [r4, #0]
   1a772:	4652      	mov	r2, sl
   1a774:	4649      	mov	r1, r9
   1a776:	f7fb fa6f 	bl	15c58 <memmove>
   1a77a:	4642      	mov	r2, r8
   1a77c:	68a3      	ldr	r3, [r4, #8]
   1a77e:	1a98      	subs	r0, r3, r2
   1a780:	6823      	ldr	r3, [r4, #0]
   1a782:	60a0      	str	r0, [r4, #8]
   1a784:	4453      	add	r3, sl
   1a786:	6023      	str	r3, [r4, #0]
   1a788:	68b3      	ldr	r3, [r6, #8]
   1a78a:	44b9      	add	r9, r7
   1a78c:	1bed      	subs	r5, r5, r7
   1a78e:	1bdf      	subs	r7, r3, r7
   1a790:	60b7      	str	r7, [r6, #8]
   1a792:	d100      	bne.n	1a796 <__sfvwrite_r+0x19a>
   1a794:	e765      	b.n	1a662 <__sfvwrite_r+0x66>
   1a796:	89a3      	ldrh	r3, [r4, #12]
   1a798:	2d00      	cmp	r5, #0
   1a79a:	d1db      	bne.n	1a754 <__sfvwrite_r+0x158>
   1a79c:	465a      	mov	r2, fp
   1a79e:	6812      	ldr	r2, [r2, #0]
   1a7a0:	4691      	mov	r9, r2
   1a7a2:	465a      	mov	r2, fp
   1a7a4:	6855      	ldr	r5, [r2, #4]
   1a7a6:	2208      	movs	r2, #8
   1a7a8:	4694      	mov	ip, r2
   1a7aa:	44e3      	add	fp, ip
   1a7ac:	e7d0      	b.n	1a750 <__sfvwrite_r+0x154>
   1a7ae:	6820      	ldr	r0, [r4, #0]
   1a7b0:	6923      	ldr	r3, [r4, #16]
   1a7b2:	4298      	cmp	r0, r3
   1a7b4:	d802      	bhi.n	1a7bc <__sfvwrite_r+0x1c0>
   1a7b6:	6967      	ldr	r7, [r4, #20]
   1a7b8:	42bd      	cmp	r5, r7
   1a7ba:	d259      	bcs.n	1a870 <__sfvwrite_r+0x274>
   1a7bc:	4647      	mov	r7, r8
   1a7be:	42af      	cmp	r7, r5
   1a7c0:	d900      	bls.n	1a7c4 <__sfvwrite_r+0x1c8>
   1a7c2:	002f      	movs	r7, r5
   1a7c4:	003a      	movs	r2, r7
   1a7c6:	4649      	mov	r1, r9
   1a7c8:	f7fb fa46 	bl	15c58 <memmove>
   1a7cc:	68a3      	ldr	r3, [r4, #8]
   1a7ce:	6822      	ldr	r2, [r4, #0]
   1a7d0:	1bdb      	subs	r3, r3, r7
   1a7d2:	19d2      	adds	r2, r2, r7
   1a7d4:	60a3      	str	r3, [r4, #8]
   1a7d6:	6022      	str	r2, [r4, #0]
   1a7d8:	2b00      	cmp	r3, #0
   1a7da:	d1d5      	bne.n	1a788 <__sfvwrite_r+0x18c>
   1a7dc:	0021      	movs	r1, r4
   1a7de:	9800      	ldr	r0, [sp, #0]
   1a7e0:	f7ff fd2a 	bl	1a238 <_fflush_r>
   1a7e4:	2800      	cmp	r0, #0
   1a7e6:	d0cf      	beq.n	1a788 <__sfvwrite_r+0x18c>
   1a7e8:	e7a7      	b.n	1a73a <__sfvwrite_r+0x13e>
   1a7ea:	4642      	mov	r2, r8
   1a7ec:	4651      	mov	r1, sl
   1a7ee:	f7fb fa33 	bl	15c58 <memmove>
   1a7f2:	4642      	mov	r2, r8
   1a7f4:	68a3      	ldr	r3, [r4, #8]
   1a7f6:	1a9b      	subs	r3, r3, r2
   1a7f8:	60a3      	str	r3, [r4, #8]
   1a7fa:	6823      	ldr	r3, [r4, #0]
   1a7fc:	4443      	add	r3, r8
   1a7fe:	6023      	str	r3, [r4, #0]
   1a800:	e76a      	b.n	1a6d8 <__sfvwrite_r+0xdc>
   1a802:	46a8      	mov	r8, r5
   1a804:	6820      	ldr	r0, [r4, #0]
   1a806:	002f      	movs	r7, r5
   1a808:	46aa      	mov	sl, r5
   1a80a:	e7b2      	b.n	1a772 <__sfvwrite_r+0x176>
   1a80c:	6921      	ldr	r1, [r4, #16]
   1a80e:	6822      	ldr	r2, [r4, #0]
   1a810:	1a52      	subs	r2, r2, r1
   1a812:	4692      	mov	sl, r2
   1a814:	6962      	ldr	r2, [r4, #20]
   1a816:	0057      	lsls	r7, r2, #1
   1a818:	18bf      	adds	r7, r7, r2
   1a81a:	0ffa      	lsrs	r2, r7, #31
   1a81c:	19d7      	adds	r7, r2, r7
   1a81e:	4652      	mov	r2, sl
   1a820:	1c50      	adds	r0, r2, #1
   1a822:	107f      	asrs	r7, r7, #1
   1a824:	1940      	adds	r0, r0, r5
   1a826:	003a      	movs	r2, r7
   1a828:	42b8      	cmp	r0, r7
   1a82a:	d901      	bls.n	1a830 <__sfvwrite_r+0x234>
   1a82c:	0007      	movs	r7, r0
   1a82e:	0002      	movs	r2, r0
   1a830:	055b      	lsls	r3, r3, #21
   1a832:	d542      	bpl.n	1a8ba <__sfvwrite_r+0x2be>
   1a834:	0011      	movs	r1, r2
   1a836:	9800      	ldr	r0, [sp, #0]
   1a838:	f7fa ff02 	bl	15640 <_malloc_r>
   1a83c:	4680      	mov	r8, r0
   1a83e:	1e03      	subs	r3, r0, #0
   1a840:	d052      	beq.n	1a8e8 <__sfvwrite_r+0x2ec>
   1a842:	4652      	mov	r2, sl
   1a844:	6921      	ldr	r1, [r4, #16]
   1a846:	f7fb f9c5 	bl	15bd4 <memcpy>
   1a84a:	89a3      	ldrh	r3, [r4, #12]
   1a84c:	4a2a      	ldr	r2, [pc, #168]	; (1a8f8 <__sfvwrite_r+0x2fc>)
   1a84e:	4013      	ands	r3, r2
   1a850:	2280      	movs	r2, #128	; 0x80
   1a852:	4313      	orrs	r3, r2
   1a854:	81a3      	strh	r3, [r4, #12]
   1a856:	4643      	mov	r3, r8
   1a858:	4640      	mov	r0, r8
   1a85a:	6123      	str	r3, [r4, #16]
   1a85c:	4653      	mov	r3, sl
   1a85e:	4450      	add	r0, sl
   1a860:	6167      	str	r7, [r4, #20]
   1a862:	1aff      	subs	r7, r7, r3
   1a864:	60a7      	str	r7, [r4, #8]
   1a866:	6020      	str	r0, [r4, #0]
   1a868:	46a8      	mov	r8, r5
   1a86a:	002f      	movs	r7, r5
   1a86c:	46aa      	mov	sl, r5
   1a86e:	e780      	b.n	1a772 <__sfvwrite_r+0x176>
   1a870:	4b22      	ldr	r3, [pc, #136]	; (1a8fc <__sfvwrite_r+0x300>)
   1a872:	0028      	movs	r0, r5
   1a874:	429d      	cmp	r5, r3
   1a876:	d900      	bls.n	1a87a <__sfvwrite_r+0x27e>
   1a878:	0018      	movs	r0, r3
   1a87a:	0039      	movs	r1, r7
   1a87c:	f7f7 fe5c 	bl	12538 <__divsi3>
   1a880:	003b      	movs	r3, r7
   1a882:	464a      	mov	r2, r9
   1a884:	4343      	muls	r3, r0
   1a886:	69e1      	ldr	r1, [r4, #28]
   1a888:	9800      	ldr	r0, [sp, #0]
   1a88a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1a88c:	47b8      	blx	r7
   1a88e:	2800      	cmp	r0, #0
   1a890:	dc00      	bgt.n	1a894 <__sfvwrite_r+0x298>
   1a892:	e752      	b.n	1a73a <__sfvwrite_r+0x13e>
   1a894:	0007      	movs	r7, r0
   1a896:	e777      	b.n	1a788 <__sfvwrite_r+0x18c>
   1a898:	4666      	mov	r6, ip
   1a89a:	4651      	mov	r1, sl
   1a89c:	f7fb f9dc 	bl	15c58 <memmove>
   1a8a0:	46b4      	mov	ip, r6
   1a8a2:	6823      	ldr	r3, [r4, #0]
   1a8a4:	0021      	movs	r1, r4
   1a8a6:	4463      	add	r3, ip
   1a8a8:	6023      	str	r3, [r4, #0]
   1a8aa:	9800      	ldr	r0, [sp, #0]
   1a8ac:	f7ff fcc4 	bl	1a238 <_fflush_r>
   1a8b0:	2800      	cmp	r0, #0
   1a8b2:	d000      	beq.n	1a8b6 <__sfvwrite_r+0x2ba>
   1a8b4:	e741      	b.n	1a73a <__sfvwrite_r+0x13e>
   1a8b6:	9e01      	ldr	r6, [sp, #4]
   1a8b8:	e70e      	b.n	1a6d8 <__sfvwrite_r+0xdc>
   1a8ba:	9800      	ldr	r0, [sp, #0]
   1a8bc:	f000 fc5c 	bl	1b178 <_realloc_r>
   1a8c0:	4680      	mov	r8, r0
   1a8c2:	2800      	cmp	r0, #0
   1a8c4:	d1c7      	bne.n	1a856 <__sfvwrite_r+0x25a>
   1a8c6:	9d00      	ldr	r5, [sp, #0]
   1a8c8:	6921      	ldr	r1, [r4, #16]
   1a8ca:	0028      	movs	r0, r5
   1a8cc:	f7ff fdb8 	bl	1a440 <_free_r>
   1a8d0:	2280      	movs	r2, #128	; 0x80
   1a8d2:	89a3      	ldrh	r3, [r4, #12]
   1a8d4:	4393      	bics	r3, r2
   1a8d6:	3a74      	subs	r2, #116	; 0x74
   1a8d8:	b21b      	sxth	r3, r3
   1a8da:	602a      	str	r2, [r5, #0]
   1a8dc:	e72f      	b.n	1a73e <__sfvwrite_r+0x142>
   1a8de:	1c7d      	adds	r5, r7, #1
   1a8e0:	e6de      	b.n	1a6a0 <__sfvwrite_r+0xa4>
   1a8e2:	2001      	movs	r0, #1
   1a8e4:	4240      	negs	r0, r0
   1a8e6:	e6bd      	b.n	1a664 <__sfvwrite_r+0x68>
   1a8e8:	9a00      	ldr	r2, [sp, #0]
   1a8ea:	330c      	adds	r3, #12
   1a8ec:	6013      	str	r3, [r2, #0]
   1a8ee:	220c      	movs	r2, #12
   1a8f0:	5ea3      	ldrsh	r3, [r4, r2]
   1a8f2:	e724      	b.n	1a73e <__sfvwrite_r+0x142>
   1a8f4:	7ffffc00 	.word	0x7ffffc00
   1a8f8:	fffffb7f 	.word	0xfffffb7f
   1a8fc:	7fffffff 	.word	0x7fffffff

0001a900 <_fwalk_reent>:
   1a900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a902:	4647      	mov	r7, r8
   1a904:	46ce      	mov	lr, r9
   1a906:	b580      	push	{r7, lr}
   1a908:	27b8      	movs	r7, #184	; 0xb8
   1a90a:	4680      	mov	r8, r0
   1a90c:	00bf      	lsls	r7, r7, #2
   1a90e:	4447      	add	r7, r8
   1a910:	4689      	mov	r9, r1
   1a912:	2600      	movs	r6, #0
   1a914:	2f00      	cmp	r7, #0
   1a916:	d014      	beq.n	1a942 <_fwalk_reent+0x42>
   1a918:	687b      	ldr	r3, [r7, #4]
   1a91a:	68bc      	ldr	r4, [r7, #8]
   1a91c:	1e5d      	subs	r5, r3, #1
   1a91e:	d40d      	bmi.n	1a93c <_fwalk_reent+0x3c>
   1a920:	89a3      	ldrh	r3, [r4, #12]
   1a922:	2b01      	cmp	r3, #1
   1a924:	d907      	bls.n	1a936 <_fwalk_reent+0x36>
   1a926:	220e      	movs	r2, #14
   1a928:	5ea3      	ldrsh	r3, [r4, r2]
   1a92a:	3301      	adds	r3, #1
   1a92c:	d003      	beq.n	1a936 <_fwalk_reent+0x36>
   1a92e:	0021      	movs	r1, r4
   1a930:	4640      	mov	r0, r8
   1a932:	47c8      	blx	r9
   1a934:	4306      	orrs	r6, r0
   1a936:	3468      	adds	r4, #104	; 0x68
   1a938:	3d01      	subs	r5, #1
   1a93a:	d2f1      	bcs.n	1a920 <_fwalk_reent+0x20>
   1a93c:	683f      	ldr	r7, [r7, #0]
   1a93e:	2f00      	cmp	r7, #0
   1a940:	d1ea      	bne.n	1a918 <_fwalk_reent+0x18>
   1a942:	0030      	movs	r0, r6
   1a944:	bc0c      	pop	{r2, r3}
   1a946:	4690      	mov	r8, r2
   1a948:	4699      	mov	r9, r3
   1a94a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001a94c <_localeconv_r>:
   1a94c:	4b04      	ldr	r3, [pc, #16]	; (1a960 <_localeconv_r+0x14>)
   1a94e:	681b      	ldr	r3, [r3, #0]
   1a950:	6b58      	ldr	r0, [r3, #52]	; 0x34
   1a952:	2800      	cmp	r0, #0
   1a954:	d001      	beq.n	1a95a <_localeconv_r+0xe>
   1a956:	30f0      	adds	r0, #240	; 0xf0
   1a958:	4770      	bx	lr
   1a95a:	4802      	ldr	r0, [pc, #8]	; (1a964 <_localeconv_r+0x18>)
   1a95c:	e7fb      	b.n	1a956 <_localeconv_r+0xa>
   1a95e:	46c0      	nop			; (mov r8, r8)
   1a960:	20000044 	.word	0x20000044
   1a964:	20000470 	.word	0x20000470

0001a968 <__retarget_lock_init_recursive>:
   1a968:	4770      	bx	lr
   1a96a:	46c0      	nop			; (mov r8, r8)

0001a96c <__retarget_lock_close_recursive>:
   1a96c:	4770      	bx	lr
   1a96e:	46c0      	nop			; (mov r8, r8)

0001a970 <__retarget_lock_acquire_recursive>:
   1a970:	4770      	bx	lr
   1a972:	46c0      	nop			; (mov r8, r8)

0001a974 <__retarget_lock_release_recursive>:
   1a974:	4770      	bx	lr
   1a976:	46c0      	nop			; (mov r8, r8)

0001a978 <__swhatbuf_r>:
   1a978:	b570      	push	{r4, r5, r6, lr}
   1a97a:	000c      	movs	r4, r1
   1a97c:	001e      	movs	r6, r3
   1a97e:	230e      	movs	r3, #14
   1a980:	5ec9      	ldrsh	r1, [r1, r3]
   1a982:	b090      	sub	sp, #64	; 0x40
   1a984:	0015      	movs	r5, r2
   1a986:	2900      	cmp	r1, #0
   1a988:	db15      	blt.n	1a9b6 <__swhatbuf_r+0x3e>
   1a98a:	aa01      	add	r2, sp, #4
   1a98c:	f001 f888 	bl	1baa0 <_fstat_r>
   1a990:	2800      	cmp	r0, #0
   1a992:	db10      	blt.n	1a9b6 <__swhatbuf_r+0x3e>
   1a994:	22f0      	movs	r2, #240	; 0xf0
   1a996:	9b02      	ldr	r3, [sp, #8]
   1a998:	0212      	lsls	r2, r2, #8
   1a99a:	4013      	ands	r3, r2
   1a99c:	4a0d      	ldr	r2, [pc, #52]	; (1a9d4 <__swhatbuf_r+0x5c>)
   1a99e:	2080      	movs	r0, #128	; 0x80
   1a9a0:	4694      	mov	ip, r2
   1a9a2:	4463      	add	r3, ip
   1a9a4:	425a      	negs	r2, r3
   1a9a6:	4153      	adcs	r3, r2
   1a9a8:	6033      	str	r3, [r6, #0]
   1a9aa:	2380      	movs	r3, #128	; 0x80
   1a9ac:	00db      	lsls	r3, r3, #3
   1a9ae:	602b      	str	r3, [r5, #0]
   1a9b0:	0100      	lsls	r0, r0, #4
   1a9b2:	b010      	add	sp, #64	; 0x40
   1a9b4:	bd70      	pop	{r4, r5, r6, pc}
   1a9b6:	2300      	movs	r3, #0
   1a9b8:	6033      	str	r3, [r6, #0]
   1a9ba:	89a3      	ldrh	r3, [r4, #12]
   1a9bc:	061b      	lsls	r3, r3, #24
   1a9be:	d503      	bpl.n	1a9c8 <__swhatbuf_r+0x50>
   1a9c0:	2340      	movs	r3, #64	; 0x40
   1a9c2:	2000      	movs	r0, #0
   1a9c4:	602b      	str	r3, [r5, #0]
   1a9c6:	e7f4      	b.n	1a9b2 <__swhatbuf_r+0x3a>
   1a9c8:	2380      	movs	r3, #128	; 0x80
   1a9ca:	00db      	lsls	r3, r3, #3
   1a9cc:	602b      	str	r3, [r5, #0]
   1a9ce:	2000      	movs	r0, #0
   1a9d0:	e7ef      	b.n	1a9b2 <__swhatbuf_r+0x3a>
   1a9d2:	46c0      	nop			; (mov r8, r8)
   1a9d4:	ffffe000 	.word	0xffffe000

0001a9d8 <__smakebuf_r>:
   1a9d8:	b570      	push	{r4, r5, r6, lr}
   1a9da:	898b      	ldrh	r3, [r1, #12]
   1a9dc:	b082      	sub	sp, #8
   1a9de:	0006      	movs	r6, r0
   1a9e0:	000c      	movs	r4, r1
   1a9e2:	079b      	lsls	r3, r3, #30
   1a9e4:	d507      	bpl.n	1a9f6 <__smakebuf_r+0x1e>
   1a9e6:	0023      	movs	r3, r4
   1a9e8:	3343      	adds	r3, #67	; 0x43
   1a9ea:	6023      	str	r3, [r4, #0]
   1a9ec:	6123      	str	r3, [r4, #16]
   1a9ee:	2301      	movs	r3, #1
   1a9f0:	6163      	str	r3, [r4, #20]
   1a9f2:	b002      	add	sp, #8
   1a9f4:	bd70      	pop	{r4, r5, r6, pc}
   1a9f6:	ab01      	add	r3, sp, #4
   1a9f8:	466a      	mov	r2, sp
   1a9fa:	f7ff ffbd 	bl	1a978 <__swhatbuf_r>
   1a9fe:	9900      	ldr	r1, [sp, #0]
   1aa00:	0005      	movs	r5, r0
   1aa02:	0030      	movs	r0, r6
   1aa04:	f7fa fe1c 	bl	15640 <_malloc_r>
   1aa08:	2800      	cmp	r0, #0
   1aa0a:	d01e      	beq.n	1aa4a <__smakebuf_r+0x72>
   1aa0c:	2280      	movs	r2, #128	; 0x80
   1aa0e:	4b15      	ldr	r3, [pc, #84]	; (1aa64 <__smakebuf_r+0x8c>)
   1aa10:	63f3      	str	r3, [r6, #60]	; 0x3c
   1aa12:	89a3      	ldrh	r3, [r4, #12]
   1aa14:	6020      	str	r0, [r4, #0]
   1aa16:	4313      	orrs	r3, r2
   1aa18:	9a00      	ldr	r2, [sp, #0]
   1aa1a:	b21b      	sxth	r3, r3
   1aa1c:	6162      	str	r2, [r4, #20]
   1aa1e:	9a01      	ldr	r2, [sp, #4]
   1aa20:	81a3      	strh	r3, [r4, #12]
   1aa22:	6120      	str	r0, [r4, #16]
   1aa24:	2a00      	cmp	r2, #0
   1aa26:	d102      	bne.n	1aa2e <__smakebuf_r+0x56>
   1aa28:	432b      	orrs	r3, r5
   1aa2a:	81a3      	strh	r3, [r4, #12]
   1aa2c:	e7e1      	b.n	1a9f2 <__smakebuf_r+0x1a>
   1aa2e:	230e      	movs	r3, #14
   1aa30:	5ee1      	ldrsh	r1, [r4, r3]
   1aa32:	0030      	movs	r0, r6
   1aa34:	f001 f848 	bl	1bac8 <_isatty_r>
   1aa38:	2800      	cmp	r0, #0
   1aa3a:	d010      	beq.n	1aa5e <__smakebuf_r+0x86>
   1aa3c:	2203      	movs	r2, #3
   1aa3e:	89a3      	ldrh	r3, [r4, #12]
   1aa40:	4393      	bics	r3, r2
   1aa42:	2201      	movs	r2, #1
   1aa44:	4313      	orrs	r3, r2
   1aa46:	b21b      	sxth	r3, r3
   1aa48:	e7ee      	b.n	1aa28 <__smakebuf_r+0x50>
   1aa4a:	220c      	movs	r2, #12
   1aa4c:	5ea3      	ldrsh	r3, [r4, r2]
   1aa4e:	059a      	lsls	r2, r3, #22
   1aa50:	d4cf      	bmi.n	1a9f2 <__smakebuf_r+0x1a>
   1aa52:	2203      	movs	r2, #3
   1aa54:	4393      	bics	r3, r2
   1aa56:	2202      	movs	r2, #2
   1aa58:	4313      	orrs	r3, r2
   1aa5a:	81a3      	strh	r3, [r4, #12]
   1aa5c:	e7c3      	b.n	1a9e6 <__smakebuf_r+0xe>
   1aa5e:	220c      	movs	r2, #12
   1aa60:	5ea3      	ldrsh	r3, [r4, r2]
   1aa62:	e7e1      	b.n	1aa28 <__smakebuf_r+0x50>
   1aa64:	0001a28d 	.word	0x0001a28d

0001aa68 <memchr>:
   1aa68:	b570      	push	{r4, r5, r6, lr}
   1aa6a:	b2cd      	uxtb	r5, r1
   1aa6c:	0783      	lsls	r3, r0, #30
   1aa6e:	d034      	beq.n	1aada <memchr+0x72>
   1aa70:	1e54      	subs	r4, r2, #1
   1aa72:	2a00      	cmp	r2, #0
   1aa74:	d01b      	beq.n	1aaae <memchr+0x46>
   1aa76:	7803      	ldrb	r3, [r0, #0]
   1aa78:	42ab      	cmp	r3, r5
   1aa7a:	d019      	beq.n	1aab0 <memchr+0x48>
   1aa7c:	2203      	movs	r2, #3
   1aa7e:	e004      	b.n	1aa8a <memchr+0x22>
   1aa80:	3c01      	subs	r4, #1
   1aa82:	d314      	bcc.n	1aaae <memchr+0x46>
   1aa84:	7803      	ldrb	r3, [r0, #0]
   1aa86:	42ab      	cmp	r3, r5
   1aa88:	d012      	beq.n	1aab0 <memchr+0x48>
   1aa8a:	3001      	adds	r0, #1
   1aa8c:	4210      	tst	r0, r2
   1aa8e:	d1f7      	bne.n	1aa80 <memchr+0x18>
   1aa90:	2c03      	cmp	r4, #3
   1aa92:	d80e      	bhi.n	1aab2 <memchr+0x4a>
   1aa94:	2c00      	cmp	r4, #0
   1aa96:	d00a      	beq.n	1aaae <memchr+0x46>
   1aa98:	7803      	ldrb	r3, [r0, #0]
   1aa9a:	42ab      	cmp	r3, r5
   1aa9c:	d008      	beq.n	1aab0 <memchr+0x48>
   1aa9e:	1904      	adds	r4, r0, r4
   1aaa0:	e002      	b.n	1aaa8 <memchr+0x40>
   1aaa2:	7803      	ldrb	r3, [r0, #0]
   1aaa4:	42ab      	cmp	r3, r5
   1aaa6:	d003      	beq.n	1aab0 <memchr+0x48>
   1aaa8:	3001      	adds	r0, #1
   1aaaa:	4284      	cmp	r4, r0
   1aaac:	d1f9      	bne.n	1aaa2 <memchr+0x3a>
   1aaae:	2000      	movs	r0, #0
   1aab0:	bd70      	pop	{r4, r5, r6, pc}
   1aab2:	22ff      	movs	r2, #255	; 0xff
   1aab4:	060b      	lsls	r3, r1, #24
   1aab6:	0c1b      	lsrs	r3, r3, #16
   1aab8:	4011      	ands	r1, r2
   1aaba:	4319      	orrs	r1, r3
   1aabc:	040b      	lsls	r3, r1, #16
   1aabe:	4e08      	ldr	r6, [pc, #32]	; (1aae0 <memchr+0x78>)
   1aac0:	4319      	orrs	r1, r3
   1aac2:	6803      	ldr	r3, [r0, #0]
   1aac4:	4a07      	ldr	r2, [pc, #28]	; (1aae4 <memchr+0x7c>)
   1aac6:	404b      	eors	r3, r1
   1aac8:	189a      	adds	r2, r3, r2
   1aaca:	439a      	bics	r2, r3
   1aacc:	4232      	tst	r2, r6
   1aace:	d1e3      	bne.n	1aa98 <memchr+0x30>
   1aad0:	3c04      	subs	r4, #4
   1aad2:	3004      	adds	r0, #4
   1aad4:	2c03      	cmp	r4, #3
   1aad6:	d8f4      	bhi.n	1aac2 <memchr+0x5a>
   1aad8:	e7dc      	b.n	1aa94 <memchr+0x2c>
   1aada:	0014      	movs	r4, r2
   1aadc:	e7d8      	b.n	1aa90 <memchr+0x28>
   1aade:	46c0      	nop			; (mov r8, r8)
   1aae0:	80808080 	.word	0x80808080
   1aae4:	fefefeff 	.word	0xfefefeff

0001aae8 <_Balloc>:
   1aae8:	b570      	push	{r4, r5, r6, lr}
   1aaea:	0004      	movs	r4, r0
   1aaec:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1aaee:	000d      	movs	r5, r1
   1aaf0:	2800      	cmp	r0, #0
   1aaf2:	d00a      	beq.n	1ab0a <_Balloc+0x22>
   1aaf4:	00ab      	lsls	r3, r5, #2
   1aaf6:	18c3      	adds	r3, r0, r3
   1aaf8:	6818      	ldr	r0, [r3, #0]
   1aafa:	2800      	cmp	r0, #0
   1aafc:	d00f      	beq.n	1ab1e <_Balloc+0x36>
   1aafe:	6802      	ldr	r2, [r0, #0]
   1ab00:	601a      	str	r2, [r3, #0]
   1ab02:	2300      	movs	r3, #0
   1ab04:	6103      	str	r3, [r0, #16]
   1ab06:	60c3      	str	r3, [r0, #12]
   1ab08:	bd70      	pop	{r4, r5, r6, pc}
   1ab0a:	2221      	movs	r2, #33	; 0x21
   1ab0c:	2104      	movs	r1, #4
   1ab0e:	0020      	movs	r0, r4
   1ab10:	f000 fea8 	bl	1b864 <_calloc_r>
   1ab14:	64e0      	str	r0, [r4, #76]	; 0x4c
   1ab16:	2800      	cmp	r0, #0
   1ab18:	d1ec      	bne.n	1aaf4 <_Balloc+0xc>
   1ab1a:	2000      	movs	r0, #0
   1ab1c:	e7f4      	b.n	1ab08 <_Balloc+0x20>
   1ab1e:	2601      	movs	r6, #1
   1ab20:	40ae      	lsls	r6, r5
   1ab22:	1d72      	adds	r2, r6, #5
   1ab24:	0092      	lsls	r2, r2, #2
   1ab26:	2101      	movs	r1, #1
   1ab28:	0020      	movs	r0, r4
   1ab2a:	f000 fe9b 	bl	1b864 <_calloc_r>
   1ab2e:	2800      	cmp	r0, #0
   1ab30:	d0f3      	beq.n	1ab1a <_Balloc+0x32>
   1ab32:	6045      	str	r5, [r0, #4]
   1ab34:	6086      	str	r6, [r0, #8]
   1ab36:	e7e4      	b.n	1ab02 <_Balloc+0x1a>

0001ab38 <_Bfree>:
   1ab38:	2900      	cmp	r1, #0
   1ab3a:	d006      	beq.n	1ab4a <_Bfree+0x12>
   1ab3c:	684b      	ldr	r3, [r1, #4]
   1ab3e:	009a      	lsls	r2, r3, #2
   1ab40:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1ab42:	189b      	adds	r3, r3, r2
   1ab44:	681a      	ldr	r2, [r3, #0]
   1ab46:	600a      	str	r2, [r1, #0]
   1ab48:	6019      	str	r1, [r3, #0]
   1ab4a:	4770      	bx	lr

0001ab4c <__multadd>:
   1ab4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ab4e:	46ce      	mov	lr, r9
   1ab50:	4647      	mov	r7, r8
   1ab52:	4681      	mov	r9, r0
   1ab54:	0008      	movs	r0, r1
   1ab56:	b580      	push	{r7, lr}
   1ab58:	000d      	movs	r5, r1
   1ab5a:	690c      	ldr	r4, [r1, #16]
   1ab5c:	001f      	movs	r7, r3
   1ab5e:	2100      	movs	r1, #0
   1ab60:	3014      	adds	r0, #20
   1ab62:	6803      	ldr	r3, [r0, #0]
   1ab64:	3101      	adds	r1, #1
   1ab66:	041e      	lsls	r6, r3, #16
   1ab68:	0c36      	lsrs	r6, r6, #16
   1ab6a:	4356      	muls	r6, r2
   1ab6c:	0c1b      	lsrs	r3, r3, #16
   1ab6e:	4353      	muls	r3, r2
   1ab70:	19f6      	adds	r6, r6, r7
   1ab72:	0c37      	lsrs	r7, r6, #16
   1ab74:	19db      	adds	r3, r3, r7
   1ab76:	0436      	lsls	r6, r6, #16
   1ab78:	0c1f      	lsrs	r7, r3, #16
   1ab7a:	0c36      	lsrs	r6, r6, #16
   1ab7c:	041b      	lsls	r3, r3, #16
   1ab7e:	199b      	adds	r3, r3, r6
   1ab80:	c008      	stmia	r0!, {r3}
   1ab82:	428c      	cmp	r4, r1
   1ab84:	dced      	bgt.n	1ab62 <__multadd+0x16>
   1ab86:	2f00      	cmp	r7, #0
   1ab88:	d008      	beq.n	1ab9c <__multadd+0x50>
   1ab8a:	68ab      	ldr	r3, [r5, #8]
   1ab8c:	429c      	cmp	r4, r3
   1ab8e:	da0a      	bge.n	1aba6 <__multadd+0x5a>
   1ab90:	1d23      	adds	r3, r4, #4
   1ab92:	009b      	lsls	r3, r3, #2
   1ab94:	18eb      	adds	r3, r5, r3
   1ab96:	3401      	adds	r4, #1
   1ab98:	605f      	str	r7, [r3, #4]
   1ab9a:	612c      	str	r4, [r5, #16]
   1ab9c:	0028      	movs	r0, r5
   1ab9e:	bc0c      	pop	{r2, r3}
   1aba0:	4690      	mov	r8, r2
   1aba2:	4699      	mov	r9, r3
   1aba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1aba6:	686b      	ldr	r3, [r5, #4]
   1aba8:	4648      	mov	r0, r9
   1abaa:	1c59      	adds	r1, r3, #1
   1abac:	f7ff ff9c 	bl	1aae8 <_Balloc>
   1abb0:	0029      	movs	r1, r5
   1abb2:	692b      	ldr	r3, [r5, #16]
   1abb4:	4680      	mov	r8, r0
   1abb6:	1c9a      	adds	r2, r3, #2
   1abb8:	0092      	lsls	r2, r2, #2
   1abba:	310c      	adds	r1, #12
   1abbc:	300c      	adds	r0, #12
   1abbe:	f7fb f809 	bl	15bd4 <memcpy>
   1abc2:	686b      	ldr	r3, [r5, #4]
   1abc4:	009a      	lsls	r2, r3, #2
   1abc6:	464b      	mov	r3, r9
   1abc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1abca:	189b      	adds	r3, r3, r2
   1abcc:	681a      	ldr	r2, [r3, #0]
   1abce:	602a      	str	r2, [r5, #0]
   1abd0:	601d      	str	r5, [r3, #0]
   1abd2:	4645      	mov	r5, r8
   1abd4:	e7dc      	b.n	1ab90 <__multadd+0x44>
   1abd6:	46c0      	nop			; (mov r8, r8)

0001abd8 <__hi0bits>:
   1abd8:	0003      	movs	r3, r0
   1abda:	0c02      	lsrs	r2, r0, #16
   1abdc:	2000      	movs	r0, #0
   1abde:	2a00      	cmp	r2, #0
   1abe0:	d101      	bne.n	1abe6 <__hi0bits+0xe>
   1abe2:	041b      	lsls	r3, r3, #16
   1abe4:	3010      	adds	r0, #16
   1abe6:	0e1a      	lsrs	r2, r3, #24
   1abe8:	d101      	bne.n	1abee <__hi0bits+0x16>
   1abea:	3008      	adds	r0, #8
   1abec:	021b      	lsls	r3, r3, #8
   1abee:	0f1a      	lsrs	r2, r3, #28
   1abf0:	d101      	bne.n	1abf6 <__hi0bits+0x1e>
   1abf2:	3004      	adds	r0, #4
   1abf4:	011b      	lsls	r3, r3, #4
   1abf6:	0f9a      	lsrs	r2, r3, #30
   1abf8:	d101      	bne.n	1abfe <__hi0bits+0x26>
   1abfa:	3002      	adds	r0, #2
   1abfc:	009b      	lsls	r3, r3, #2
   1abfe:	2b00      	cmp	r3, #0
   1ac00:	db03      	blt.n	1ac0a <__hi0bits+0x32>
   1ac02:	3001      	adds	r0, #1
   1ac04:	005b      	lsls	r3, r3, #1
   1ac06:	d400      	bmi.n	1ac0a <__hi0bits+0x32>
   1ac08:	2020      	movs	r0, #32
   1ac0a:	4770      	bx	lr

0001ac0c <__lo0bits>:
   1ac0c:	6803      	ldr	r3, [r0, #0]
   1ac0e:	075a      	lsls	r2, r3, #29
   1ac10:	d009      	beq.n	1ac26 <__lo0bits+0x1a>
   1ac12:	2200      	movs	r2, #0
   1ac14:	07d9      	lsls	r1, r3, #31
   1ac16:	d404      	bmi.n	1ac22 <__lo0bits+0x16>
   1ac18:	079a      	lsls	r2, r3, #30
   1ac1a:	d420      	bmi.n	1ac5e <__lo0bits+0x52>
   1ac1c:	2202      	movs	r2, #2
   1ac1e:	089b      	lsrs	r3, r3, #2
   1ac20:	6003      	str	r3, [r0, #0]
   1ac22:	0010      	movs	r0, r2
   1ac24:	4770      	bx	lr
   1ac26:	0419      	lsls	r1, r3, #16
   1ac28:	2200      	movs	r2, #0
   1ac2a:	2900      	cmp	r1, #0
   1ac2c:	d101      	bne.n	1ac32 <__lo0bits+0x26>
   1ac2e:	0c1b      	lsrs	r3, r3, #16
   1ac30:	3210      	adds	r2, #16
   1ac32:	21ff      	movs	r1, #255	; 0xff
   1ac34:	4219      	tst	r1, r3
   1ac36:	d101      	bne.n	1ac3c <__lo0bits+0x30>
   1ac38:	3208      	adds	r2, #8
   1ac3a:	0a1b      	lsrs	r3, r3, #8
   1ac3c:	0719      	lsls	r1, r3, #28
   1ac3e:	d101      	bne.n	1ac44 <__lo0bits+0x38>
   1ac40:	3204      	adds	r2, #4
   1ac42:	091b      	lsrs	r3, r3, #4
   1ac44:	0799      	lsls	r1, r3, #30
   1ac46:	d101      	bne.n	1ac4c <__lo0bits+0x40>
   1ac48:	3202      	adds	r2, #2
   1ac4a:	089b      	lsrs	r3, r3, #2
   1ac4c:	07d9      	lsls	r1, r3, #31
   1ac4e:	d404      	bmi.n	1ac5a <__lo0bits+0x4e>
   1ac50:	085b      	lsrs	r3, r3, #1
   1ac52:	d101      	bne.n	1ac58 <__lo0bits+0x4c>
   1ac54:	2220      	movs	r2, #32
   1ac56:	e7e4      	b.n	1ac22 <__lo0bits+0x16>
   1ac58:	3201      	adds	r2, #1
   1ac5a:	6003      	str	r3, [r0, #0]
   1ac5c:	e7e1      	b.n	1ac22 <__lo0bits+0x16>
   1ac5e:	085b      	lsrs	r3, r3, #1
   1ac60:	6003      	str	r3, [r0, #0]
   1ac62:	2201      	movs	r2, #1
   1ac64:	e7dd      	b.n	1ac22 <__lo0bits+0x16>
   1ac66:	46c0      	nop			; (mov r8, r8)

0001ac68 <__i2b>:
   1ac68:	b510      	push	{r4, lr}
   1ac6a:	000c      	movs	r4, r1
   1ac6c:	2101      	movs	r1, #1
   1ac6e:	f7ff ff3b 	bl	1aae8 <_Balloc>
   1ac72:	2301      	movs	r3, #1
   1ac74:	6144      	str	r4, [r0, #20]
   1ac76:	6103      	str	r3, [r0, #16]
   1ac78:	bd10      	pop	{r4, pc}
   1ac7a:	46c0      	nop			; (mov r8, r8)

0001ac7c <__multiply>:
   1ac7c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ac7e:	4657      	mov	r7, sl
   1ac80:	464e      	mov	r6, r9
   1ac82:	4645      	mov	r5, r8
   1ac84:	46de      	mov	lr, fp
   1ac86:	b5e0      	push	{r5, r6, r7, lr}
   1ac88:	6914      	ldr	r4, [r2, #16]
   1ac8a:	690e      	ldr	r6, [r1, #16]
   1ac8c:	b085      	sub	sp, #20
   1ac8e:	000f      	movs	r7, r1
   1ac90:	0015      	movs	r5, r2
   1ac92:	42a6      	cmp	r6, r4
   1ac94:	da04      	bge.n	1aca0 <__multiply+0x24>
   1ac96:	0033      	movs	r3, r6
   1ac98:	0017      	movs	r7, r2
   1ac9a:	0026      	movs	r6, r4
   1ac9c:	000d      	movs	r5, r1
   1ac9e:	001c      	movs	r4, r3
   1aca0:	1933      	adds	r3, r6, r4
   1aca2:	4698      	mov	r8, r3
   1aca4:	68bb      	ldr	r3, [r7, #8]
   1aca6:	6879      	ldr	r1, [r7, #4]
   1aca8:	4598      	cmp	r8, r3
   1acaa:	dd00      	ble.n	1acae <__multiply+0x32>
   1acac:	3101      	adds	r1, #1
   1acae:	f7ff ff1b 	bl	1aae8 <_Balloc>
   1acb2:	2214      	movs	r2, #20
   1acb4:	0003      	movs	r3, r0
   1acb6:	4694      	mov	ip, r2
   1acb8:	4463      	add	r3, ip
   1acba:	469b      	mov	fp, r3
   1acbc:	4643      	mov	r3, r8
   1acbe:	009b      	lsls	r3, r3, #2
   1acc0:	445b      	add	r3, fp
   1acc2:	0019      	movs	r1, r3
   1acc4:	9302      	str	r3, [sp, #8]
   1acc6:	9003      	str	r0, [sp, #12]
   1acc8:	465b      	mov	r3, fp
   1acca:	2200      	movs	r2, #0
   1accc:	458b      	cmp	fp, r1
   1acce:	d203      	bcs.n	1acd8 <__multiply+0x5c>
   1acd0:	9902      	ldr	r1, [sp, #8]
   1acd2:	c304      	stmia	r3!, {r2}
   1acd4:	4299      	cmp	r1, r3
   1acd6:	d8fc      	bhi.n	1acd2 <__multiply+0x56>
   1acd8:	2314      	movs	r3, #20
   1acda:	00a4      	lsls	r4, r4, #2
   1acdc:	469a      	mov	sl, r3
   1acde:	3714      	adds	r7, #20
   1ace0:	0023      	movs	r3, r4
   1ace2:	46bc      	mov	ip, r7
   1ace4:	44aa      	add	sl, r5
   1ace6:	00b6      	lsls	r6, r6, #2
   1ace8:	4453      	add	r3, sl
   1acea:	9700      	str	r7, [sp, #0]
   1acec:	44b4      	add	ip, r6
   1acee:	9301      	str	r3, [sp, #4]
   1acf0:	459a      	cmp	sl, r3
   1acf2:	d24f      	bcs.n	1ad94 <__multiply+0x118>
   1acf4:	4653      	mov	r3, sl
   1acf6:	681b      	ldr	r3, [r3, #0]
   1acf8:	041e      	lsls	r6, r3, #16
   1acfa:	0c36      	lsrs	r6, r6, #16
   1acfc:	d020      	beq.n	1ad40 <__multiply+0xc4>
   1acfe:	465c      	mov	r4, fp
   1ad00:	2700      	movs	r7, #0
   1ad02:	9d00      	ldr	r5, [sp, #0]
   1ad04:	0021      	movs	r1, r4
   1ad06:	cc08      	ldmia	r4!, {r3}
   1ad08:	cd04      	ldmia	r5!, {r2}
   1ad0a:	4699      	mov	r9, r3
   1ad0c:	4648      	mov	r0, r9
   1ad0e:	0413      	lsls	r3, r2, #16
   1ad10:	0c1b      	lsrs	r3, r3, #16
   1ad12:	4373      	muls	r3, r6
   1ad14:	0400      	lsls	r0, r0, #16
   1ad16:	0c00      	lsrs	r0, r0, #16
   1ad18:	181b      	adds	r3, r3, r0
   1ad1a:	19d8      	adds	r0, r3, r7
   1ad1c:	0c13      	lsrs	r3, r2, #16
   1ad1e:	464a      	mov	r2, r9
   1ad20:	4373      	muls	r3, r6
   1ad22:	0c12      	lsrs	r2, r2, #16
   1ad24:	189b      	adds	r3, r3, r2
   1ad26:	0c02      	lsrs	r2, r0, #16
   1ad28:	189b      	adds	r3, r3, r2
   1ad2a:	0402      	lsls	r2, r0, #16
   1ad2c:	0c1f      	lsrs	r7, r3, #16
   1ad2e:	0c12      	lsrs	r2, r2, #16
   1ad30:	041b      	lsls	r3, r3, #16
   1ad32:	4313      	orrs	r3, r2
   1ad34:	600b      	str	r3, [r1, #0]
   1ad36:	45ac      	cmp	ip, r5
   1ad38:	d8e4      	bhi.n	1ad04 <__multiply+0x88>
   1ad3a:	4653      	mov	r3, sl
   1ad3c:	6027      	str	r7, [r4, #0]
   1ad3e:	681b      	ldr	r3, [r3, #0]
   1ad40:	0c1e      	lsrs	r6, r3, #16
   1ad42:	d020      	beq.n	1ad86 <__multiply+0x10a>
   1ad44:	465b      	mov	r3, fp
   1ad46:	2100      	movs	r1, #0
   1ad48:	681b      	ldr	r3, [r3, #0]
   1ad4a:	465c      	mov	r4, fp
   1ad4c:	0018      	movs	r0, r3
   1ad4e:	000f      	movs	r7, r1
   1ad50:	4662      	mov	r2, ip
   1ad52:	9d00      	ldr	r5, [sp, #0]
   1ad54:	8829      	ldrh	r1, [r5, #0]
   1ad56:	0c00      	lsrs	r0, r0, #16
   1ad58:	4371      	muls	r1, r6
   1ad5a:	1809      	adds	r1, r1, r0
   1ad5c:	19c9      	adds	r1, r1, r7
   1ad5e:	041b      	lsls	r3, r3, #16
   1ad60:	0408      	lsls	r0, r1, #16
   1ad62:	0c1b      	lsrs	r3, r3, #16
   1ad64:	4303      	orrs	r3, r0
   1ad66:	6023      	str	r3, [r4, #0]
   1ad68:	cd08      	ldmia	r5!, {r3}
   1ad6a:	6860      	ldr	r0, [r4, #4]
   1ad6c:	0c1b      	lsrs	r3, r3, #16
   1ad6e:	4373      	muls	r3, r6
   1ad70:	0407      	lsls	r7, r0, #16
   1ad72:	0c3f      	lsrs	r7, r7, #16
   1ad74:	19db      	adds	r3, r3, r7
   1ad76:	0c09      	lsrs	r1, r1, #16
   1ad78:	185b      	adds	r3, r3, r1
   1ad7a:	0c1f      	lsrs	r7, r3, #16
   1ad7c:	3404      	adds	r4, #4
   1ad7e:	42aa      	cmp	r2, r5
   1ad80:	d8e8      	bhi.n	1ad54 <__multiply+0xd8>
   1ad82:	4694      	mov	ip, r2
   1ad84:	6023      	str	r3, [r4, #0]
   1ad86:	2304      	movs	r3, #4
   1ad88:	4699      	mov	r9, r3
   1ad8a:	9b01      	ldr	r3, [sp, #4]
   1ad8c:	44ca      	add	sl, r9
   1ad8e:	44cb      	add	fp, r9
   1ad90:	4553      	cmp	r3, sl
   1ad92:	d8af      	bhi.n	1acf4 <__multiply+0x78>
   1ad94:	4643      	mov	r3, r8
   1ad96:	2b00      	cmp	r3, #0
   1ad98:	dd0e      	ble.n	1adb8 <__multiply+0x13c>
   1ad9a:	9b02      	ldr	r3, [sp, #8]
   1ad9c:	3b04      	subs	r3, #4
   1ad9e:	681a      	ldr	r2, [r3, #0]
   1ada0:	2a00      	cmp	r2, #0
   1ada2:	d109      	bne.n	1adb8 <__multiply+0x13c>
   1ada4:	4642      	mov	r2, r8
   1ada6:	e003      	b.n	1adb0 <__multiply+0x134>
   1ada8:	3b04      	subs	r3, #4
   1adaa:	6819      	ldr	r1, [r3, #0]
   1adac:	2900      	cmp	r1, #0
   1adae:	d102      	bne.n	1adb6 <__multiply+0x13a>
   1adb0:	3a01      	subs	r2, #1
   1adb2:	2a00      	cmp	r2, #0
   1adb4:	d1f8      	bne.n	1ada8 <__multiply+0x12c>
   1adb6:	4690      	mov	r8, r2
   1adb8:	9b03      	ldr	r3, [sp, #12]
   1adba:	4642      	mov	r2, r8
   1adbc:	0018      	movs	r0, r3
   1adbe:	611a      	str	r2, [r3, #16]
   1adc0:	b005      	add	sp, #20
   1adc2:	bc3c      	pop	{r2, r3, r4, r5}
   1adc4:	4690      	mov	r8, r2
   1adc6:	4699      	mov	r9, r3
   1adc8:	46a2      	mov	sl, r4
   1adca:	46ab      	mov	fp, r5
   1adcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1adce:	46c0      	nop			; (mov r8, r8)

0001add0 <__pow5mult>:
   1add0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1add2:	4647      	mov	r7, r8
   1add4:	46ce      	mov	lr, r9
   1add6:	2303      	movs	r3, #3
   1add8:	b580      	push	{r7, lr}
   1adda:	4680      	mov	r8, r0
   1addc:	000f      	movs	r7, r1
   1adde:	0014      	movs	r4, r2
   1ade0:	4013      	ands	r3, r2
   1ade2:	d13a      	bne.n	1ae5a <__pow5mult+0x8a>
   1ade4:	10a4      	asrs	r4, r4, #2
   1ade6:	003e      	movs	r6, r7
   1ade8:	2c00      	cmp	r4, #0
   1adea:	d025      	beq.n	1ae38 <__pow5mult+0x68>
   1adec:	4643      	mov	r3, r8
   1adee:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   1adf0:	2d00      	cmp	r5, #0
   1adf2:	d03b      	beq.n	1ae6c <__pow5mult+0x9c>
   1adf4:	003e      	movs	r6, r7
   1adf6:	2300      	movs	r3, #0
   1adf8:	2701      	movs	r7, #1
   1adfa:	4699      	mov	r9, r3
   1adfc:	4227      	tst	r7, r4
   1adfe:	d107      	bne.n	1ae10 <__pow5mult+0x40>
   1ae00:	1064      	asrs	r4, r4, #1
   1ae02:	d019      	beq.n	1ae38 <__pow5mult+0x68>
   1ae04:	6828      	ldr	r0, [r5, #0]
   1ae06:	2800      	cmp	r0, #0
   1ae08:	d01b      	beq.n	1ae42 <__pow5mult+0x72>
   1ae0a:	0005      	movs	r5, r0
   1ae0c:	4227      	tst	r7, r4
   1ae0e:	d0f7      	beq.n	1ae00 <__pow5mult+0x30>
   1ae10:	002a      	movs	r2, r5
   1ae12:	0031      	movs	r1, r6
   1ae14:	4640      	mov	r0, r8
   1ae16:	f7ff ff31 	bl	1ac7c <__multiply>
   1ae1a:	2e00      	cmp	r6, #0
   1ae1c:	d01b      	beq.n	1ae56 <__pow5mult+0x86>
   1ae1e:	4642      	mov	r2, r8
   1ae20:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   1ae22:	6873      	ldr	r3, [r6, #4]
   1ae24:	4694      	mov	ip, r2
   1ae26:	009b      	lsls	r3, r3, #2
   1ae28:	4463      	add	r3, ip
   1ae2a:	681a      	ldr	r2, [r3, #0]
   1ae2c:	1064      	asrs	r4, r4, #1
   1ae2e:	6032      	str	r2, [r6, #0]
   1ae30:	601e      	str	r6, [r3, #0]
   1ae32:	0006      	movs	r6, r0
   1ae34:	2c00      	cmp	r4, #0
   1ae36:	d1e5      	bne.n	1ae04 <__pow5mult+0x34>
   1ae38:	0030      	movs	r0, r6
   1ae3a:	bc0c      	pop	{r2, r3}
   1ae3c:	4690      	mov	r8, r2
   1ae3e:	4699      	mov	r9, r3
   1ae40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1ae42:	002a      	movs	r2, r5
   1ae44:	0029      	movs	r1, r5
   1ae46:	4640      	mov	r0, r8
   1ae48:	f7ff ff18 	bl	1ac7c <__multiply>
   1ae4c:	464b      	mov	r3, r9
   1ae4e:	6028      	str	r0, [r5, #0]
   1ae50:	6003      	str	r3, [r0, #0]
   1ae52:	0005      	movs	r5, r0
   1ae54:	e7da      	b.n	1ae0c <__pow5mult+0x3c>
   1ae56:	0006      	movs	r6, r0
   1ae58:	e7d2      	b.n	1ae00 <__pow5mult+0x30>
   1ae5a:	4a0b      	ldr	r2, [pc, #44]	; (1ae88 <__pow5mult+0xb8>)
   1ae5c:	3b01      	subs	r3, #1
   1ae5e:	009b      	lsls	r3, r3, #2
   1ae60:	589a      	ldr	r2, [r3, r2]
   1ae62:	2300      	movs	r3, #0
   1ae64:	f7ff fe72 	bl	1ab4c <__multadd>
   1ae68:	0007      	movs	r7, r0
   1ae6a:	e7bb      	b.n	1ade4 <__pow5mult+0x14>
   1ae6c:	2101      	movs	r1, #1
   1ae6e:	4640      	mov	r0, r8
   1ae70:	f7ff fe3a 	bl	1aae8 <_Balloc>
   1ae74:	4b05      	ldr	r3, [pc, #20]	; (1ae8c <__pow5mult+0xbc>)
   1ae76:	0005      	movs	r5, r0
   1ae78:	6143      	str	r3, [r0, #20]
   1ae7a:	2301      	movs	r3, #1
   1ae7c:	6103      	str	r3, [r0, #16]
   1ae7e:	4643      	mov	r3, r8
   1ae80:	6498      	str	r0, [r3, #72]	; 0x48
   1ae82:	2300      	movs	r3, #0
   1ae84:	6003      	str	r3, [r0, #0]
   1ae86:	e7b5      	b.n	1adf4 <__pow5mult+0x24>
   1ae88:	0001d450 	.word	0x0001d450
   1ae8c:	00000271 	.word	0x00000271

0001ae90 <__lshift>:
   1ae90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ae92:	464e      	mov	r6, r9
   1ae94:	4645      	mov	r5, r8
   1ae96:	46de      	mov	lr, fp
   1ae98:	4657      	mov	r7, sl
   1ae9a:	b5e0      	push	{r5, r6, r7, lr}
   1ae9c:	000e      	movs	r6, r1
   1ae9e:	6933      	ldr	r3, [r6, #16]
   1aea0:	1154      	asrs	r4, r2, #5
   1aea2:	4698      	mov	r8, r3
   1aea4:	44a0      	add	r8, r4
   1aea6:	4643      	mov	r3, r8
   1aea8:	1c5d      	adds	r5, r3, #1
   1aeaa:	68b3      	ldr	r3, [r6, #8]
   1aeac:	4683      	mov	fp, r0
   1aeae:	4691      	mov	r9, r2
   1aeb0:	6849      	ldr	r1, [r1, #4]
   1aeb2:	429d      	cmp	r5, r3
   1aeb4:	dd03      	ble.n	1aebe <__lshift+0x2e>
   1aeb6:	3101      	adds	r1, #1
   1aeb8:	005b      	lsls	r3, r3, #1
   1aeba:	429d      	cmp	r5, r3
   1aebc:	dcfb      	bgt.n	1aeb6 <__lshift+0x26>
   1aebe:	4658      	mov	r0, fp
   1aec0:	f7ff fe12 	bl	1aae8 <_Balloc>
   1aec4:	0003      	movs	r3, r0
   1aec6:	4684      	mov	ip, r0
   1aec8:	3314      	adds	r3, #20
   1aeca:	2c00      	cmp	r4, #0
   1aecc:	dd06      	ble.n	1aedc <__lshift+0x4c>
   1aece:	2100      	movs	r1, #0
   1aed0:	00a4      	lsls	r4, r4, #2
   1aed2:	001a      	movs	r2, r3
   1aed4:	191b      	adds	r3, r3, r4
   1aed6:	c202      	stmia	r2!, {r1}
   1aed8:	4293      	cmp	r3, r2
   1aeda:	d1fc      	bne.n	1aed6 <__lshift+0x46>
   1aedc:	6932      	ldr	r2, [r6, #16]
   1aede:	4648      	mov	r0, r9
   1aee0:	0097      	lsls	r7, r2, #2
   1aee2:	0031      	movs	r1, r6
   1aee4:	221f      	movs	r2, #31
   1aee6:	3114      	adds	r1, #20
   1aee8:	4010      	ands	r0, r2
   1aeea:	19cf      	adds	r7, r1, r7
   1aeec:	4681      	mov	r9, r0
   1aeee:	2800      	cmp	r0, #0
   1aef0:	d025      	beq.n	1af3e <__lshift+0xae>
   1aef2:	2220      	movs	r2, #32
   1aef4:	1a12      	subs	r2, r2, r0
   1aef6:	4692      	mov	sl, r2
   1aef8:	2200      	movs	r2, #0
   1aefa:	4648      	mov	r0, r9
   1aefc:	680c      	ldr	r4, [r1, #0]
   1aefe:	4084      	lsls	r4, r0
   1af00:	4650      	mov	r0, sl
   1af02:	4314      	orrs	r4, r2
   1af04:	601c      	str	r4, [r3, #0]
   1af06:	c904      	ldmia	r1!, {r2}
   1af08:	3304      	adds	r3, #4
   1af0a:	40c2      	lsrs	r2, r0
   1af0c:	428f      	cmp	r7, r1
   1af0e:	d8f4      	bhi.n	1aefa <__lshift+0x6a>
   1af10:	601a      	str	r2, [r3, #0]
   1af12:	2a00      	cmp	r2, #0
   1af14:	d001      	beq.n	1af1a <__lshift+0x8a>
   1af16:	4645      	mov	r5, r8
   1af18:	3502      	adds	r5, #2
   1af1a:	4663      	mov	r3, ip
   1af1c:	3d01      	subs	r5, #1
   1af1e:	611d      	str	r5, [r3, #16]
   1af20:	6873      	ldr	r3, [r6, #4]
   1af22:	4660      	mov	r0, ip
   1af24:	009a      	lsls	r2, r3, #2
   1af26:	465b      	mov	r3, fp
   1af28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1af2a:	189b      	adds	r3, r3, r2
   1af2c:	681a      	ldr	r2, [r3, #0]
   1af2e:	6032      	str	r2, [r6, #0]
   1af30:	601e      	str	r6, [r3, #0]
   1af32:	bc3c      	pop	{r2, r3, r4, r5}
   1af34:	4690      	mov	r8, r2
   1af36:	4699      	mov	r9, r3
   1af38:	46a2      	mov	sl, r4
   1af3a:	46ab      	mov	fp, r5
   1af3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1af3e:	c904      	ldmia	r1!, {r2}
   1af40:	c304      	stmia	r3!, {r2}
   1af42:	428f      	cmp	r7, r1
   1af44:	d9e9      	bls.n	1af1a <__lshift+0x8a>
   1af46:	c904      	ldmia	r1!, {r2}
   1af48:	c304      	stmia	r3!, {r2}
   1af4a:	428f      	cmp	r7, r1
   1af4c:	d8f7      	bhi.n	1af3e <__lshift+0xae>
   1af4e:	e7e4      	b.n	1af1a <__lshift+0x8a>

0001af50 <__mcmp>:
   1af50:	690a      	ldr	r2, [r1, #16]
   1af52:	6903      	ldr	r3, [r0, #16]
   1af54:	b530      	push	{r4, r5, lr}
   1af56:	0005      	movs	r5, r0
   1af58:	1a98      	subs	r0, r3, r2
   1af5a:	d111      	bne.n	1af80 <__mcmp+0x30>
   1af5c:	0092      	lsls	r2, r2, #2
   1af5e:	3514      	adds	r5, #20
   1af60:	3114      	adds	r1, #20
   1af62:	18ab      	adds	r3, r5, r2
   1af64:	1889      	adds	r1, r1, r2
   1af66:	e001      	b.n	1af6c <__mcmp+0x1c>
   1af68:	429d      	cmp	r5, r3
   1af6a:	d209      	bcs.n	1af80 <__mcmp+0x30>
   1af6c:	3b04      	subs	r3, #4
   1af6e:	3904      	subs	r1, #4
   1af70:	681c      	ldr	r4, [r3, #0]
   1af72:	680a      	ldr	r2, [r1, #0]
   1af74:	4294      	cmp	r4, r2
   1af76:	d0f7      	beq.n	1af68 <__mcmp+0x18>
   1af78:	4294      	cmp	r4, r2
   1af7a:	4180      	sbcs	r0, r0
   1af7c:	2201      	movs	r2, #1
   1af7e:	4310      	orrs	r0, r2
   1af80:	bd30      	pop	{r4, r5, pc}
   1af82:	46c0      	nop			; (mov r8, r8)

0001af84 <__mdiff>:
   1af84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1af86:	4645      	mov	r5, r8
   1af88:	46de      	mov	lr, fp
   1af8a:	4657      	mov	r7, sl
   1af8c:	464e      	mov	r6, r9
   1af8e:	0014      	movs	r4, r2
   1af90:	690b      	ldr	r3, [r1, #16]
   1af92:	6912      	ldr	r2, [r2, #16]
   1af94:	b5e0      	push	{r5, r6, r7, lr}
   1af96:	4688      	mov	r8, r1
   1af98:	1a9d      	subs	r5, r3, r2
   1af9a:	d11a      	bne.n	1afd2 <__mdiff+0x4e>
   1af9c:	000f      	movs	r7, r1
   1af9e:	2114      	movs	r1, #20
   1afa0:	468c      	mov	ip, r1
   1afa2:	0092      	lsls	r2, r2, #2
   1afa4:	3714      	adds	r7, #20
   1afa6:	44a4      	add	ip, r4
   1afa8:	18bb      	adds	r3, r7, r2
   1afaa:	4462      	add	r2, ip
   1afac:	e002      	b.n	1afb4 <__mdiff+0x30>
   1afae:	429f      	cmp	r7, r3
   1afb0:	d300      	bcc.n	1afb4 <__mdiff+0x30>
   1afb2:	e070      	b.n	1b096 <__mdiff+0x112>
   1afb4:	3b04      	subs	r3, #4
   1afb6:	3a04      	subs	r2, #4
   1afb8:	681e      	ldr	r6, [r3, #0]
   1afba:	6811      	ldr	r1, [r2, #0]
   1afbc:	428e      	cmp	r6, r1
   1afbe:	d0f6      	beq.n	1afae <__mdiff+0x2a>
   1afc0:	d300      	bcc.n	1afc4 <__mdiff+0x40>
   1afc2:	e071      	b.n	1b0a8 <__mdiff+0x124>
   1afc4:	4643      	mov	r3, r8
   1afc6:	003e      	movs	r6, r7
   1afc8:	46a0      	mov	r8, r4
   1afca:	4667      	mov	r7, ip
   1afcc:	001c      	movs	r4, r3
   1afce:	2501      	movs	r5, #1
   1afd0:	e006      	b.n	1afe0 <__mdiff+0x5c>
   1afd2:	2d00      	cmp	r5, #0
   1afd4:	db6a      	blt.n	1b0ac <__mdiff+0x128>
   1afd6:	4647      	mov	r7, r8
   1afd8:	0026      	movs	r6, r4
   1afda:	2500      	movs	r5, #0
   1afdc:	3714      	adds	r7, #20
   1afde:	3614      	adds	r6, #20
   1afe0:	4643      	mov	r3, r8
   1afe2:	6859      	ldr	r1, [r3, #4]
   1afe4:	f7ff fd80 	bl	1aae8 <_Balloc>
   1afe8:	4643      	mov	r3, r8
   1afea:	4681      	mov	r9, r0
   1afec:	60c5      	str	r5, [r0, #12]
   1afee:	6918      	ldr	r0, [r3, #16]
   1aff0:	464d      	mov	r5, r9
   1aff2:	0083      	lsls	r3, r0, #2
   1aff4:	469c      	mov	ip, r3
   1aff6:	6923      	ldr	r3, [r4, #16]
   1aff8:	44bc      	add	ip, r7
   1affa:	009b      	lsls	r3, r3, #2
   1affc:	4698      	mov	r8, r3
   1affe:	2300      	movs	r3, #0
   1b000:	44b0      	add	r8, r6
   1b002:	3514      	adds	r5, #20
   1b004:	469a      	mov	sl, r3
   1b006:	e000      	b.n	1b00a <__mdiff+0x86>
   1b008:	0027      	movs	r7, r4
   1b00a:	ce04      	ldmia	r6!, {r2}
   1b00c:	003c      	movs	r4, r7
   1b00e:	4693      	mov	fp, r2
   1b010:	4659      	mov	r1, fp
   1b012:	cc08      	ldmia	r4!, {r3}
   1b014:	0409      	lsls	r1, r1, #16
   1b016:	041a      	lsls	r2, r3, #16
   1b018:	0c12      	lsrs	r2, r2, #16
   1b01a:	4452      	add	r2, sl
   1b01c:	0c09      	lsrs	r1, r1, #16
   1b01e:	1a52      	subs	r2, r2, r1
   1b020:	0c19      	lsrs	r1, r3, #16
   1b022:	465b      	mov	r3, fp
   1b024:	0c1b      	lsrs	r3, r3, #16
   1b026:	1acb      	subs	r3, r1, r3
   1b028:	1411      	asrs	r1, r2, #16
   1b02a:	185b      	adds	r3, r3, r1
   1b02c:	0412      	lsls	r2, r2, #16
   1b02e:	1419      	asrs	r1, r3, #16
   1b030:	0c12      	lsrs	r2, r2, #16
   1b032:	041b      	lsls	r3, r3, #16
   1b034:	468a      	mov	sl, r1
   1b036:	4313      	orrs	r3, r2
   1b038:	1d29      	adds	r1, r5, #4
   1b03a:	602b      	str	r3, [r5, #0]
   1b03c:	000d      	movs	r5, r1
   1b03e:	45b0      	cmp	r8, r6
   1b040:	d8e2      	bhi.n	1b008 <__mdiff+0x84>
   1b042:	45a4      	cmp	ip, r4
   1b044:	d916      	bls.n	1b074 <__mdiff+0xf0>
   1b046:	cc08      	ldmia	r4!, {r3}
   1b048:	041a      	lsls	r2, r3, #16
   1b04a:	0c12      	lsrs	r2, r2, #16
   1b04c:	4452      	add	r2, sl
   1b04e:	1416      	asrs	r6, r2, #16
   1b050:	0c1b      	lsrs	r3, r3, #16
   1b052:	199b      	adds	r3, r3, r6
   1b054:	0412      	lsls	r2, r2, #16
   1b056:	141e      	asrs	r6, r3, #16
   1b058:	0c12      	lsrs	r2, r2, #16
   1b05a:	041b      	lsls	r3, r3, #16
   1b05c:	4313      	orrs	r3, r2
   1b05e:	46b2      	mov	sl, r6
   1b060:	c508      	stmia	r5!, {r3}
   1b062:	45a4      	cmp	ip, r4
   1b064:	d8ef      	bhi.n	1b046 <__mdiff+0xc2>
   1b066:	4662      	mov	r2, ip
   1b068:	2403      	movs	r4, #3
   1b06a:	1bd2      	subs	r2, r2, r7
   1b06c:	3a05      	subs	r2, #5
   1b06e:	43a2      	bics	r2, r4
   1b070:	3204      	adds	r2, #4
   1b072:	1889      	adds	r1, r1, r2
   1b074:	3904      	subs	r1, #4
   1b076:	2b00      	cmp	r3, #0
   1b078:	d104      	bne.n	1b084 <__mdiff+0x100>
   1b07a:	3904      	subs	r1, #4
   1b07c:	680b      	ldr	r3, [r1, #0]
   1b07e:	3801      	subs	r0, #1
   1b080:	2b00      	cmp	r3, #0
   1b082:	d0fa      	beq.n	1b07a <__mdiff+0xf6>
   1b084:	464b      	mov	r3, r9
   1b086:	6118      	str	r0, [r3, #16]
   1b088:	4648      	mov	r0, r9
   1b08a:	bc3c      	pop	{r2, r3, r4, r5}
   1b08c:	4690      	mov	r8, r2
   1b08e:	4699      	mov	r9, r3
   1b090:	46a2      	mov	sl, r4
   1b092:	46ab      	mov	fp, r5
   1b094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b096:	2100      	movs	r1, #0
   1b098:	f7ff fd26 	bl	1aae8 <_Balloc>
   1b09c:	2301      	movs	r3, #1
   1b09e:	6103      	str	r3, [r0, #16]
   1b0a0:	2300      	movs	r3, #0
   1b0a2:	4681      	mov	r9, r0
   1b0a4:	6143      	str	r3, [r0, #20]
   1b0a6:	e7ef      	b.n	1b088 <__mdiff+0x104>
   1b0a8:	4666      	mov	r6, ip
   1b0aa:	e799      	b.n	1afe0 <__mdiff+0x5c>
   1b0ac:	0027      	movs	r7, r4
   1b0ae:	000e      	movs	r6, r1
   1b0b0:	46a0      	mov	r8, r4
   1b0b2:	3714      	adds	r7, #20
   1b0b4:	3614      	adds	r6, #20
   1b0b6:	000c      	movs	r4, r1
   1b0b8:	2501      	movs	r5, #1
   1b0ba:	e791      	b.n	1afe0 <__mdiff+0x5c>

0001b0bc <__d2b>:
   1b0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b0be:	2101      	movs	r1, #1
   1b0c0:	001c      	movs	r4, r3
   1b0c2:	b083      	sub	sp, #12
   1b0c4:	9e08      	ldr	r6, [sp, #32]
   1b0c6:	0015      	movs	r5, r2
   1b0c8:	f7ff fd0e 	bl	1aae8 <_Balloc>
   1b0cc:	0323      	lsls	r3, r4, #12
   1b0ce:	0064      	lsls	r4, r4, #1
   1b0d0:	0007      	movs	r7, r0
   1b0d2:	0b1b      	lsrs	r3, r3, #12
   1b0d4:	0d64      	lsrs	r4, r4, #21
   1b0d6:	d002      	beq.n	1b0de <__d2b+0x22>
   1b0d8:	2280      	movs	r2, #128	; 0x80
   1b0da:	0352      	lsls	r2, r2, #13
   1b0dc:	4313      	orrs	r3, r2
   1b0de:	9301      	str	r3, [sp, #4]
   1b0e0:	2d00      	cmp	r5, #0
   1b0e2:	d019      	beq.n	1b118 <__d2b+0x5c>
   1b0e4:	4668      	mov	r0, sp
   1b0e6:	9500      	str	r5, [sp, #0]
   1b0e8:	f7ff fd90 	bl	1ac0c <__lo0bits>
   1b0ec:	2800      	cmp	r0, #0
   1b0ee:	d130      	bne.n	1b152 <__d2b+0x96>
   1b0f0:	9b00      	ldr	r3, [sp, #0]
   1b0f2:	617b      	str	r3, [r7, #20]
   1b0f4:	9b01      	ldr	r3, [sp, #4]
   1b0f6:	61bb      	str	r3, [r7, #24]
   1b0f8:	1e5a      	subs	r2, r3, #1
   1b0fa:	4193      	sbcs	r3, r2
   1b0fc:	1c5d      	adds	r5, r3, #1
   1b0fe:	613d      	str	r5, [r7, #16]
   1b100:	2c00      	cmp	r4, #0
   1b102:	d014      	beq.n	1b12e <__d2b+0x72>
   1b104:	4b19      	ldr	r3, [pc, #100]	; (1b16c <__d2b+0xb0>)
   1b106:	469c      	mov	ip, r3
   1b108:	2335      	movs	r3, #53	; 0x35
   1b10a:	4464      	add	r4, ip
   1b10c:	1824      	adds	r4, r4, r0
   1b10e:	1a18      	subs	r0, r3, r0
   1b110:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b112:	6034      	str	r4, [r6, #0]
   1b114:	6018      	str	r0, [r3, #0]
   1b116:	e019      	b.n	1b14c <__d2b+0x90>
   1b118:	a801      	add	r0, sp, #4
   1b11a:	f7ff fd77 	bl	1ac0c <__lo0bits>
   1b11e:	9b01      	ldr	r3, [sp, #4]
   1b120:	3020      	adds	r0, #32
   1b122:	617b      	str	r3, [r7, #20]
   1b124:	2301      	movs	r3, #1
   1b126:	2501      	movs	r5, #1
   1b128:	613b      	str	r3, [r7, #16]
   1b12a:	2c00      	cmp	r4, #0
   1b12c:	d1ea      	bne.n	1b104 <__d2b+0x48>
   1b12e:	4b10      	ldr	r3, [pc, #64]	; (1b170 <__d2b+0xb4>)
   1b130:	469c      	mov	ip, r3
   1b132:	4b10      	ldr	r3, [pc, #64]	; (1b174 <__d2b+0xb8>)
   1b134:	4460      	add	r0, ip
   1b136:	18eb      	adds	r3, r5, r3
   1b138:	009b      	lsls	r3, r3, #2
   1b13a:	18fb      	adds	r3, r7, r3
   1b13c:	6030      	str	r0, [r6, #0]
   1b13e:	6958      	ldr	r0, [r3, #20]
   1b140:	f7ff fd4a 	bl	1abd8 <__hi0bits>
   1b144:	016b      	lsls	r3, r5, #5
   1b146:	1a18      	subs	r0, r3, r0
   1b148:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1b14a:	6018      	str	r0, [r3, #0]
   1b14c:	0038      	movs	r0, r7
   1b14e:	b003      	add	sp, #12
   1b150:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b152:	9b01      	ldr	r3, [sp, #4]
   1b154:	2220      	movs	r2, #32
   1b156:	0019      	movs	r1, r3
   1b158:	1a12      	subs	r2, r2, r0
   1b15a:	4091      	lsls	r1, r2
   1b15c:	000a      	movs	r2, r1
   1b15e:	40c3      	lsrs	r3, r0
   1b160:	9900      	ldr	r1, [sp, #0]
   1b162:	9301      	str	r3, [sp, #4]
   1b164:	430a      	orrs	r2, r1
   1b166:	617a      	str	r2, [r7, #20]
   1b168:	e7c5      	b.n	1b0f6 <__d2b+0x3a>
   1b16a:	46c0      	nop			; (mov r8, r8)
   1b16c:	fffffbcd 	.word	0xfffffbcd
   1b170:	fffffbce 	.word	0xfffffbce
   1b174:	3fffffff 	.word	0x3fffffff

0001b178 <_realloc_r>:
   1b178:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b17a:	464e      	mov	r6, r9
   1b17c:	4645      	mov	r5, r8
   1b17e:	46de      	mov	lr, fp
   1b180:	4657      	mov	r7, sl
   1b182:	b5e0      	push	{r5, r6, r7, lr}
   1b184:	b085      	sub	sp, #20
   1b186:	9001      	str	r0, [sp, #4]
   1b188:	000e      	movs	r6, r1
   1b18a:	0015      	movs	r5, r2
   1b18c:	2900      	cmp	r1, #0
   1b18e:	d100      	bne.n	1b192 <_realloc_r+0x1a>
   1b190:	e09e      	b.n	1b2d0 <_realloc_r+0x158>
   1b192:	0037      	movs	r7, r6
   1b194:	9801      	ldr	r0, [sp, #4]
   1b196:	3f08      	subs	r7, #8
   1b198:	f7fa fdf8 	bl	15d8c <__malloc_lock>
   1b19c:	687a      	ldr	r2, [r7, #4]
   1b19e:	2303      	movs	r3, #3
   1b1a0:	0014      	movs	r4, r2
   1b1a2:	439c      	bics	r4, r3
   1b1a4:	002b      	movs	r3, r5
   1b1a6:	330b      	adds	r3, #11
   1b1a8:	46b9      	mov	r9, r7
   1b1aa:	2b16      	cmp	r3, #22
   1b1ac:	d847      	bhi.n	1b23e <_realloc_r+0xc6>
   1b1ae:	2110      	movs	r1, #16
   1b1b0:	2310      	movs	r3, #16
   1b1b2:	4688      	mov	r8, r1
   1b1b4:	4545      	cmp	r5, r8
   1b1b6:	d846      	bhi.n	1b246 <_realloc_r+0xce>
   1b1b8:	429c      	cmp	r4, r3
   1b1ba:	da49      	bge.n	1b250 <_realloc_r+0xd8>
   1b1bc:	49cc      	ldr	r1, [pc, #816]	; (1b4f0 <_realloc_r+0x378>)
   1b1be:	1938      	adds	r0, r7, r4
   1b1c0:	468b      	mov	fp, r1
   1b1c2:	6889      	ldr	r1, [r1, #8]
   1b1c4:	9002      	str	r0, [sp, #8]
   1b1c6:	4288      	cmp	r0, r1
   1b1c8:	d100      	bne.n	1b1cc <_realloc_r+0x54>
   1b1ca:	e0c2      	b.n	1b352 <_realloc_r+0x1da>
   1b1cc:	2101      	movs	r1, #1
   1b1ce:	468a      	mov	sl, r1
   1b1d0:	6840      	ldr	r0, [r0, #4]
   1b1d2:	0001      	movs	r1, r0
   1b1d4:	9003      	str	r0, [sp, #12]
   1b1d6:	4650      	mov	r0, sl
   1b1d8:	4381      	bics	r1, r0
   1b1da:	468c      	mov	ip, r1
   1b1dc:	9902      	ldr	r1, [sp, #8]
   1b1de:	468b      	mov	fp, r1
   1b1e0:	44dc      	add	ip, fp
   1b1e2:	4661      	mov	r1, ip
   1b1e4:	6849      	ldr	r1, [r1, #4]
   1b1e6:	4201      	tst	r1, r0
   1b1e8:	d04d      	beq.n	1b286 <_realloc_r+0x10e>
   1b1ea:	4210      	tst	r0, r2
   1b1ec:	d100      	bne.n	1b1f0 <_realloc_r+0x78>
   1b1ee:	e0a2      	b.n	1b336 <_realloc_r+0x1be>
   1b1f0:	0029      	movs	r1, r5
   1b1f2:	9801      	ldr	r0, [sp, #4]
   1b1f4:	f7fa fa24 	bl	15640 <_malloc_r>
   1b1f8:	1e05      	subs	r5, r0, #0
   1b1fa:	d039      	beq.n	1b270 <_realloc_r+0xf8>
   1b1fc:	2301      	movs	r3, #1
   1b1fe:	0002      	movs	r2, r0
   1b200:	6879      	ldr	r1, [r7, #4]
   1b202:	3a08      	subs	r2, #8
   1b204:	4399      	bics	r1, r3
   1b206:	187f      	adds	r7, r7, r1
   1b208:	42ba      	cmp	r2, r7
   1b20a:	d100      	bne.n	1b20e <_realloc_r+0x96>
   1b20c:	e12e      	b.n	1b46c <_realloc_r+0x2f4>
   1b20e:	1f22      	subs	r2, r4, #4
   1b210:	2a24      	cmp	r2, #36	; 0x24
   1b212:	d900      	bls.n	1b216 <_realloc_r+0x9e>
   1b214:	e114      	b.n	1b440 <_realloc_r+0x2c8>
   1b216:	2a13      	cmp	r2, #19
   1b218:	d900      	bls.n	1b21c <_realloc_r+0xa4>
   1b21a:	e0e8      	b.n	1b3ee <_realloc_r+0x276>
   1b21c:	0003      	movs	r3, r0
   1b21e:	0032      	movs	r2, r6
   1b220:	6811      	ldr	r1, [r2, #0]
   1b222:	6019      	str	r1, [r3, #0]
   1b224:	6851      	ldr	r1, [r2, #4]
   1b226:	6059      	str	r1, [r3, #4]
   1b228:	6892      	ldr	r2, [r2, #8]
   1b22a:	609a      	str	r2, [r3, #8]
   1b22c:	9c01      	ldr	r4, [sp, #4]
   1b22e:	0031      	movs	r1, r6
   1b230:	0020      	movs	r0, r4
   1b232:	f7ff f905 	bl	1a440 <_free_r>
   1b236:	0020      	movs	r0, r4
   1b238:	f7fa fdb0 	bl	15d9c <__malloc_unlock>
   1b23c:	e01b      	b.n	1b276 <_realloc_r+0xfe>
   1b23e:	2107      	movs	r1, #7
   1b240:	438b      	bics	r3, r1
   1b242:	4698      	mov	r8, r3
   1b244:	d5b6      	bpl.n	1b1b4 <_realloc_r+0x3c>
   1b246:	230c      	movs	r3, #12
   1b248:	9a01      	ldr	r2, [sp, #4]
   1b24a:	2500      	movs	r5, #0
   1b24c:	6013      	str	r3, [r2, #0]
   1b24e:	e012      	b.n	1b276 <_realloc_r+0xfe>
   1b250:	0035      	movs	r5, r6
   1b252:	4643      	mov	r3, r8
   1b254:	1ae3      	subs	r3, r4, r3
   1b256:	2b0f      	cmp	r3, #15
   1b258:	d825      	bhi.n	1b2a6 <_realloc_r+0x12e>
   1b25a:	464b      	mov	r3, r9
   1b25c:	2201      	movs	r2, #1
   1b25e:	4649      	mov	r1, r9
   1b260:	685b      	ldr	r3, [r3, #4]
   1b262:	4013      	ands	r3, r2
   1b264:	4323      	orrs	r3, r4
   1b266:	604b      	str	r3, [r1, #4]
   1b268:	444c      	add	r4, r9
   1b26a:	6863      	ldr	r3, [r4, #4]
   1b26c:	431a      	orrs	r2, r3
   1b26e:	6062      	str	r2, [r4, #4]
   1b270:	9801      	ldr	r0, [sp, #4]
   1b272:	f7fa fd93 	bl	15d9c <__malloc_unlock>
   1b276:	0028      	movs	r0, r5
   1b278:	b005      	add	sp, #20
   1b27a:	bc3c      	pop	{r2, r3, r4, r5}
   1b27c:	4690      	mov	r8, r2
   1b27e:	4699      	mov	r9, r3
   1b280:	46a2      	mov	sl, r4
   1b282:	46ab      	mov	fp, r5
   1b284:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b286:	2103      	movs	r1, #3
   1b288:	9803      	ldr	r0, [sp, #12]
   1b28a:	468c      	mov	ip, r1
   1b28c:	4388      	bics	r0, r1
   1b28e:	1821      	adds	r1, r4, r0
   1b290:	468b      	mov	fp, r1
   1b292:	4299      	cmp	r1, r3
   1b294:	db21      	blt.n	1b2da <_realloc_r+0x162>
   1b296:	9a02      	ldr	r2, [sp, #8]
   1b298:	0035      	movs	r5, r6
   1b29a:	68d3      	ldr	r3, [r2, #12]
   1b29c:	6892      	ldr	r2, [r2, #8]
   1b29e:	465c      	mov	r4, fp
   1b2a0:	60d3      	str	r3, [r2, #12]
   1b2a2:	609a      	str	r2, [r3, #8]
   1b2a4:	e7d5      	b.n	1b252 <_realloc_r+0xda>
   1b2a6:	464a      	mov	r2, r9
   1b2a8:	2001      	movs	r0, #1
   1b2aa:	4646      	mov	r6, r8
   1b2ac:	6852      	ldr	r2, [r2, #4]
   1b2ae:	4649      	mov	r1, r9
   1b2b0:	4002      	ands	r2, r0
   1b2b2:	4332      	orrs	r2, r6
   1b2b4:	464e      	mov	r6, r9
   1b2b6:	4441      	add	r1, r8
   1b2b8:	4303      	orrs	r3, r0
   1b2ba:	6072      	str	r2, [r6, #4]
   1b2bc:	444c      	add	r4, r9
   1b2be:	604b      	str	r3, [r1, #4]
   1b2c0:	6863      	ldr	r3, [r4, #4]
   1b2c2:	3108      	adds	r1, #8
   1b2c4:	4318      	orrs	r0, r3
   1b2c6:	6060      	str	r0, [r4, #4]
   1b2c8:	9801      	ldr	r0, [sp, #4]
   1b2ca:	f7ff f8b9 	bl	1a440 <_free_r>
   1b2ce:	e7cf      	b.n	1b270 <_realloc_r+0xf8>
   1b2d0:	0011      	movs	r1, r2
   1b2d2:	f7fa f9b5 	bl	15640 <_malloc_r>
   1b2d6:	0005      	movs	r5, r0
   1b2d8:	e7cd      	b.n	1b276 <_realloc_r+0xfe>
   1b2da:	4651      	mov	r1, sl
   1b2dc:	4211      	tst	r1, r2
   1b2de:	d000      	beq.n	1b2e2 <_realloc_r+0x16a>
   1b2e0:	e786      	b.n	1b1f0 <_realloc_r+0x78>
   1b2e2:	4661      	mov	r1, ip
   1b2e4:	683a      	ldr	r2, [r7, #0]
   1b2e6:	1aba      	subs	r2, r7, r2
   1b2e8:	4692      	mov	sl, r2
   1b2ea:	6852      	ldr	r2, [r2, #4]
   1b2ec:	438a      	bics	r2, r1
   1b2ee:	1880      	adds	r0, r0, r2
   1b2f0:	4683      	mov	fp, r0
   1b2f2:	44a3      	add	fp, r4
   1b2f4:	459b      	cmp	fp, r3
   1b2f6:	db26      	blt.n	1b346 <_realloc_r+0x1ce>
   1b2f8:	9a02      	ldr	r2, [sp, #8]
   1b2fa:	68d3      	ldr	r3, [r2, #12]
   1b2fc:	6892      	ldr	r2, [r2, #8]
   1b2fe:	60d3      	str	r3, [r2, #12]
   1b300:	609a      	str	r2, [r3, #8]
   1b302:	4653      	mov	r3, sl
   1b304:	4652      	mov	r2, sl
   1b306:	4655      	mov	r5, sl
   1b308:	6892      	ldr	r2, [r2, #8]
   1b30a:	68db      	ldr	r3, [r3, #12]
   1b30c:	3508      	adds	r5, #8
   1b30e:	60d3      	str	r3, [r2, #12]
   1b310:	609a      	str	r2, [r3, #8]
   1b312:	1f22      	subs	r2, r4, #4
   1b314:	2a24      	cmp	r2, #36	; 0x24
   1b316:	d900      	bls.n	1b31a <_realloc_r+0x1a2>
   1b318:	e096      	b.n	1b448 <_realloc_r+0x2d0>
   1b31a:	2a13      	cmp	r2, #19
   1b31c:	d972      	bls.n	1b404 <_realloc_r+0x28c>
   1b31e:	4653      	mov	r3, sl
   1b320:	6831      	ldr	r1, [r6, #0]
   1b322:	6099      	str	r1, [r3, #8]
   1b324:	6871      	ldr	r1, [r6, #4]
   1b326:	60d9      	str	r1, [r3, #12]
   1b328:	2a1b      	cmp	r2, #27
   1b32a:	d900      	bls.n	1b32e <_realloc_r+0x1b6>
   1b32c:	e0a4      	b.n	1b478 <_realloc_r+0x300>
   1b32e:	0032      	movs	r2, r6
   1b330:	3310      	adds	r3, #16
   1b332:	3208      	adds	r2, #8
   1b334:	e068      	b.n	1b408 <_realloc_r+0x290>
   1b336:	683a      	ldr	r2, [r7, #0]
   1b338:	1aba      	subs	r2, r7, r2
   1b33a:	4692      	mov	sl, r2
   1b33c:	4651      	mov	r1, sl
   1b33e:	2203      	movs	r2, #3
   1b340:	6849      	ldr	r1, [r1, #4]
   1b342:	4391      	bics	r1, r2
   1b344:	000a      	movs	r2, r1
   1b346:	4693      	mov	fp, r2
   1b348:	44a3      	add	fp, r4
   1b34a:	459b      	cmp	fp, r3
   1b34c:	da00      	bge.n	1b350 <_realloc_r+0x1d8>
   1b34e:	e74f      	b.n	1b1f0 <_realloc_r+0x78>
   1b350:	e7d7      	b.n	1b302 <_realloc_r+0x18a>
   1b352:	2003      	movs	r0, #3
   1b354:	9902      	ldr	r1, [sp, #8]
   1b356:	4684      	mov	ip, r0
   1b358:	6849      	ldr	r1, [r1, #4]
   1b35a:	4381      	bics	r1, r0
   1b35c:	4640      	mov	r0, r8
   1b35e:	1909      	adds	r1, r1, r4
   1b360:	3010      	adds	r0, #16
   1b362:	9002      	str	r0, [sp, #8]
   1b364:	4281      	cmp	r1, r0
   1b366:	da58      	bge.n	1b41a <_realloc_r+0x2a2>
   1b368:	07d2      	lsls	r2, r2, #31
   1b36a:	d500      	bpl.n	1b36e <_realloc_r+0x1f6>
   1b36c:	e740      	b.n	1b1f0 <_realloc_r+0x78>
   1b36e:	4660      	mov	r0, ip
   1b370:	683a      	ldr	r2, [r7, #0]
   1b372:	1aba      	subs	r2, r7, r2
   1b374:	4692      	mov	sl, r2
   1b376:	6852      	ldr	r2, [r2, #4]
   1b378:	4382      	bics	r2, r0
   1b37a:	9802      	ldr	r0, [sp, #8]
   1b37c:	1851      	adds	r1, r2, r1
   1b37e:	9103      	str	r1, [sp, #12]
   1b380:	4288      	cmp	r0, r1
   1b382:	dce0      	bgt.n	1b346 <_realloc_r+0x1ce>
   1b384:	4653      	mov	r3, sl
   1b386:	4652      	mov	r2, sl
   1b388:	4655      	mov	r5, sl
   1b38a:	6892      	ldr	r2, [r2, #8]
   1b38c:	68db      	ldr	r3, [r3, #12]
   1b38e:	3508      	adds	r5, #8
   1b390:	60d3      	str	r3, [r2, #12]
   1b392:	609a      	str	r2, [r3, #8]
   1b394:	1f22      	subs	r2, r4, #4
   1b396:	2a24      	cmp	r2, #36	; 0x24
   1b398:	d900      	bls.n	1b39c <_realloc_r+0x224>
   1b39a:	e08e      	b.n	1b4ba <_realloc_r+0x342>
   1b39c:	2a13      	cmp	r2, #19
   1b39e:	d800      	bhi.n	1b3a2 <_realloc_r+0x22a>
   1b3a0:	e088      	b.n	1b4b4 <_realloc_r+0x33c>
   1b3a2:	4653      	mov	r3, sl
   1b3a4:	6831      	ldr	r1, [r6, #0]
   1b3a6:	6099      	str	r1, [r3, #8]
   1b3a8:	6871      	ldr	r1, [r6, #4]
   1b3aa:	60d9      	str	r1, [r3, #12]
   1b3ac:	2a1b      	cmp	r2, #27
   1b3ae:	d900      	bls.n	1b3b2 <_realloc_r+0x23a>
   1b3b0:	e088      	b.n	1b4c4 <_realloc_r+0x34c>
   1b3b2:	0032      	movs	r2, r6
   1b3b4:	3310      	adds	r3, #16
   1b3b6:	3208      	adds	r2, #8
   1b3b8:	6811      	ldr	r1, [r2, #0]
   1b3ba:	6019      	str	r1, [r3, #0]
   1b3bc:	6851      	ldr	r1, [r2, #4]
   1b3be:	6059      	str	r1, [r3, #4]
   1b3c0:	6892      	ldr	r2, [r2, #8]
   1b3c2:	609a      	str	r2, [r3, #8]
   1b3c4:	4651      	mov	r1, sl
   1b3c6:	465b      	mov	r3, fp
   1b3c8:	4642      	mov	r2, r8
   1b3ca:	4441      	add	r1, r8
   1b3cc:	6099      	str	r1, [r3, #8]
   1b3ce:	9b03      	ldr	r3, [sp, #12]
   1b3d0:	9801      	ldr	r0, [sp, #4]
   1b3d2:	1a9a      	subs	r2, r3, r2
   1b3d4:	2301      	movs	r3, #1
   1b3d6:	431a      	orrs	r2, r3
   1b3d8:	604a      	str	r2, [r1, #4]
   1b3da:	4652      	mov	r2, sl
   1b3dc:	6852      	ldr	r2, [r2, #4]
   1b3de:	4013      	ands	r3, r2
   1b3e0:	4642      	mov	r2, r8
   1b3e2:	4313      	orrs	r3, r2
   1b3e4:	4652      	mov	r2, sl
   1b3e6:	6053      	str	r3, [r2, #4]
   1b3e8:	f7fa fcd8 	bl	15d9c <__malloc_unlock>
   1b3ec:	e743      	b.n	1b276 <_realloc_r+0xfe>
   1b3ee:	6833      	ldr	r3, [r6, #0]
   1b3f0:	6003      	str	r3, [r0, #0]
   1b3f2:	6873      	ldr	r3, [r6, #4]
   1b3f4:	6043      	str	r3, [r0, #4]
   1b3f6:	2a1b      	cmp	r2, #27
   1b3f8:	d82d      	bhi.n	1b456 <_realloc_r+0x2de>
   1b3fa:	0003      	movs	r3, r0
   1b3fc:	0032      	movs	r2, r6
   1b3fe:	3308      	adds	r3, #8
   1b400:	3208      	adds	r2, #8
   1b402:	e70d      	b.n	1b220 <_realloc_r+0xa8>
   1b404:	002b      	movs	r3, r5
   1b406:	0032      	movs	r2, r6
   1b408:	6811      	ldr	r1, [r2, #0]
   1b40a:	465c      	mov	r4, fp
   1b40c:	6019      	str	r1, [r3, #0]
   1b40e:	6851      	ldr	r1, [r2, #4]
   1b410:	46d1      	mov	r9, sl
   1b412:	6059      	str	r1, [r3, #4]
   1b414:	6892      	ldr	r2, [r2, #8]
   1b416:	609a      	str	r2, [r3, #8]
   1b418:	e71b      	b.n	1b252 <_realloc_r+0xda>
   1b41a:	4643      	mov	r3, r8
   1b41c:	18fa      	adds	r2, r7, r3
   1b41e:	465b      	mov	r3, fp
   1b420:	609a      	str	r2, [r3, #8]
   1b422:	4643      	mov	r3, r8
   1b424:	1ac9      	subs	r1, r1, r3
   1b426:	2301      	movs	r3, #1
   1b428:	4319      	orrs	r1, r3
   1b42a:	6051      	str	r1, [r2, #4]
   1b42c:	687a      	ldr	r2, [r7, #4]
   1b42e:	9801      	ldr	r0, [sp, #4]
   1b430:	4013      	ands	r3, r2
   1b432:	4642      	mov	r2, r8
   1b434:	4313      	orrs	r3, r2
   1b436:	607b      	str	r3, [r7, #4]
   1b438:	f7fa fcb0 	bl	15d9c <__malloc_unlock>
   1b43c:	0035      	movs	r5, r6
   1b43e:	e71a      	b.n	1b276 <_realloc_r+0xfe>
   1b440:	0031      	movs	r1, r6
   1b442:	f7fa fc09 	bl	15c58 <memmove>
   1b446:	e6f1      	b.n	1b22c <_realloc_r+0xb4>
   1b448:	0031      	movs	r1, r6
   1b44a:	0028      	movs	r0, r5
   1b44c:	f7fa fc04 	bl	15c58 <memmove>
   1b450:	465c      	mov	r4, fp
   1b452:	46d1      	mov	r9, sl
   1b454:	e6fd      	b.n	1b252 <_realloc_r+0xda>
   1b456:	68b3      	ldr	r3, [r6, #8]
   1b458:	6083      	str	r3, [r0, #8]
   1b45a:	68f3      	ldr	r3, [r6, #12]
   1b45c:	60c3      	str	r3, [r0, #12]
   1b45e:	2a24      	cmp	r2, #36	; 0x24
   1b460:	d015      	beq.n	1b48e <_realloc_r+0x316>
   1b462:	0003      	movs	r3, r0
   1b464:	0032      	movs	r2, r6
   1b466:	3310      	adds	r3, #16
   1b468:	3210      	adds	r2, #16
   1b46a:	e6d9      	b.n	1b220 <_realloc_r+0xa8>
   1b46c:	6853      	ldr	r3, [r2, #4]
   1b46e:	2203      	movs	r2, #3
   1b470:	4393      	bics	r3, r2
   1b472:	18e4      	adds	r4, r4, r3
   1b474:	0035      	movs	r5, r6
   1b476:	e6ec      	b.n	1b252 <_realloc_r+0xda>
   1b478:	4653      	mov	r3, sl
   1b47a:	68b1      	ldr	r1, [r6, #8]
   1b47c:	6119      	str	r1, [r3, #16]
   1b47e:	68f1      	ldr	r1, [r6, #12]
   1b480:	6159      	str	r1, [r3, #20]
   1b482:	2a24      	cmp	r2, #36	; 0x24
   1b484:	d00c      	beq.n	1b4a0 <_realloc_r+0x328>
   1b486:	0032      	movs	r2, r6
   1b488:	3318      	adds	r3, #24
   1b48a:	3210      	adds	r2, #16
   1b48c:	e7bc      	b.n	1b408 <_realloc_r+0x290>
   1b48e:	6933      	ldr	r3, [r6, #16]
   1b490:	0032      	movs	r2, r6
   1b492:	6103      	str	r3, [r0, #16]
   1b494:	0003      	movs	r3, r0
   1b496:	6971      	ldr	r1, [r6, #20]
   1b498:	3318      	adds	r3, #24
   1b49a:	3218      	adds	r2, #24
   1b49c:	6141      	str	r1, [r0, #20]
   1b49e:	e6bf      	b.n	1b220 <_realloc_r+0xa8>
   1b4a0:	4653      	mov	r3, sl
   1b4a2:	6932      	ldr	r2, [r6, #16]
   1b4a4:	4651      	mov	r1, sl
   1b4a6:	619a      	str	r2, [r3, #24]
   1b4a8:	0032      	movs	r2, r6
   1b4aa:	6970      	ldr	r0, [r6, #20]
   1b4ac:	3320      	adds	r3, #32
   1b4ae:	3218      	adds	r2, #24
   1b4b0:	61c8      	str	r0, [r1, #28]
   1b4b2:	e7a9      	b.n	1b408 <_realloc_r+0x290>
   1b4b4:	002b      	movs	r3, r5
   1b4b6:	0032      	movs	r2, r6
   1b4b8:	e77e      	b.n	1b3b8 <_realloc_r+0x240>
   1b4ba:	0031      	movs	r1, r6
   1b4bc:	0028      	movs	r0, r5
   1b4be:	f7fa fbcb 	bl	15c58 <memmove>
   1b4c2:	e77f      	b.n	1b3c4 <_realloc_r+0x24c>
   1b4c4:	4653      	mov	r3, sl
   1b4c6:	68b1      	ldr	r1, [r6, #8]
   1b4c8:	6119      	str	r1, [r3, #16]
   1b4ca:	68f1      	ldr	r1, [r6, #12]
   1b4cc:	6159      	str	r1, [r3, #20]
   1b4ce:	2a24      	cmp	r2, #36	; 0x24
   1b4d0:	d003      	beq.n	1b4da <_realloc_r+0x362>
   1b4d2:	0032      	movs	r2, r6
   1b4d4:	3318      	adds	r3, #24
   1b4d6:	3210      	adds	r2, #16
   1b4d8:	e76e      	b.n	1b3b8 <_realloc_r+0x240>
   1b4da:	4653      	mov	r3, sl
   1b4dc:	6932      	ldr	r2, [r6, #16]
   1b4de:	4651      	mov	r1, sl
   1b4e0:	619a      	str	r2, [r3, #24]
   1b4e2:	0032      	movs	r2, r6
   1b4e4:	6970      	ldr	r0, [r6, #20]
   1b4e6:	3320      	adds	r3, #32
   1b4e8:	3218      	adds	r2, #24
   1b4ea:	61c8      	str	r0, [r1, #28]
   1b4ec:	e764      	b.n	1b3b8 <_realloc_r+0x240>
   1b4ee:	46c0      	nop			; (mov r8, r8)
   1b4f0:	200005dc 	.word	0x200005dc

0001b4f4 <__sread>:
   1b4f4:	b570      	push	{r4, r5, r6, lr}
   1b4f6:	000c      	movs	r4, r1
   1b4f8:	250e      	movs	r5, #14
   1b4fa:	5f49      	ldrsh	r1, [r1, r5]
   1b4fc:	f000 fb0a 	bl	1bb14 <_read_r>
   1b500:	2800      	cmp	r0, #0
   1b502:	db03      	blt.n	1b50c <__sread+0x18>
   1b504:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1b506:	181b      	adds	r3, r3, r0
   1b508:	6523      	str	r3, [r4, #80]	; 0x50
   1b50a:	bd70      	pop	{r4, r5, r6, pc}
   1b50c:	89a3      	ldrh	r3, [r4, #12]
   1b50e:	4a02      	ldr	r2, [pc, #8]	; (1b518 <__sread+0x24>)
   1b510:	4013      	ands	r3, r2
   1b512:	81a3      	strh	r3, [r4, #12]
   1b514:	e7f9      	b.n	1b50a <__sread+0x16>
   1b516:	46c0      	nop			; (mov r8, r8)
   1b518:	ffffefff 	.word	0xffffefff

0001b51c <__swrite>:
   1b51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b51e:	0016      	movs	r6, r2
   1b520:	001f      	movs	r7, r3
   1b522:	220c      	movs	r2, #12
   1b524:	5e8b      	ldrsh	r3, [r1, r2]
   1b526:	0005      	movs	r5, r0
   1b528:	000c      	movs	r4, r1
   1b52a:	05da      	lsls	r2, r3, #23
   1b52c:	d507      	bpl.n	1b53e <__swrite+0x22>
   1b52e:	230e      	movs	r3, #14
   1b530:	5ec9      	ldrsh	r1, [r1, r3]
   1b532:	2200      	movs	r2, #0
   1b534:	2302      	movs	r3, #2
   1b536:	f000 fad9 	bl	1baec <_lseek_r>
   1b53a:	220c      	movs	r2, #12
   1b53c:	5ea3      	ldrsh	r3, [r4, r2]
   1b53e:	4a05      	ldr	r2, [pc, #20]	; (1b554 <__swrite+0x38>)
   1b540:	0028      	movs	r0, r5
   1b542:	4013      	ands	r3, r2
   1b544:	81a3      	strh	r3, [r4, #12]
   1b546:	0032      	movs	r2, r6
   1b548:	230e      	movs	r3, #14
   1b54a:	5ee1      	ldrsh	r1, [r4, r3]
   1b54c:	003b      	movs	r3, r7
   1b54e:	f000 f8fb 	bl	1b748 <_write_r>
   1b552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b554:	ffffefff 	.word	0xffffefff

0001b558 <__sseek>:
   1b558:	b570      	push	{r4, r5, r6, lr}
   1b55a:	000c      	movs	r4, r1
   1b55c:	250e      	movs	r5, #14
   1b55e:	5f49      	ldrsh	r1, [r1, r5]
   1b560:	f000 fac4 	bl	1baec <_lseek_r>
   1b564:	1c43      	adds	r3, r0, #1
   1b566:	d006      	beq.n	1b576 <__sseek+0x1e>
   1b568:	2380      	movs	r3, #128	; 0x80
   1b56a:	89a2      	ldrh	r2, [r4, #12]
   1b56c:	015b      	lsls	r3, r3, #5
   1b56e:	4313      	orrs	r3, r2
   1b570:	81a3      	strh	r3, [r4, #12]
   1b572:	6520      	str	r0, [r4, #80]	; 0x50
   1b574:	bd70      	pop	{r4, r5, r6, pc}
   1b576:	89a3      	ldrh	r3, [r4, #12]
   1b578:	4a01      	ldr	r2, [pc, #4]	; (1b580 <__sseek+0x28>)
   1b57a:	4013      	ands	r3, r2
   1b57c:	81a3      	strh	r3, [r4, #12]
   1b57e:	e7f9      	b.n	1b574 <__sseek+0x1c>
   1b580:	ffffefff 	.word	0xffffefff

0001b584 <__sclose>:
   1b584:	b510      	push	{r4, lr}
   1b586:	230e      	movs	r3, #14
   1b588:	5ec9      	ldrsh	r1, [r1, r3]
   1b58a:	f000 f997 	bl	1b8bc <_close_r>
   1b58e:	bd10      	pop	{r4, pc}

0001b590 <__ssprint_r>:
   1b590:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b592:	4657      	mov	r7, sl
   1b594:	464e      	mov	r6, r9
   1b596:	46de      	mov	lr, fp
   1b598:	4645      	mov	r5, r8
   1b59a:	b5e0      	push	{r5, r6, r7, lr}
   1b59c:	6893      	ldr	r3, [r2, #8]
   1b59e:	b083      	sub	sp, #12
   1b5a0:	9001      	str	r0, [sp, #4]
   1b5a2:	000e      	movs	r6, r1
   1b5a4:	4692      	mov	sl, r2
   1b5a6:	2b00      	cmp	r3, #0
   1b5a8:	d070      	beq.n	1b68c <__ssprint_r+0xfc>
   1b5aa:	688d      	ldr	r5, [r1, #8]
   1b5ac:	6813      	ldr	r3, [r2, #0]
   1b5ae:	002c      	movs	r4, r5
   1b5b0:	6808      	ldr	r0, [r1, #0]
   1b5b2:	001d      	movs	r5, r3
   1b5b4:	e046      	b.n	1b644 <__ssprint_r+0xb4>
   1b5b6:	2290      	movs	r2, #144	; 0x90
   1b5b8:	89b3      	ldrh	r3, [r6, #12]
   1b5ba:	00d2      	lsls	r2, r2, #3
   1b5bc:	4213      	tst	r3, r2
   1b5be:	d030      	beq.n	1b622 <__ssprint_r+0x92>
   1b5c0:	6931      	ldr	r1, [r6, #16]
   1b5c2:	1a42      	subs	r2, r0, r1
   1b5c4:	4693      	mov	fp, r2
   1b5c6:	6970      	ldr	r0, [r6, #20]
   1b5c8:	0042      	lsls	r2, r0, #1
   1b5ca:	1812      	adds	r2, r2, r0
   1b5cc:	0fd0      	lsrs	r0, r2, #31
   1b5ce:	1882      	adds	r2, r0, r2
   1b5d0:	1052      	asrs	r2, r2, #1
   1b5d2:	4690      	mov	r8, r2
   1b5d4:	465a      	mov	r2, fp
   1b5d6:	1c50      	adds	r0, r2, #1
   1b5d8:	19c0      	adds	r0, r0, r7
   1b5da:	4642      	mov	r2, r8
   1b5dc:	4540      	cmp	r0, r8
   1b5de:	d901      	bls.n	1b5e4 <__ssprint_r+0x54>
   1b5e0:	4680      	mov	r8, r0
   1b5e2:	0002      	movs	r2, r0
   1b5e4:	2080      	movs	r0, #128	; 0x80
   1b5e6:	00c0      	lsls	r0, r0, #3
   1b5e8:	4203      	tst	r3, r0
   1b5ea:	d038      	beq.n	1b65e <__ssprint_r+0xce>
   1b5ec:	0011      	movs	r1, r2
   1b5ee:	9801      	ldr	r0, [sp, #4]
   1b5f0:	f7fa f826 	bl	15640 <_malloc_r>
   1b5f4:	1e04      	subs	r4, r0, #0
   1b5f6:	d054      	beq.n	1b6a2 <__ssprint_r+0x112>
   1b5f8:	465a      	mov	r2, fp
   1b5fa:	6931      	ldr	r1, [r6, #16]
   1b5fc:	f7fa faea 	bl	15bd4 <memcpy>
   1b600:	89b3      	ldrh	r3, [r6, #12]
   1b602:	4a2a      	ldr	r2, [pc, #168]	; (1b6ac <__ssprint_r+0x11c>)
   1b604:	4013      	ands	r3, r2
   1b606:	2280      	movs	r2, #128	; 0x80
   1b608:	4313      	orrs	r3, r2
   1b60a:	81b3      	strh	r3, [r6, #12]
   1b60c:	4643      	mov	r3, r8
   1b60e:	0020      	movs	r0, r4
   1b610:	465a      	mov	r2, fp
   1b612:	6134      	str	r4, [r6, #16]
   1b614:	46b8      	mov	r8, r7
   1b616:	003c      	movs	r4, r7
   1b618:	4458      	add	r0, fp
   1b61a:	6173      	str	r3, [r6, #20]
   1b61c:	1a9b      	subs	r3, r3, r2
   1b61e:	6030      	str	r0, [r6, #0]
   1b620:	60b3      	str	r3, [r6, #8]
   1b622:	4642      	mov	r2, r8
   1b624:	4649      	mov	r1, r9
   1b626:	f7fa fb17 	bl	15c58 <memmove>
   1b62a:	68b3      	ldr	r3, [r6, #8]
   1b62c:	1b1c      	subs	r4, r3, r4
   1b62e:	6833      	ldr	r3, [r6, #0]
   1b630:	60b4      	str	r4, [r6, #8]
   1b632:	4443      	add	r3, r8
   1b634:	6033      	str	r3, [r6, #0]
   1b636:	0018      	movs	r0, r3
   1b638:	4653      	mov	r3, sl
   1b63a:	689b      	ldr	r3, [r3, #8]
   1b63c:	1bdf      	subs	r7, r3, r7
   1b63e:	4653      	mov	r3, sl
   1b640:	609f      	str	r7, [r3, #8]
   1b642:	d023      	beq.n	1b68c <__ssprint_r+0xfc>
   1b644:	686f      	ldr	r7, [r5, #4]
   1b646:	002b      	movs	r3, r5
   1b648:	3508      	adds	r5, #8
   1b64a:	2f00      	cmp	r7, #0
   1b64c:	d0fa      	beq.n	1b644 <__ssprint_r+0xb4>
   1b64e:	681b      	ldr	r3, [r3, #0]
   1b650:	46a0      	mov	r8, r4
   1b652:	4699      	mov	r9, r3
   1b654:	42a7      	cmp	r7, r4
   1b656:	d2ae      	bcs.n	1b5b6 <__ssprint_r+0x26>
   1b658:	003c      	movs	r4, r7
   1b65a:	46b8      	mov	r8, r7
   1b65c:	e7e1      	b.n	1b622 <__ssprint_r+0x92>
   1b65e:	9801      	ldr	r0, [sp, #4]
   1b660:	f7ff fd8a 	bl	1b178 <_realloc_r>
   1b664:	1e04      	subs	r4, r0, #0
   1b666:	d1d1      	bne.n	1b60c <__ssprint_r+0x7c>
   1b668:	9c01      	ldr	r4, [sp, #4]
   1b66a:	6931      	ldr	r1, [r6, #16]
   1b66c:	0020      	movs	r0, r4
   1b66e:	f7fe fee7 	bl	1a440 <_free_r>
   1b672:	230c      	movs	r3, #12
   1b674:	6023      	str	r3, [r4, #0]
   1b676:	2240      	movs	r2, #64	; 0x40
   1b678:	89b3      	ldrh	r3, [r6, #12]
   1b67a:	2001      	movs	r0, #1
   1b67c:	4313      	orrs	r3, r2
   1b67e:	81b3      	strh	r3, [r6, #12]
   1b680:	4652      	mov	r2, sl
   1b682:	2300      	movs	r3, #0
   1b684:	4240      	negs	r0, r0
   1b686:	6093      	str	r3, [r2, #8]
   1b688:	6053      	str	r3, [r2, #4]
   1b68a:	e003      	b.n	1b694 <__ssprint_r+0x104>
   1b68c:	2300      	movs	r3, #0
   1b68e:	4652      	mov	r2, sl
   1b690:	2000      	movs	r0, #0
   1b692:	6053      	str	r3, [r2, #4]
   1b694:	b003      	add	sp, #12
   1b696:	bc3c      	pop	{r2, r3, r4, r5}
   1b698:	4690      	mov	r8, r2
   1b69a:	4699      	mov	r9, r3
   1b69c:	46a2      	mov	sl, r4
   1b69e:	46ab      	mov	fp, r5
   1b6a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b6a2:	230c      	movs	r3, #12
   1b6a4:	9a01      	ldr	r2, [sp, #4]
   1b6a6:	6013      	str	r3, [r2, #0]
   1b6a8:	e7e5      	b.n	1b676 <__ssprint_r+0xe6>
   1b6aa:	46c0      	nop			; (mov r8, r8)
   1b6ac:	fffffb7f 	.word	0xfffffb7f

0001b6b0 <__sprint_r.part.0>:
   1b6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b6b2:	464e      	mov	r6, r9
   1b6b4:	4645      	mov	r5, r8
   1b6b6:	46de      	mov	lr, fp
   1b6b8:	4657      	mov	r7, sl
   1b6ba:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1b6bc:	b5e0      	push	{r5, r6, r7, lr}
   1b6be:	4680      	mov	r8, r0
   1b6c0:	000e      	movs	r6, r1
   1b6c2:	4691      	mov	r9, r2
   1b6c4:	049b      	lsls	r3, r3, #18
   1b6c6:	d531      	bpl.n	1b72c <__sprint_r.part.0+0x7c>
   1b6c8:	6813      	ldr	r3, [r2, #0]
   1b6ca:	469a      	mov	sl, r3
   1b6cc:	6893      	ldr	r3, [r2, #8]
   1b6ce:	2b00      	cmp	r3, #0
   1b6d0:	d02a      	beq.n	1b728 <__sprint_r.part.0+0x78>
   1b6d2:	4652      	mov	r2, sl
   1b6d4:	6852      	ldr	r2, [r2, #4]
   1b6d6:	2500      	movs	r5, #0
   1b6d8:	4693      	mov	fp, r2
   1b6da:	0897      	lsrs	r7, r2, #2
   1b6dc:	4652      	mov	r2, sl
   1b6de:	6814      	ldr	r4, [r2, #0]
   1b6e0:	d104      	bne.n	1b6ec <__sprint_r.part.0+0x3c>
   1b6e2:	e016      	b.n	1b712 <__sprint_r.part.0+0x62>
   1b6e4:	3501      	adds	r5, #1
   1b6e6:	3404      	adds	r4, #4
   1b6e8:	42af      	cmp	r7, r5
   1b6ea:	d010      	beq.n	1b70e <__sprint_r.part.0+0x5e>
   1b6ec:	0032      	movs	r2, r6
   1b6ee:	6821      	ldr	r1, [r4, #0]
   1b6f0:	4640      	mov	r0, r8
   1b6f2:	f000 f9a7 	bl	1ba44 <_fputwc_r>
   1b6f6:	1c43      	adds	r3, r0, #1
   1b6f8:	d1f4      	bne.n	1b6e4 <__sprint_r.part.0+0x34>
   1b6fa:	464a      	mov	r2, r9
   1b6fc:	2300      	movs	r3, #0
   1b6fe:	6093      	str	r3, [r2, #8]
   1b700:	6053      	str	r3, [r2, #4]
   1b702:	bc3c      	pop	{r2, r3, r4, r5}
   1b704:	4690      	mov	r8, r2
   1b706:	4699      	mov	r9, r3
   1b708:	46a2      	mov	sl, r4
   1b70a:	46ab      	mov	fp, r5
   1b70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b70e:	464b      	mov	r3, r9
   1b710:	689b      	ldr	r3, [r3, #8]
   1b712:	465a      	mov	r2, fp
   1b714:	2103      	movs	r1, #3
   1b716:	438a      	bics	r2, r1
   1b718:	1a9b      	subs	r3, r3, r2
   1b71a:	464a      	mov	r2, r9
   1b71c:	6093      	str	r3, [r2, #8]
   1b71e:	2208      	movs	r2, #8
   1b720:	4694      	mov	ip, r2
   1b722:	44e2      	add	sl, ip
   1b724:	2b00      	cmp	r3, #0
   1b726:	d1d4      	bne.n	1b6d2 <__sprint_r.part.0+0x22>
   1b728:	2000      	movs	r0, #0
   1b72a:	e7e6      	b.n	1b6fa <__sprint_r.part.0+0x4a>
   1b72c:	f7fe ff66 	bl	1a5fc <__sfvwrite_r>
   1b730:	e7e3      	b.n	1b6fa <__sprint_r.part.0+0x4a>
   1b732:	46c0      	nop			; (mov r8, r8)

0001b734 <__sprint_r>:
   1b734:	6893      	ldr	r3, [r2, #8]
   1b736:	b510      	push	{r4, lr}
   1b738:	2b00      	cmp	r3, #0
   1b73a:	d002      	beq.n	1b742 <__sprint_r+0xe>
   1b73c:	f7ff ffb8 	bl	1b6b0 <__sprint_r.part.0>
   1b740:	bd10      	pop	{r4, pc}
   1b742:	6053      	str	r3, [r2, #4]
   1b744:	2000      	movs	r0, #0
   1b746:	e7fb      	b.n	1b740 <__sprint_r+0xc>

0001b748 <_write_r>:
   1b748:	b570      	push	{r4, r5, r6, lr}
   1b74a:	0005      	movs	r5, r0
   1b74c:	0008      	movs	r0, r1
   1b74e:	0011      	movs	r1, r2
   1b750:	2200      	movs	r2, #0
   1b752:	4c06      	ldr	r4, [pc, #24]	; (1b76c <_write_r+0x24>)
   1b754:	6022      	str	r2, [r4, #0]
   1b756:	001a      	movs	r2, r3
   1b758:	f7e8 faae 	bl	3cb8 <_write>
   1b75c:	1c43      	adds	r3, r0, #1
   1b75e:	d000      	beq.n	1b762 <_write_r+0x1a>
   1b760:	bd70      	pop	{r4, r5, r6, pc}
   1b762:	6823      	ldr	r3, [r4, #0]
   1b764:	2b00      	cmp	r3, #0
   1b766:	d0fb      	beq.n	1b760 <_write_r+0x18>
   1b768:	602b      	str	r3, [r5, #0]
   1b76a:	e7f9      	b.n	1b760 <_write_r+0x18>
   1b76c:	20001e84 	.word	0x20001e84

0001b770 <__register_exitproc>:
   1b770:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b772:	464e      	mov	r6, r9
   1b774:	4645      	mov	r5, r8
   1b776:	46de      	mov	lr, fp
   1b778:	4657      	mov	r7, sl
   1b77a:	b5e0      	push	{r5, r6, r7, lr}
   1b77c:	4d36      	ldr	r5, [pc, #216]	; (1b858 <__register_exitproc+0xe8>)
   1b77e:	b083      	sub	sp, #12
   1b780:	0006      	movs	r6, r0
   1b782:	6828      	ldr	r0, [r5, #0]
   1b784:	4698      	mov	r8, r3
   1b786:	000f      	movs	r7, r1
   1b788:	4691      	mov	r9, r2
   1b78a:	f7ff f8f1 	bl	1a970 <__retarget_lock_acquire_recursive>
   1b78e:	4b33      	ldr	r3, [pc, #204]	; (1b85c <__register_exitproc+0xec>)
   1b790:	681c      	ldr	r4, [r3, #0]
   1b792:	23a4      	movs	r3, #164	; 0xa4
   1b794:	005b      	lsls	r3, r3, #1
   1b796:	58e0      	ldr	r0, [r4, r3]
   1b798:	2800      	cmp	r0, #0
   1b79a:	d052      	beq.n	1b842 <__register_exitproc+0xd2>
   1b79c:	6843      	ldr	r3, [r0, #4]
   1b79e:	2b1f      	cmp	r3, #31
   1b7a0:	dc13      	bgt.n	1b7ca <__register_exitproc+0x5a>
   1b7a2:	1c5a      	adds	r2, r3, #1
   1b7a4:	9201      	str	r2, [sp, #4]
   1b7a6:	2e00      	cmp	r6, #0
   1b7a8:	d128      	bne.n	1b7fc <__register_exitproc+0x8c>
   1b7aa:	9a01      	ldr	r2, [sp, #4]
   1b7ac:	3302      	adds	r3, #2
   1b7ae:	009b      	lsls	r3, r3, #2
   1b7b0:	6042      	str	r2, [r0, #4]
   1b7b2:	501f      	str	r7, [r3, r0]
   1b7b4:	6828      	ldr	r0, [r5, #0]
   1b7b6:	f7ff f8dd 	bl	1a974 <__retarget_lock_release_recursive>
   1b7ba:	2000      	movs	r0, #0
   1b7bc:	b003      	add	sp, #12
   1b7be:	bc3c      	pop	{r2, r3, r4, r5}
   1b7c0:	4690      	mov	r8, r2
   1b7c2:	4699      	mov	r9, r3
   1b7c4:	46a2      	mov	sl, r4
   1b7c6:	46ab      	mov	fp, r5
   1b7c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b7ca:	4b25      	ldr	r3, [pc, #148]	; (1b860 <__register_exitproc+0xf0>)
   1b7cc:	2b00      	cmp	r3, #0
   1b7ce:	d03d      	beq.n	1b84c <__register_exitproc+0xdc>
   1b7d0:	20c8      	movs	r0, #200	; 0xc8
   1b7d2:	0040      	lsls	r0, r0, #1
   1b7d4:	f7f9 ff2a 	bl	1562c <malloc>
   1b7d8:	2800      	cmp	r0, #0
   1b7da:	d037      	beq.n	1b84c <__register_exitproc+0xdc>
   1b7dc:	22a4      	movs	r2, #164	; 0xa4
   1b7de:	2300      	movs	r3, #0
   1b7e0:	0052      	lsls	r2, r2, #1
   1b7e2:	58a1      	ldr	r1, [r4, r2]
   1b7e4:	6043      	str	r3, [r0, #4]
   1b7e6:	6001      	str	r1, [r0, #0]
   1b7e8:	50a0      	str	r0, [r4, r2]
   1b7ea:	3240      	adds	r2, #64	; 0x40
   1b7ec:	5083      	str	r3, [r0, r2]
   1b7ee:	3204      	adds	r2, #4
   1b7f0:	5083      	str	r3, [r0, r2]
   1b7f2:	3301      	adds	r3, #1
   1b7f4:	9301      	str	r3, [sp, #4]
   1b7f6:	2300      	movs	r3, #0
   1b7f8:	2e00      	cmp	r6, #0
   1b7fa:	d0d6      	beq.n	1b7aa <__register_exitproc+0x3a>
   1b7fc:	009a      	lsls	r2, r3, #2
   1b7fe:	4692      	mov	sl, r2
   1b800:	4482      	add	sl, r0
   1b802:	464a      	mov	r2, r9
   1b804:	2188      	movs	r1, #136	; 0x88
   1b806:	4654      	mov	r4, sl
   1b808:	5062      	str	r2, [r4, r1]
   1b80a:	22c4      	movs	r2, #196	; 0xc4
   1b80c:	0052      	lsls	r2, r2, #1
   1b80e:	4691      	mov	r9, r2
   1b810:	4481      	add	r9, r0
   1b812:	464a      	mov	r2, r9
   1b814:	3987      	subs	r1, #135	; 0x87
   1b816:	4099      	lsls	r1, r3
   1b818:	6812      	ldr	r2, [r2, #0]
   1b81a:	468b      	mov	fp, r1
   1b81c:	430a      	orrs	r2, r1
   1b81e:	4694      	mov	ip, r2
   1b820:	464a      	mov	r2, r9
   1b822:	4661      	mov	r1, ip
   1b824:	6011      	str	r1, [r2, #0]
   1b826:	2284      	movs	r2, #132	; 0x84
   1b828:	4641      	mov	r1, r8
   1b82a:	0052      	lsls	r2, r2, #1
   1b82c:	50a1      	str	r1, [r4, r2]
   1b82e:	2e02      	cmp	r6, #2
   1b830:	d1bb      	bne.n	1b7aa <__register_exitproc+0x3a>
   1b832:	0002      	movs	r2, r0
   1b834:	465c      	mov	r4, fp
   1b836:	328d      	adds	r2, #141	; 0x8d
   1b838:	32ff      	adds	r2, #255	; 0xff
   1b83a:	6811      	ldr	r1, [r2, #0]
   1b83c:	430c      	orrs	r4, r1
   1b83e:	6014      	str	r4, [r2, #0]
   1b840:	e7b3      	b.n	1b7aa <__register_exitproc+0x3a>
   1b842:	0020      	movs	r0, r4
   1b844:	304d      	adds	r0, #77	; 0x4d
   1b846:	30ff      	adds	r0, #255	; 0xff
   1b848:	50e0      	str	r0, [r4, r3]
   1b84a:	e7a7      	b.n	1b79c <__register_exitproc+0x2c>
   1b84c:	6828      	ldr	r0, [r5, #0]
   1b84e:	f7ff f891 	bl	1a974 <__retarget_lock_release_recursive>
   1b852:	2001      	movs	r0, #1
   1b854:	4240      	negs	r0, r0
   1b856:	e7b1      	b.n	1b7bc <__register_exitproc+0x4c>
   1b858:	200009ec 	.word	0x200009ec
   1b85c:	0001cee4 	.word	0x0001cee4
   1b860:	0001562d 	.word	0x0001562d

0001b864 <_calloc_r>:
   1b864:	b510      	push	{r4, lr}
   1b866:	4351      	muls	r1, r2
   1b868:	f7f9 feea 	bl	15640 <_malloc_r>
   1b86c:	1e04      	subs	r4, r0, #0
   1b86e:	d01c      	beq.n	1b8aa <_calloc_r+0x46>
   1b870:	0003      	movs	r3, r0
   1b872:	3b08      	subs	r3, #8
   1b874:	685a      	ldr	r2, [r3, #4]
   1b876:	2303      	movs	r3, #3
   1b878:	439a      	bics	r2, r3
   1b87a:	3a04      	subs	r2, #4
   1b87c:	2a24      	cmp	r2, #36	; 0x24
   1b87e:	d816      	bhi.n	1b8ae <_calloc_r+0x4a>
   1b880:	0003      	movs	r3, r0
   1b882:	2a13      	cmp	r2, #19
   1b884:	d90d      	bls.n	1b8a2 <_calloc_r+0x3e>
   1b886:	2100      	movs	r1, #0
   1b888:	3308      	adds	r3, #8
   1b88a:	6001      	str	r1, [r0, #0]
   1b88c:	6041      	str	r1, [r0, #4]
   1b88e:	2a1b      	cmp	r2, #27
   1b890:	d907      	bls.n	1b8a2 <_calloc_r+0x3e>
   1b892:	6081      	str	r1, [r0, #8]
   1b894:	60c1      	str	r1, [r0, #12]
   1b896:	2a24      	cmp	r2, #36	; 0x24
   1b898:	d10d      	bne.n	1b8b6 <_calloc_r+0x52>
   1b89a:	0003      	movs	r3, r0
   1b89c:	6101      	str	r1, [r0, #16]
   1b89e:	3318      	adds	r3, #24
   1b8a0:	6141      	str	r1, [r0, #20]
   1b8a2:	2200      	movs	r2, #0
   1b8a4:	601a      	str	r2, [r3, #0]
   1b8a6:	605a      	str	r2, [r3, #4]
   1b8a8:	609a      	str	r2, [r3, #8]
   1b8aa:	0020      	movs	r0, r4
   1b8ac:	bd10      	pop	{r4, pc}
   1b8ae:	2100      	movs	r1, #0
   1b8b0:	f7fa fa22 	bl	15cf8 <memset>
   1b8b4:	e7f9      	b.n	1b8aa <_calloc_r+0x46>
   1b8b6:	0003      	movs	r3, r0
   1b8b8:	3310      	adds	r3, #16
   1b8ba:	e7f2      	b.n	1b8a2 <_calloc_r+0x3e>

0001b8bc <_close_r>:
   1b8bc:	2300      	movs	r3, #0
   1b8be:	b570      	push	{r4, r5, r6, lr}
   1b8c0:	4c06      	ldr	r4, [pc, #24]	; (1b8dc <_close_r+0x20>)
   1b8c2:	0005      	movs	r5, r0
   1b8c4:	0008      	movs	r0, r1
   1b8c6:	6023      	str	r3, [r4, #0]
   1b8c8:	f7e8 fa30 	bl	3d2c <_close>
   1b8cc:	1c43      	adds	r3, r0, #1
   1b8ce:	d000      	beq.n	1b8d2 <_close_r+0x16>
   1b8d0:	bd70      	pop	{r4, r5, r6, pc}
   1b8d2:	6823      	ldr	r3, [r4, #0]
   1b8d4:	2b00      	cmp	r3, #0
   1b8d6:	d0fb      	beq.n	1b8d0 <_close_r+0x14>
   1b8d8:	602b      	str	r3, [r5, #0]
   1b8da:	e7f9      	b.n	1b8d0 <_close_r+0x14>
   1b8dc:	20001e84 	.word	0x20001e84

0001b8e0 <_fclose_r>:
   1b8e0:	b570      	push	{r4, r5, r6, lr}
   1b8e2:	0005      	movs	r5, r0
   1b8e4:	1e0c      	subs	r4, r1, #0
   1b8e6:	d040      	beq.n	1b96a <_fclose_r+0x8a>
   1b8e8:	2800      	cmp	r0, #0
   1b8ea:	d002      	beq.n	1b8f2 <_fclose_r+0x12>
   1b8ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1b8ee:	2b00      	cmp	r3, #0
   1b8f0:	d03e      	beq.n	1b970 <_fclose_r+0x90>
   1b8f2:	2601      	movs	r6, #1
   1b8f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1b8f6:	4233      	tst	r3, r6
   1b8f8:	d133      	bne.n	1b962 <_fclose_r+0x82>
   1b8fa:	89a3      	ldrh	r3, [r4, #12]
   1b8fc:	059b      	lsls	r3, r3, #22
   1b8fe:	d543      	bpl.n	1b988 <_fclose_r+0xa8>
   1b900:	0021      	movs	r1, r4
   1b902:	0028      	movs	r0, r5
   1b904:	f7fe fbf0 	bl	1a0e8 <__sflush_r>
   1b908:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1b90a:	0006      	movs	r6, r0
   1b90c:	2b00      	cmp	r3, #0
   1b90e:	d004      	beq.n	1b91a <_fclose_r+0x3a>
   1b910:	69e1      	ldr	r1, [r4, #28]
   1b912:	0028      	movs	r0, r5
   1b914:	4798      	blx	r3
   1b916:	2800      	cmp	r0, #0
   1b918:	db44      	blt.n	1b9a4 <_fclose_r+0xc4>
   1b91a:	89a3      	ldrh	r3, [r4, #12]
   1b91c:	061b      	lsls	r3, r3, #24
   1b91e:	d42a      	bmi.n	1b976 <_fclose_r+0x96>
   1b920:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1b922:	2900      	cmp	r1, #0
   1b924:	d008      	beq.n	1b938 <_fclose_r+0x58>
   1b926:	0023      	movs	r3, r4
   1b928:	3340      	adds	r3, #64	; 0x40
   1b92a:	4299      	cmp	r1, r3
   1b92c:	d002      	beq.n	1b934 <_fclose_r+0x54>
   1b92e:	0028      	movs	r0, r5
   1b930:	f7fe fd86 	bl	1a440 <_free_r>
   1b934:	2300      	movs	r3, #0
   1b936:	6323      	str	r3, [r4, #48]	; 0x30
   1b938:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1b93a:	2900      	cmp	r1, #0
   1b93c:	d004      	beq.n	1b948 <_fclose_r+0x68>
   1b93e:	0028      	movs	r0, r5
   1b940:	f7fe fd7e 	bl	1a440 <_free_r>
   1b944:	2300      	movs	r3, #0
   1b946:	6463      	str	r3, [r4, #68]	; 0x44
   1b948:	f7fe fd00 	bl	1a34c <__sfp_lock_acquire>
   1b94c:	2300      	movs	r3, #0
   1b94e:	81a3      	strh	r3, [r4, #12]
   1b950:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1b952:	07db      	lsls	r3, r3, #31
   1b954:	d514      	bpl.n	1b980 <_fclose_r+0xa0>
   1b956:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1b958:	f7ff f808 	bl	1a96c <__retarget_lock_close_recursive>
   1b95c:	f7fe fcfe 	bl	1a35c <__sfp_lock_release>
   1b960:	e004      	b.n	1b96c <_fclose_r+0x8c>
   1b962:	220c      	movs	r2, #12
   1b964:	5ea3      	ldrsh	r3, [r4, r2]
   1b966:	2b00      	cmp	r3, #0
   1b968:	d1ca      	bne.n	1b900 <_fclose_r+0x20>
   1b96a:	2600      	movs	r6, #0
   1b96c:	0030      	movs	r0, r6
   1b96e:	bd70      	pop	{r4, r5, r6, pc}
   1b970:	f7fe fcbc 	bl	1a2ec <__sinit>
   1b974:	e7bd      	b.n	1b8f2 <_fclose_r+0x12>
   1b976:	6921      	ldr	r1, [r4, #16]
   1b978:	0028      	movs	r0, r5
   1b97a:	f7fe fd61 	bl	1a440 <_free_r>
   1b97e:	e7cf      	b.n	1b920 <_fclose_r+0x40>
   1b980:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1b982:	f7fe fff7 	bl	1a974 <__retarget_lock_release_recursive>
   1b986:	e7e6      	b.n	1b956 <_fclose_r+0x76>
   1b988:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1b98a:	f7fe fff1 	bl	1a970 <__retarget_lock_acquire_recursive>
   1b98e:	220c      	movs	r2, #12
   1b990:	5ea3      	ldrsh	r3, [r4, r2]
   1b992:	2b00      	cmp	r3, #0
   1b994:	d1b4      	bne.n	1b900 <_fclose_r+0x20>
   1b996:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1b998:	401e      	ands	r6, r3
   1b99a:	d1e6      	bne.n	1b96a <_fclose_r+0x8a>
   1b99c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1b99e:	f7fe ffe9 	bl	1a974 <__retarget_lock_release_recursive>
   1b9a2:	e7e3      	b.n	1b96c <_fclose_r+0x8c>
   1b9a4:	2601      	movs	r6, #1
   1b9a6:	4276      	negs	r6, r6
   1b9a8:	e7b7      	b.n	1b91a <_fclose_r+0x3a>
   1b9aa:	46c0      	nop			; (mov r8, r8)

0001b9ac <__fputwc>:
   1b9ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b9ae:	46ce      	mov	lr, r9
   1b9b0:	4647      	mov	r7, r8
   1b9b2:	b580      	push	{r7, lr}
   1b9b4:	b085      	sub	sp, #20
   1b9b6:	4680      	mov	r8, r0
   1b9b8:	4689      	mov	r9, r1
   1b9ba:	0014      	movs	r4, r2
   1b9bc:	f7f9 fe26 	bl	1560c <__locale_mb_cur_max>
   1b9c0:	2801      	cmp	r0, #1
   1b9c2:	d031      	beq.n	1ba28 <__fputwc+0x7c>
   1b9c4:	0023      	movs	r3, r4
   1b9c6:	af03      	add	r7, sp, #12
   1b9c8:	335c      	adds	r3, #92	; 0x5c
   1b9ca:	464a      	mov	r2, r9
   1b9cc:	0039      	movs	r1, r7
   1b9ce:	4640      	mov	r0, r8
   1b9d0:	f000 f912 	bl	1bbf8 <_wcrtomb_r>
   1b9d4:	0006      	movs	r6, r0
   1b9d6:	1c43      	adds	r3, r0, #1
   1b9d8:	d021      	beq.n	1ba1e <__fputwc+0x72>
   1b9da:	2800      	cmp	r0, #0
   1b9dc:	d030      	beq.n	1ba40 <__fputwc+0x94>
   1b9de:	7839      	ldrb	r1, [r7, #0]
   1b9e0:	2500      	movs	r5, #0
   1b9e2:	e007      	b.n	1b9f4 <__fputwc+0x48>
   1b9e4:	6823      	ldr	r3, [r4, #0]
   1b9e6:	1c5a      	adds	r2, r3, #1
   1b9e8:	6022      	str	r2, [r4, #0]
   1b9ea:	7019      	strb	r1, [r3, #0]
   1b9ec:	3501      	adds	r5, #1
   1b9ee:	42b5      	cmp	r5, r6
   1b9f0:	d226      	bcs.n	1ba40 <__fputwc+0x94>
   1b9f2:	5d79      	ldrb	r1, [r7, r5]
   1b9f4:	68a3      	ldr	r3, [r4, #8]
   1b9f6:	3b01      	subs	r3, #1
   1b9f8:	60a3      	str	r3, [r4, #8]
   1b9fa:	2b00      	cmp	r3, #0
   1b9fc:	daf2      	bge.n	1b9e4 <__fputwc+0x38>
   1b9fe:	69a2      	ldr	r2, [r4, #24]
   1ba00:	4293      	cmp	r3, r2
   1ba02:	db01      	blt.n	1ba08 <__fputwc+0x5c>
   1ba04:	290a      	cmp	r1, #10
   1ba06:	d1ed      	bne.n	1b9e4 <__fputwc+0x38>
   1ba08:	0022      	movs	r2, r4
   1ba0a:	4640      	mov	r0, r8
   1ba0c:	f000 f896 	bl	1bb3c <__swbuf_r>
   1ba10:	1c43      	adds	r3, r0, #1
   1ba12:	d1eb      	bne.n	1b9ec <__fputwc+0x40>
   1ba14:	b005      	add	sp, #20
   1ba16:	bc0c      	pop	{r2, r3}
   1ba18:	4690      	mov	r8, r2
   1ba1a:	4699      	mov	r9, r3
   1ba1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ba1e:	2240      	movs	r2, #64	; 0x40
   1ba20:	89a3      	ldrh	r3, [r4, #12]
   1ba22:	4313      	orrs	r3, r2
   1ba24:	81a3      	strh	r3, [r4, #12]
   1ba26:	e7f5      	b.n	1ba14 <__fputwc+0x68>
   1ba28:	464b      	mov	r3, r9
   1ba2a:	3b01      	subs	r3, #1
   1ba2c:	2bfe      	cmp	r3, #254	; 0xfe
   1ba2e:	d8c9      	bhi.n	1b9c4 <__fputwc+0x18>
   1ba30:	466a      	mov	r2, sp
   1ba32:	464b      	mov	r3, r9
   1ba34:	71d3      	strb	r3, [r2, #7]
   1ba36:	79d1      	ldrb	r1, [r2, #7]
   1ba38:	af03      	add	r7, sp, #12
   1ba3a:	7039      	strb	r1, [r7, #0]
   1ba3c:	2601      	movs	r6, #1
   1ba3e:	e7cf      	b.n	1b9e0 <__fputwc+0x34>
   1ba40:	4648      	mov	r0, r9
   1ba42:	e7e7      	b.n	1ba14 <__fputwc+0x68>

0001ba44 <_fputwc_r>:
   1ba44:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1ba46:	b570      	push	{r4, r5, r6, lr}
   1ba48:	0005      	movs	r5, r0
   1ba4a:	000e      	movs	r6, r1
   1ba4c:	0014      	movs	r4, r2
   1ba4e:	07db      	lsls	r3, r3, #31
   1ba50:	d41e      	bmi.n	1ba90 <_fputwc_r+0x4c>
   1ba52:	230c      	movs	r3, #12
   1ba54:	5ed2      	ldrsh	r2, [r2, r3]
   1ba56:	b291      	uxth	r1, r2
   1ba58:	058b      	lsls	r3, r1, #22
   1ba5a:	d516      	bpl.n	1ba8a <_fputwc_r+0x46>
   1ba5c:	2380      	movs	r3, #128	; 0x80
   1ba5e:	019b      	lsls	r3, r3, #6
   1ba60:	4219      	tst	r1, r3
   1ba62:	d104      	bne.n	1ba6e <_fputwc_r+0x2a>
   1ba64:	431a      	orrs	r2, r3
   1ba66:	81a2      	strh	r2, [r4, #12]
   1ba68:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1ba6a:	4313      	orrs	r3, r2
   1ba6c:	6663      	str	r3, [r4, #100]	; 0x64
   1ba6e:	0028      	movs	r0, r5
   1ba70:	0022      	movs	r2, r4
   1ba72:	0031      	movs	r1, r6
   1ba74:	f7ff ff9a 	bl	1b9ac <__fputwc>
   1ba78:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1ba7a:	0005      	movs	r5, r0
   1ba7c:	07db      	lsls	r3, r3, #31
   1ba7e:	d402      	bmi.n	1ba86 <_fputwc_r+0x42>
   1ba80:	89a3      	ldrh	r3, [r4, #12]
   1ba82:	059b      	lsls	r3, r3, #22
   1ba84:	d508      	bpl.n	1ba98 <_fputwc_r+0x54>
   1ba86:	0028      	movs	r0, r5
   1ba88:	bd70      	pop	{r4, r5, r6, pc}
   1ba8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1ba8c:	f7fe ff70 	bl	1a970 <__retarget_lock_acquire_recursive>
   1ba90:	230c      	movs	r3, #12
   1ba92:	5ee2      	ldrsh	r2, [r4, r3]
   1ba94:	b291      	uxth	r1, r2
   1ba96:	e7e1      	b.n	1ba5c <_fputwc_r+0x18>
   1ba98:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1ba9a:	f7fe ff6b 	bl	1a974 <__retarget_lock_release_recursive>
   1ba9e:	e7f2      	b.n	1ba86 <_fputwc_r+0x42>

0001baa0 <_fstat_r>:
   1baa0:	2300      	movs	r3, #0
   1baa2:	b570      	push	{r4, r5, r6, lr}
   1baa4:	4c07      	ldr	r4, [pc, #28]	; (1bac4 <_fstat_r+0x24>)
   1baa6:	0005      	movs	r5, r0
   1baa8:	0008      	movs	r0, r1
   1baaa:	0011      	movs	r1, r2
   1baac:	6023      	str	r3, [r4, #0]
   1baae:	f7e8 f940 	bl	3d32 <_fstat>
   1bab2:	1c43      	adds	r3, r0, #1
   1bab4:	d000      	beq.n	1bab8 <_fstat_r+0x18>
   1bab6:	bd70      	pop	{r4, r5, r6, pc}
   1bab8:	6823      	ldr	r3, [r4, #0]
   1baba:	2b00      	cmp	r3, #0
   1babc:	d0fb      	beq.n	1bab6 <_fstat_r+0x16>
   1babe:	602b      	str	r3, [r5, #0]
   1bac0:	e7f9      	b.n	1bab6 <_fstat_r+0x16>
   1bac2:	46c0      	nop			; (mov r8, r8)
   1bac4:	20001e84 	.word	0x20001e84

0001bac8 <_isatty_r>:
   1bac8:	2300      	movs	r3, #0
   1baca:	b570      	push	{r4, r5, r6, lr}
   1bacc:	4c06      	ldr	r4, [pc, #24]	; (1bae8 <_isatty_r+0x20>)
   1bace:	0005      	movs	r5, r0
   1bad0:	0008      	movs	r0, r1
   1bad2:	6023      	str	r3, [r4, #0]
   1bad4:	f7e8 f932 	bl	3d3c <_isatty>
   1bad8:	1c43      	adds	r3, r0, #1
   1bada:	d000      	beq.n	1bade <_isatty_r+0x16>
   1badc:	bd70      	pop	{r4, r5, r6, pc}
   1bade:	6823      	ldr	r3, [r4, #0]
   1bae0:	2b00      	cmp	r3, #0
   1bae2:	d0fb      	beq.n	1badc <_isatty_r+0x14>
   1bae4:	602b      	str	r3, [r5, #0]
   1bae6:	e7f9      	b.n	1badc <_isatty_r+0x14>
   1bae8:	20001e84 	.word	0x20001e84

0001baec <_lseek_r>:
   1baec:	b570      	push	{r4, r5, r6, lr}
   1baee:	0005      	movs	r5, r0
   1baf0:	0008      	movs	r0, r1
   1baf2:	0011      	movs	r1, r2
   1baf4:	2200      	movs	r2, #0
   1baf6:	4c06      	ldr	r4, [pc, #24]	; (1bb10 <_lseek_r+0x24>)
   1baf8:	6022      	str	r2, [r4, #0]
   1bafa:	001a      	movs	r2, r3
   1bafc:	f7e8 f920 	bl	3d40 <_lseek>
   1bb00:	1c43      	adds	r3, r0, #1
   1bb02:	d000      	beq.n	1bb06 <_lseek_r+0x1a>
   1bb04:	bd70      	pop	{r4, r5, r6, pc}
   1bb06:	6823      	ldr	r3, [r4, #0]
   1bb08:	2b00      	cmp	r3, #0
   1bb0a:	d0fb      	beq.n	1bb04 <_lseek_r+0x18>
   1bb0c:	602b      	str	r3, [r5, #0]
   1bb0e:	e7f9      	b.n	1bb04 <_lseek_r+0x18>
   1bb10:	20001e84 	.word	0x20001e84

0001bb14 <_read_r>:
   1bb14:	b570      	push	{r4, r5, r6, lr}
   1bb16:	0005      	movs	r5, r0
   1bb18:	0008      	movs	r0, r1
   1bb1a:	0011      	movs	r1, r2
   1bb1c:	2200      	movs	r2, #0
   1bb1e:	4c06      	ldr	r4, [pc, #24]	; (1bb38 <_read_r+0x24>)
   1bb20:	6022      	str	r2, [r4, #0]
   1bb22:	001a      	movs	r2, r3
   1bb24:	f7e8 f8a6 	bl	3c74 <_read>
   1bb28:	1c43      	adds	r3, r0, #1
   1bb2a:	d000      	beq.n	1bb2e <_read_r+0x1a>
   1bb2c:	bd70      	pop	{r4, r5, r6, pc}
   1bb2e:	6823      	ldr	r3, [r4, #0]
   1bb30:	2b00      	cmp	r3, #0
   1bb32:	d0fb      	beq.n	1bb2c <_read_r+0x18>
   1bb34:	602b      	str	r3, [r5, #0]
   1bb36:	e7f9      	b.n	1bb2c <_read_r+0x18>
   1bb38:	20001e84 	.word	0x20001e84

0001bb3c <__swbuf_r>:
   1bb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bb3e:	0006      	movs	r6, r0
   1bb40:	000d      	movs	r5, r1
   1bb42:	0014      	movs	r4, r2
   1bb44:	2800      	cmp	r0, #0
   1bb46:	d002      	beq.n	1bb4e <__swbuf_r+0x12>
   1bb48:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1bb4a:	2b00      	cmp	r3, #0
   1bb4c:	d04e      	beq.n	1bbec <__swbuf_r+0xb0>
   1bb4e:	69a3      	ldr	r3, [r4, #24]
   1bb50:	60a3      	str	r3, [r4, #8]
   1bb52:	230c      	movs	r3, #12
   1bb54:	5ee0      	ldrsh	r0, [r4, r3]
   1bb56:	b281      	uxth	r1, r0
   1bb58:	070b      	lsls	r3, r1, #28
   1bb5a:	d53c      	bpl.n	1bbd6 <__swbuf_r+0x9a>
   1bb5c:	6923      	ldr	r3, [r4, #16]
   1bb5e:	2b00      	cmp	r3, #0
   1bb60:	d039      	beq.n	1bbd6 <__swbuf_r+0x9a>
   1bb62:	22ff      	movs	r2, #255	; 0xff
   1bb64:	b2ef      	uxtb	r7, r5
   1bb66:	4015      	ands	r5, r2
   1bb68:	2280      	movs	r2, #128	; 0x80
   1bb6a:	0192      	lsls	r2, r2, #6
   1bb6c:	4211      	tst	r1, r2
   1bb6e:	d015      	beq.n	1bb9c <__swbuf_r+0x60>
   1bb70:	6822      	ldr	r2, [r4, #0]
   1bb72:	6961      	ldr	r1, [r4, #20]
   1bb74:	1ad3      	subs	r3, r2, r3
   1bb76:	428b      	cmp	r3, r1
   1bb78:	da1b      	bge.n	1bbb2 <__swbuf_r+0x76>
   1bb7a:	3301      	adds	r3, #1
   1bb7c:	68a1      	ldr	r1, [r4, #8]
   1bb7e:	3901      	subs	r1, #1
   1bb80:	60a1      	str	r1, [r4, #8]
   1bb82:	1c51      	adds	r1, r2, #1
   1bb84:	6021      	str	r1, [r4, #0]
   1bb86:	7017      	strb	r7, [r2, #0]
   1bb88:	6962      	ldr	r2, [r4, #20]
   1bb8a:	429a      	cmp	r2, r3
   1bb8c:	d01a      	beq.n	1bbc4 <__swbuf_r+0x88>
   1bb8e:	89a3      	ldrh	r3, [r4, #12]
   1bb90:	07db      	lsls	r3, r3, #31
   1bb92:	d501      	bpl.n	1bb98 <__swbuf_r+0x5c>
   1bb94:	2d0a      	cmp	r5, #10
   1bb96:	d015      	beq.n	1bbc4 <__swbuf_r+0x88>
   1bb98:	0028      	movs	r0, r5
   1bb9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bb9c:	4302      	orrs	r2, r0
   1bb9e:	6e61      	ldr	r1, [r4, #100]	; 0x64
   1bba0:	81a2      	strh	r2, [r4, #12]
   1bba2:	4a14      	ldr	r2, [pc, #80]	; (1bbf4 <__swbuf_r+0xb8>)
   1bba4:	400a      	ands	r2, r1
   1bba6:	6662      	str	r2, [r4, #100]	; 0x64
   1bba8:	6961      	ldr	r1, [r4, #20]
   1bbaa:	6822      	ldr	r2, [r4, #0]
   1bbac:	1ad3      	subs	r3, r2, r3
   1bbae:	428b      	cmp	r3, r1
   1bbb0:	dbe3      	blt.n	1bb7a <__swbuf_r+0x3e>
   1bbb2:	0021      	movs	r1, r4
   1bbb4:	0030      	movs	r0, r6
   1bbb6:	f7fe fb3f 	bl	1a238 <_fflush_r>
   1bbba:	2800      	cmp	r0, #0
   1bbbc:	d108      	bne.n	1bbd0 <__swbuf_r+0x94>
   1bbbe:	6822      	ldr	r2, [r4, #0]
   1bbc0:	2301      	movs	r3, #1
   1bbc2:	e7db      	b.n	1bb7c <__swbuf_r+0x40>
   1bbc4:	0021      	movs	r1, r4
   1bbc6:	0030      	movs	r0, r6
   1bbc8:	f7fe fb36 	bl	1a238 <_fflush_r>
   1bbcc:	2800      	cmp	r0, #0
   1bbce:	d0e3      	beq.n	1bb98 <__swbuf_r+0x5c>
   1bbd0:	2501      	movs	r5, #1
   1bbd2:	426d      	negs	r5, r5
   1bbd4:	e7e0      	b.n	1bb98 <__swbuf_r+0x5c>
   1bbd6:	0021      	movs	r1, r4
   1bbd8:	0030      	movs	r0, r6
   1bbda:	f7fd f999 	bl	18f10 <__swsetup_r>
   1bbde:	2800      	cmp	r0, #0
   1bbe0:	d1f6      	bne.n	1bbd0 <__swbuf_r+0x94>
   1bbe2:	230c      	movs	r3, #12
   1bbe4:	5ee0      	ldrsh	r0, [r4, r3]
   1bbe6:	6923      	ldr	r3, [r4, #16]
   1bbe8:	b281      	uxth	r1, r0
   1bbea:	e7ba      	b.n	1bb62 <__swbuf_r+0x26>
   1bbec:	f7fe fb7e 	bl	1a2ec <__sinit>
   1bbf0:	e7ad      	b.n	1bb4e <__swbuf_r+0x12>
   1bbf2:	46c0      	nop			; (mov r8, r8)
   1bbf4:	ffffdfff 	.word	0xffffdfff

0001bbf8 <_wcrtomb_r>:
   1bbf8:	b570      	push	{r4, r5, r6, lr}
   1bbfa:	001d      	movs	r5, r3
   1bbfc:	4b11      	ldr	r3, [pc, #68]	; (1bc44 <_wcrtomb_r+0x4c>)
   1bbfe:	b084      	sub	sp, #16
   1bc00:	681b      	ldr	r3, [r3, #0]
   1bc02:	0004      	movs	r4, r0
   1bc04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1bc06:	2900      	cmp	r1, #0
   1bc08:	d00e      	beq.n	1bc28 <_wcrtomb_r+0x30>
   1bc0a:	2b00      	cmp	r3, #0
   1bc0c:	d016      	beq.n	1bc3c <_wcrtomb_r+0x44>
   1bc0e:	20e0      	movs	r0, #224	; 0xe0
   1bc10:	581e      	ldr	r6, [r3, r0]
   1bc12:	002b      	movs	r3, r5
   1bc14:	0020      	movs	r0, r4
   1bc16:	47b0      	blx	r6
   1bc18:	1c43      	adds	r3, r0, #1
   1bc1a:	d103      	bne.n	1bc24 <_wcrtomb_r+0x2c>
   1bc1c:	2300      	movs	r3, #0
   1bc1e:	602b      	str	r3, [r5, #0]
   1bc20:	338a      	adds	r3, #138	; 0x8a
   1bc22:	6023      	str	r3, [r4, #0]
   1bc24:	b004      	add	sp, #16
   1bc26:	bd70      	pop	{r4, r5, r6, pc}
   1bc28:	2b00      	cmp	r3, #0
   1bc2a:	d009      	beq.n	1bc40 <_wcrtomb_r+0x48>
   1bc2c:	22e0      	movs	r2, #224	; 0xe0
   1bc2e:	a901      	add	r1, sp, #4
   1bc30:	589e      	ldr	r6, [r3, r2]
   1bc32:	0020      	movs	r0, r4
   1bc34:	002b      	movs	r3, r5
   1bc36:	2200      	movs	r2, #0
   1bc38:	47b0      	blx	r6
   1bc3a:	e7ed      	b.n	1bc18 <_wcrtomb_r+0x20>
   1bc3c:	4b02      	ldr	r3, [pc, #8]	; (1bc48 <_wcrtomb_r+0x50>)
   1bc3e:	e7e6      	b.n	1bc0e <_wcrtomb_r+0x16>
   1bc40:	4b01      	ldr	r3, [pc, #4]	; (1bc48 <_wcrtomb_r+0x50>)
   1bc42:	e7f3      	b.n	1bc2c <_wcrtomb_r+0x34>
   1bc44:	20000044 	.word	0x20000044
   1bc48:	20000470 	.word	0x20000470

0001bc4c <__aeabi_dcmpun>:
   1bc4c:	b570      	push	{r4, r5, r6, lr}
   1bc4e:	4e0e      	ldr	r6, [pc, #56]	; (1bc88 <__aeabi_dcmpun+0x3c>)
   1bc50:	030d      	lsls	r5, r1, #12
   1bc52:	031c      	lsls	r4, r3, #12
   1bc54:	0049      	lsls	r1, r1, #1
   1bc56:	005b      	lsls	r3, r3, #1
   1bc58:	0b2d      	lsrs	r5, r5, #12
   1bc5a:	0d49      	lsrs	r1, r1, #21
   1bc5c:	0b24      	lsrs	r4, r4, #12
   1bc5e:	0d5b      	lsrs	r3, r3, #21
   1bc60:	42b1      	cmp	r1, r6
   1bc62:	d004      	beq.n	1bc6e <__aeabi_dcmpun+0x22>
   1bc64:	4908      	ldr	r1, [pc, #32]	; (1bc88 <__aeabi_dcmpun+0x3c>)
   1bc66:	2000      	movs	r0, #0
   1bc68:	428b      	cmp	r3, r1
   1bc6a:	d008      	beq.n	1bc7e <__aeabi_dcmpun+0x32>
   1bc6c:	bd70      	pop	{r4, r5, r6, pc}
   1bc6e:	4305      	orrs	r5, r0
   1bc70:	2001      	movs	r0, #1
   1bc72:	2d00      	cmp	r5, #0
   1bc74:	d1fa      	bne.n	1bc6c <__aeabi_dcmpun+0x20>
   1bc76:	4904      	ldr	r1, [pc, #16]	; (1bc88 <__aeabi_dcmpun+0x3c>)
   1bc78:	2000      	movs	r0, #0
   1bc7a:	428b      	cmp	r3, r1
   1bc7c:	d1f6      	bne.n	1bc6c <__aeabi_dcmpun+0x20>
   1bc7e:	4314      	orrs	r4, r2
   1bc80:	0020      	movs	r0, r4
   1bc82:	1e44      	subs	r4, r0, #1
   1bc84:	41a0      	sbcs	r0, r4
   1bc86:	e7f1      	b.n	1bc6c <__aeabi_dcmpun+0x20>
   1bc88:	000007ff 	.word	0x000007ff

0001bc8c <_tcc_intflag>:
   1bc8c:	00000001 00000002 00000004 00000008     ................
   1bc9c:	00001000 00002000 00004000 00008000     ..... ...@......
   1bcac:	00010000 00020000 00040000 00080000     ................
   1bcbc:	00000548 00000480 00000488 00000490     H...............
   1bccc:	00000498 000004a0 000004a8 000004b0     ................
   1bcdc:	00000434 000004b8 000004c0 000004c8     4...............
   1bcec:	000004d0 000004d8 000004e0 000004e8     ................
   1bcfc:	000004f0 000004f8 00000500 00000508     ................
   1bd0c:	00000510 00000518 00000548 00000520     ........H... ...
   1bd1c:	00000528 00000530 00000538 00000548     (...0...8...H...
   1bd2c:	00000548 00000548 00000540 0000057a     H...H...@...z...
   1bd3c:	00000582 0000058a 00000592 0000059a     ................
   1bd4c:	000005aa 000005b2 000005ba 0000055e     ............^...
   1bd5c:	000005c2 000005ca 000005d2 000005da     ................
   1bd6c:	000005e2 000005ea 000005f2 000005fa     ................
   1bd7c:	00000602 0000060a 00000612 0000061a     ................
   1bd8c:	00000622 00000652 0000062a 00000632     "...R...*...2...
   1bd9c:	0000063a 00000642 000005a2 00000652     :...B.......R...
   1bdac:	00000652 0000064a 6c730a0d 5f706565     R...J.....sleep_
   1bdbc:	25206b6f 6d20646c 000a0d73 6f430a0d     ok %ld ms.....Co
   1bdcc:	65746e75 61762072 2065756c 00756c25     unter value %lu.
   1bddc:	2f756c25 66312e25 2e252f43 00466631     %lu/%.1fC/%.1fF.
   1bdec:	61500a0d 616f6c79 6f742064 61727420     ..Payload to tra
   1bdfc:	696d736e 25203a74 000a0d73 202a2a2a     nsmit: %s...*** 
   1be0c:	65636552 64657669 204c4420 61746144     Received DL Data
   1be1c:	2a2a2a20 00000d0a 6172460a 5220656d      ***.....Frame R
   1be2c:	69656365 20646576 70207461 2074726f     eceived at port 
   1be3c:	0d0a6425 00000000 6172460a 4c20656d     %d.......Frame L
   1be4c:	74676e65 202d2068 0d0a6425 00000000     ength - %d......
   1be5c:	7961500a 64616f6c 0000203a 00783025     .Payload: ..%0x.
   1be6c:	2a2a0a0d 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1be7c:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1be8c:	65636552 64657669 4b434120 726f6620     Received ACK for
   1be9c:	6e6f4320 6d726966 64206465 0d617461      Confirmed data.
   1beac:	00000000 41520d0a 5f4f4944 445f4f4e     ......RADIO_NO_D
   1bebc:	20415441 00000d0a 41520d0a 5f4f4944     ATA ......RADIO_
   1becc:	41544144 5a49535f 0d0a2045 00000000     DATA_SIZE ......
   1bedc:	41520d0a 5f4f4944 41564e49 5f44494c     ..RADIO_INVALID_
   1beec:	20514552 00000d0a 41520d0a 5f4f4944     REQ ......RADIO_
   1befc:	59535542 000d0a20 41520d0a 5f4f4944     BUSY .....RADIO_
   1bf0c:	5f54554f 525f464f 45474e41 000d0a20     OUT_OF_RANGE ...
   1bf1c:	41520d0a 5f4f4944 55534e55 524f5050     ..RADIO_UNSUPPOR
   1bf2c:	5f444554 52545441 000d0a20 41520d0a     TED_ATTR .....RA
   1bf3c:	5f4f4944 4e414843 5f4c454e 59535542     DIO_CHANNEL_BUSY
   1bf4c:	000d0a20 574e0d0a 4f4e5f4b 4f4a5f54      .....NWK_NOT_JO
   1bf5c:	44454e49 000d0a20 4e490d0a 494c4156     INED .....INVALI
   1bf6c:	41505f44 454d4152 20524554 00000d0a     D_PARAMETER ....
   1bf7c:	454b0d0a 4e5f5359 495f544f 4954494e     ..KEYS_NOT_INITI
   1bf8c:	5a494c41 0a204445 0000000d 49530d0a     ALIZED .......SI
   1bf9c:	544e454c 4d4d495f 41494445 594c4554     LENT_IMMEDIATELY
   1bfac:	5443415f 0a455649 0000000d 43460d0a     _ACTIVE.......FC
   1bfbc:	5f52544e 4f525245 45525f52 4e494f4a     NTR_ERROR_REJOIN
   1bfcc:	45454e5f 20444544 00000d0a 4e490d0a     _NEEDED ......IN
   1bfdc:	494c4156 55425f44 52454646 4e454c5f     VALID_BUFFER_LEN
   1bfec:	20485447 00000d0a 414d0d0a 41505f43     GTH ......MAC_PA
   1bffc:	44455355 0d0a2020 00000000 4f4e0d0a     USED  ........NO
   1c00c:	4148435f 4c454e4e 4f465f53 20444e55     _CHANNELS_FOUND 
   1c01c:	00000d0a 55420d0a 0d0a5953 00000000     ......BUSY......
   1c02c:	4f4e0d0a 4b43415f 000d0a20 4c410d0a     ..NO_ACK .....AL
   1c03c:	44414552 4f4a2059 4e494e49 53492047     READY JOINING IS
   1c04c:	204e4920 474f5250 53534552 000d0a20      IN PROGRESS ...
   1c05c:	45520d0a 52554f53 555f4543 4156414e     ..RESOURCE_UNAVA
   1c06c:	42414c49 0a20454c 0000000d 4e490d0a     ILABLE .......IN
   1c07c:	494c4156 45525f44 53455551 0d0a2054     VALID_REQUEST ..
   1c08c:	00000000 43460d0a 5f52544e 4f525245     ......FCNTR_ERRO
   1c09c:	0d0a2052 00000000 494d0d0a 52455f43     R ........MIC_ER
   1c0ac:	20524f52 00000d0a 4e490d0a 494c4156     ROR ......INVALI
   1c0bc:	544d5f44 20455059 00000d0a 434d0d0a     D_MTYPE ......MC
   1c0cc:	5f545341 5f524448 41564e49 2044494c     AST_HDR_INVALID 
   1c0dc:	00000d0a 4e490d0a 494c4156 41505f44     ......INVALID_PA
   1c0ec:	54454b43 000d0a20 4e4b4e55 204e574f     CKET ...UNKNOWN 
   1c0fc:	4f525245 000d0a52 6e617254 73696d73     ERROR...Transmis
   1c10c:	6e6f6973 63755320 73736563 0000000d     sion Success....
   1c11c:	2078540a 656d6954 0a74756f 0000000d     .Tx Timeout.....
   1c12c:	4e550d0a 574f4e4b 5245204e 0a524f52     ..UNKNOWN ERROR.
   1c13c:	0000000d 2a2a0d0a 2a2a2a2a 2a2a2a2a     ......**********
   1c14c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1c15c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1c16c:	2a2a2a2a 0a2a2a2a 0000000d 6e696f4a     *******.....Join
   1c17c:	63755320 73736563 216c7566 0000000d      Successful!....
   1c18c:	46206f4e 20656572 6e616843 206c656e     No Free Channel 
   1c19c:	6e756f66 00000d64 2043494d 6f727245     found...MIC Erro
   1c1ac:	00000d72 6e617254 73696d73 6e6f6973     r...Transmission
   1c1bc:	6d695420 74756f65 0000000d 6e696f4a      Timeout....Join
   1c1cc:	6e654420 0d646569 00000000 20797254      Denied.....Try 
   1c1dc:	6a206f74 206e696f 69616761 2e2e206e     to join again ..
   1c1ec:	00000d2e 2a2a2a2a 2a2a2a2a 2a2a2a2a     ....************
   1c1fc:	412a2a2a 696c7070 69746163 43206e6f     ***Application C
   1c20c:	69666e6f 61727567 6e6f6974 2a2a2a2a     onfiguration****
   1c21c:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1c22c:	204d5349 646e6142 5349203a 414e5f4d     ISM Band: ISM_NA
   1c23c:	0d353139 00000000 20627553 646e6142     915.....Sub Band
   1c24c:	6425203a 00000a0d 204d5349 646e6142     : %d....ISM Band
   1c25c:	5349203a 55455f4d 0d383638 00000000     : ISM_EU868.....
   1c26c:	61746144 74615220 25203a65 000a0d64     Data Rate: %d...
   1c27c:	45766544 203a6975 00000000 45707041     DevEui: ....AppE
   1c28c:	203a6975 00000000 4b707041 203a7965     ui: ....AppKey: 
   1c29c:	00000000 54766544 3a657079 00000020     ....DevType: ...
   1c2ac:	53414c43 0d412053 00000000 53414c43     CLASS A.....CLAS
   1c2bc:	0d432053 00000000 2d2d0a0d 5441202d     S C.......--- AT
   1c2cc:	524d4153 4c5f3433 5741524f 505f4e41     SAMR34_LORAWAN_P
   1c2dc:	45534c55 554f435f 5245544e 2d2d2d20     ULSE_COUNTER ---
   1c2ec:	0000000d 2a2a0a0d 2a2a2a2a 2a2a2a2a     ......**********
   1c2fc:	2a2a2a2a 7665442a 20656369 69746341     *****Device Acti
   1c30c:	69746176 2a2a6e6f 2a2a2a2a 2a2a2a2a     vation**********
   1c31c:	2a2a2a2a 00000d2a 6e696f4a 71655220     *****...Join Req
   1c32c:	74736575 6e657320 6f742074 65687420     uest sent to the
   1c33c:	74656e20 6b726f77 72657320 2e726576      network server.
   1c34c:	000d2e2e 696c7055 6d206b6e 61737365     ....Uplink messa
   1c35c:	73206567 0d746e65 00000000 78323025     ge sent.....%02x
   1c36c:	00000000 00001108 00001352 00001352     ........R...R...
   1c37c:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c38c:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c39c:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c3ac:	00001352 000010f0 00001352 00001352     R.......R...R...
   1c3bc:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c3cc:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c3dc:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c3ec:	00001352 00001100 00001352 00001352     R.......R...R...
   1c3fc:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c40c:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c41c:	00001352 00001352 00001352 00001352     R...R...R...R...
   1c42c:	00001352 000010f8 00001110 000010d8     R...............
   1c43c:	000010e8 000010e0 0000ffff 0000ffff     ................
   1c44c:	00000004 00000005 00000006 00000007     ................
   1c45c:	00000020 0000ffff 00000022 00000023      ......."...#...
   1c46c:	0000ffff 0000ffff 0000ffff 0000ffff     ................
   1c47c:	00000008 00000009 0000000a 0000000b     ................
   1c48c:	0000ffff 0000ffff 0000ffff 0000ffff     ................
   1c49c:	00001914 00001914 000018e2 00001914     ................
   1c4ac:	000018e2 000018c8 000018c8 00001914     ................
   1c4bc:	00001914 00001914 00001914 00001914     ................
   1c4cc:	00001914 00001914 00001914 00001914     ................
   1c4dc:	00001914 00001914 00001914 00001914     ................
   1c4ec:	00001914 00001914 00001914 00001914     ................
   1c4fc:	00001914 00001914 000018e2 00001914     ................
   1c50c:	000018e2 00001914 00001914 00001914     ................
   1c51c:	00001914 00001914 00001914 00001914     ................
   1c52c:	00001914 00001914 00001914 00001914     ................
   1c53c:	00001914 00001914 00001914 00001914     ................
   1c54c:	00001914 00001914 00001914 00001914     ................
   1c55c:	00001914 00001914 00001914 00001914     ................
   1c56c:	00001914 00001914 00001914 00001914     ................
   1c57c:	00001914 00001914 00001914 00001914     ................
   1c58c:	00001914 00001914 00001914 00001914     ................
   1c59c:	000018e2 000018e2 000018ea 000018ea     ................
   1c5ac:	000018ea 000018ea 42000000 42000400     ...........B...B
   1c5bc:	42000800 42000c00 42001000 43000400     ...B...B...B...C
   1c5cc:	00002dae 00002daa 00002daa 00002e10     .-...-...-......
   1c5dc:	00002e10 00002dc4 00002db4 00002dca     .....-...-...-..
   1c5ec:	00002dfe 00002fb4 00002f94 00002f94     .-.../.../.../..
   1c5fc:	0000302e 00002fa6 00002fc2 00002f98     .0.../.../.../..
   1c60c:	00002fd0 00003012 0000306c 000030ae     ./...0..l0...0..
   1c61c:	000030ae 000030ae 0000305e 0000307a     .0...0..^0..z0..
   1c62c:	00003050 00003088 0000309e 000030e8     P0...0...0...0..
   1c63c:	000030d0 000030d0 00003128 000030de     .0...0..(1...0..
   1c64c:	000030f2 000030d4 000030fc 00003114     .0...0...0...1..
   1c65c:	000038d6 000039cc 000039d6 000039e0     .8...9...9...9..
   1c66c:	000039ea 00003a1c 00003a26 00003a30     .9...:..&:..0:..
   1c67c:	00003a3a 00003a44 42002000 42002400     ::..D:... .B.$.B
   1c68c:	42002800 42002c00 43000800 00000002     .(.B.,.B...C....
   1c69c:	00000100 00000002 00000200 00000002     ................
   1c6ac:	00000400 00000002 00000800 00000003     ................
   1c6bc:	00000004                                ....

0001c6c0 <AdvChannels923>:
   1c6c0:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1c6d0:	3709f740 ff100100                       @..7....

0001c6d8 <DefaultChannels923>:
   1c6d8:	50015001                                .P.P

0001c6dc <DefaultDrParamsAS>:
   1c6dc:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1c6ec:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1c6fc:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1c70c:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001c71c <SubBandDutyCycle923>:
   1c71c:	00000064                                d...

0001c720 <SubBandParams923>:
   1c720:	35c36d80 37502800 00000000              .m.5.(P7....

0001c72c <pds_reg_as_item_list>:
   1c72c:	200013d3 00200004 200013f3 25c00104     ... .. .... ...%
   1c73c:	2000137e ea010204                       ~.. ....

0001c744 <DefaultChannels915AU>:
   1c744:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c754:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c764:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c774:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c784:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c794:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c7a4:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c7b4:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1c7c4:	66016601 66016601 66016601 66016601     .f.f.f.f.f.f.f.f

0001c7d4 <DefaultDrParamsAU>:
   1c7d4:	00330008 01070cdf 0033000b 01070bce     ..3.......3.....
   1c7e4:	00330012 01070ac6 0073001c 010709c2     ..3.......s.....
   1c7f4:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1c804:	00f2003d 010908be 00000000 010a0000     =...............
   1c814:	00350007 01090c0c 00810005 01090b06     ..5.............
   1c824:	00f20007 01090a01 00f2000c 010909fe     ................
   1c834:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001c844 <pds_reg_au_item_list>:
   1c844:	20001403 00900008 200014a7 95010108     ... ....... ....

0001c854 <AdvChannels433>:
   1c854:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   1c864:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   1c874:	ff0c0101                                ....

0001c878 <AdvChannels868>:
   1c878:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   1c888:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   1c898:	ff100101                                ....

0001c89c <DefaultChannels433>:
   1c89c:	50015001 00005001                       .P.P.P..

0001c8a4 <DefaultChannels868>:
   1c8a4:	50015001 00005001                       .P.P.P..

0001c8ac <DefaultDrparamsEU>:
   1c8ac:	00330008 01070cdf 0033000b 01070bd3     ..3.......3.....
   1c8bc:	00330017 01070acc 0073001c 010709c2     ..3.......s.....
   1c8cc:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1c8dc:	00f2003c 010807f1 00f20064 000a00ce     <.......d.......

0001c8ec <SubBandDutyCycle868>:
   1c8ec:	006403e8 03e80064 0064000a              ..d.d.....d.

0001c8f8 <SubBandParams433>:
   1c8f8:	19cf0e40 19ea8580 00000000              @...........

0001c904 <SubBandParams868>:
   1c904:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   1c914:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   1c924:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   1c934:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   1c944:	33db2580 00000000                       .%.3....

0001c94c <pds_reg_eu868_fid1_item_list>:
   1c94c:	200013d3 00200003                       ... .. .

0001c954 <pds_reg_eu868_fid2_item_list>:
   1c954:	200013f3 00c0000b                       ... ....

0001c95c <AdvChannels865>:
   1c95c:	338fce64 338fce64 ff1e0100 3394fe84     d..3d..3.......3
   1c96c:	3394fe84 ff1e0100 339de1e8 339de1e8     ...3.......3...3
   1c97c:	ff1e0100                                ....

0001c980 <DefaultChannels865>:
   1c980:	50015001 00005001                       .P.P.P..

0001c988 <DefaultDrParamsIN>:
   1c988:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1c998:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1c9a8:	00f20031 010708be 00f20053 010707bc     1.......S.......
   1c9b8:	00000000 010a0000 00f20008 000a00fe     ................

0001c9c8 <pds_reg_ind_item_list>:
   1c9c8:	200013d3 00200006 200013f3 25c00106     ... .. .... ...%

0001c9d8 <AdvChannels923JP>:
   1c9d8:	3706ea00 3706ea00 ff100101 3709f740     ...7...7....@..7
   1c9e8:	3709f740 ff100101                       @..7....

0001c9f0 <DefaultChannels923JP>:
   1c9f0:	50015001                                .P.P

0001c9f4 <DefaultDrParamsJP>:
   1c9f4:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1ca04:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1ca14:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1ca24:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001ca34 <SubBandDutyCycleJP923>:
   1ca34:	000a0064                                d...

0001ca38 <SubBandParamsJP923>:
   1ca38:	36d61600 36f7a7c0 00000000 36fab500     ...6...6.......6
   1ca48:	37502800 00000000                       .(P7....

0001ca50 <pds_reg_jpn_fid1_item_list>:
   1ca50:	200013d3 00200007 200013f3 25c00107     ... .. .... ...%

0001ca60 <AdvChannels920KR>:
   1ca60:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   1ca70:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   1ca80:	ff0e0100                                ....

0001ca84 <DefaultChannels920KR>:
   1ca84:	50015001 00005001                       .P.P.P..

0001ca8c <DefaultDrParamsKR>:
   1ca8c:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1ca9c:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1caac:	00f20031 010708be 00f20053 010707bc     1.......S.......

0001cabc <pds_reg_kr_fid1_item_list>:
   1cabc:	200013d3 00200005 200013f3 25c00105     ... .. .... ...%

0001cacc <DefaultChannels915>:
   1cacc:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cadc:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1caec:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cafc:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cb0c:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cb1c:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cb2c:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cb3c:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1cb4c:	44014401 44014401 44014401 44014401     .D.D.D.D.D.D.D.D

0001cb5c <DefaultDrParamsNA>:
   1cb5c:	000b0012 01070ac6 00350005 01070906     ..........5.....
   1cb6c:	007d0007 01070801 00f2000c 010707fe     ..}.............
   1cb7c:	00f20016 010908fc 00000000 010a0000     ................
   1cb8c:	00000000 010a0000 00000000 010a0000     ................
   1cb9c:	00350023 01090cd5 00810007 01090b06     #.5.............
   1cbac:	00f20007 01090a01 00f2000c 010909fe     ................
   1cbbc:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001cbcc <pds_reg_na_item_list>:
   1cbcc:	20001403 00900002 200014a7 95010102     ... ....... ....
   1cbdc:	000068d0 000068d0 000068d0 000068d0     .h...h...h...h..
   1cbec:	00006936 0000699c 0000694e 00006936     6i...i..Ni..6i..

0001cbfc <taskHandlers>:
   1cbfc:	0000b1bd 000112f9 0001090d 0000a4d1     ................
   1cc0c:	00000c99                                ....

0001cc10 <tc_interrupt_vectors.13496>:
   1cc10:	14131211 00008015                       ........

0001cc18 <CSWTCH.144>:
   1cc18:	00000000 40fe8480 00000000 410e8480     .......@.......A
   1cc28:	00000000 411e8480                       .......A

0001cc30 <FskSyncWordBuff>:
   1cc30:	01c194c1                                         ...

0001cc33 <macEndDevCmdReplyLen>:
   1cc33:	02010201 01010203 01000002              ............

0001cc3f <maxEIRPTable>:
   1cc3f:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
	...

0001cc50 <pds_mac_fid1_item_list>:
   1cc50:	20001af2 00010000 20001af0 06010100     ... ....... ....
   1cc60:	20001a84 0c040200 20001af3 15010300     ... ....... ....
   1cc70:	20001af4 1b040400 20001b44 24040500     ... ....D.. ...$
   1cc80:	20001b20 2d040600 20001b34 36100700      .. ...-4.. ...6
   1cc90:	20001b24 4b100800 20001b0e 60040900     $.. ...K... ...`
   1cca0:	20001add 69010b00 20001a8c 6f010a00     ... ...i... ...o
   1ccb0:	20001ac4 75020c00 20001ac6 7c020d00     ... ...u... ...|
   1ccc0:	20001ac8 83020e00 20001aca 8a020f00     ... ....... ....
   1ccd0:	20001acc 91021000 20001ace 98021100     ... ....... ....
   1cce0:	20001ad0 9f011200 20001ad1 a5011300     ... ....... ....
   1ccf0:	20001ad6 b1011500 20001ad5 ab011400     ... ....... ....
   1cd00:	20001a7c b7041600                       |.. ....

0001cd08 <pds_mac_fid2_item_list>:
   1cd08:	20001a66 00050001 20001aea 0a010101     f.. ....... ....
   1cd18:	200019fc 10010201 200019fd 16040301     ... ....... ....
   1cd28:	20001a01 1f100401 20001a11 34100501     ... ....... ...4
   1cd38:	20001a41 49100601 20001a51 5e080701     A.. ...IQ.. ...^
   1cd48:	20001a59 6b080801 20001ad2 78020901     Y.. ...k... ...x
   1cd58:	20001a80 7f040a01 20001a78 88040b01     ... ....x.. ....
   1cd68:	20001adb 91010c01 20001c1c 97010d01     ... ....... ....
   1cd78:	20001c1d 9d010e01                       ... ....

0001cd80 <lorawanHandlers>:
   1cd80:	000107bd 000106d1 00010895 000000fd     ................

0001cd90 <radioTaskHandlers>:
   1cd90:	00011ec9 00011fc9 00011d0d 00011591     ................
   1cda0:	000122f1 00012f70 00012f40 00012f52     ."..p/..@/..R/..
   1cdb0:	00012e94 00012f52 00012f36 00012f52     ....R/..6/..R/..
   1cdc0:	00012e94 00012f40 00012f40 00012f36     ....@/..@/..6/..
   1cdd0:	00012e94 00012e9c 00012e9c 00012e9c     ................
   1cde0:	00012f58 00012f40 00012f40 00012f14     X/..@/..@/.../..
   1cdf0:	00012ff8 00012f14 00012f36 00012f14     ./.../..6/.../..
   1ce00:	00012ff8 00012f40 00012f40 00012f36     ./..@/..@/..6/..
   1ce10:	00012ff8 00012e9c 00012e9c 00012e9c     ./..............
   1ce20:	00013002 000132f0 00013240 00013240     .0...2..@2..@2..
   1ce30:	0001323e 000132e2 000132e2 000132d8     >2...2...2...2..
   1ce40:	0001323e 000132e2 000132d8 000132e2     >2...2...2...2..
   1ce50:	0001323e 000132e8 000132e8 000132e8     >2...2...2...2..
   1ce60:	00013378 000140c0 000140a2 0001405c     x3...@...@..\@..
   1ce70:	00013f7a 0001405c 00014094 0001405c     z?..\@...@..\@..
   1ce80:	00013f7a 000140a2 000140a2 00014094     z?...@...@...@..
   1ce90:	00013f7a 00013f72 00013f72 00013f72     z?..r?..r?..r?..
   1cea0:	000142d8 00014920 000147e0 000147e0     .B.. I...G...G..
   1ceb0:	000147dc 000148f8 000148f8 000148ea     .G...H...H...H..
   1cec0:	000147dc 000148f8 000148ea 000148f8     .G...H...H...H..
   1ced0:	000147dc 00014900 00014900 00014900     .G...I...I...I..
   1cee0:	00014b04                                .K..

0001cee4 <_global_impure_ptr>:
   1cee4:	20000048 00000043 49534f50 00000058     H.. C...POSIX...
   1cef4:	0000002e 0000000a 000167e8 0001685c     .........g..\h..
   1cf04:	0001685c 000167cc 0001685c 0001685c     \h...g..\h..\h..
   1cf14:	0001685c 0001685c 0001685c 0001685c     \h..\h..\h..\h..
   1cf24:	000167d4 000162b6 0001685c 00016270     .g...b..\h..pb..
   1cf34:	000162c0 0001685c 0001630c 000164f6     .b..\h...c...d..
   1cf44:	000164f6 000164f6 000164f6 000164f6     .d...d...d...d..
   1cf54:	000164f6 000164f6 000164f6 000164f6     .d...d...d...d..
   1cf64:	0001685c 0001685c 0001685c 0001685c     \h..\h..\h..\h..
   1cf74:	0001685c 0001685c 0001685c 0001685c     \h..\h..\h..\h..
   1cf84:	0001685c 0001685c 00016314 0001645c     \h..\h...c..\d..
   1cf94:	0001685c 0001645c 0001685c 0001685c     \h..\d..\h..\h..
   1cfa4:	0001685c 0001685c 00016526 0001685c     \h..\h..&e..\h..
   1cfb4:	0001685c 0001652e 0001685c 0001685c     \h...e..\h..\h..
   1cfc4:	0001685c 0001685c 0001685c 000165d0     \h..\h..\h...e..
   1cfd4:	0001685c 0001685c 00016602 0001685c     \h..\h...f..\h..
   1cfe4:	0001685c 0001685c 0001685c 0001685c     \h..\h..\h..\h..
   1cff4:	0001685c 0001685c 0001685c 0001685c     \h..\h..\h..\h..
   1d004:	0001685c 000166fc 00016730 0001645c     \h...f..0g..\d..
   1d014:	0001645c 0001645c 00016742 00016730     \d..\d..Bg..0g..
   1d024:	0001685c 0001685c 0001674a 0001685c     \h..\h..Jg..\h..
   1d034:	00016664 0001682a 000167a0 0001669a     df..*h...g...f..
   1d044:	0001685c 000166a2 0001685c 000167f8     \h...f..\h...g..
   1d054:	0001685c 0001685c 0001675a 00464e49     \h..\h..Zg..INF.
   1d064:	00666e69 004e414e 006e616e 33323130     inf.NAN.nan.0123
   1d074:	37363534 42413938 46454443 00000000     456789ABCDEF....
   1d084:	33323130 37363534 62613938 66656463     0123456789abcdef
   1d094:	00000000 6c756e28 0000296c 00000030     ....(null)..0...

0001d0a4 <blanks.7223>:
   1d0a4:	20202020 20202020 20202020 20202020                     

0001d0b4 <zeroes.7224>:
   1d0b4:	30303030 30303030 30303030 30303030     0000000000000000
   1d0c4:	00017db2 00017e86 00017e86 00017d9e     .}...~...~...}..
   1d0d4:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d0e4:	00017e86 00017e86 00017e58 0001796a     .~...~..X~..jy..
   1d0f4:	00017e86 00017960 00017974 00017e86     .~..`y..ty...~..
   1d104:	00017da8 00017b34 00017b34 00017b34     .}..4{..4{..4{..
   1d114:	00017b34 00017b34 00017b34 00017b34     4{..4{..4{..4{..
   1d124:	00017b34 00017b34 00017e86 00017e86     4{..4{...~...~..
   1d134:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d144:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d154:	00017e6e 00017dc2 00017e86 00017dc2     n~...}...~...}..
   1d164:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d174:	00017d28 00017e86 00017e86 00017d32     (}...~...~..2}..
   1d184:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d194:	00017e86 00017d60 00017e86 00017e86     .~..`}...~...~..
   1d1a4:	00017d8e 00017e86 00017e86 00017e86     .}...~...~...~..
   1d1b4:	00017e86 00017e86 00017e86 00017e86     .~...~...~...~..
   1d1c4:	00017e86 00017e86 00017e86 00017b74     .~...~...~..t{..
   1d1d4:	00017baa 00017dc2 00017dc2 00017dc2     .{...}...}...}..
   1d1e4:	00017c52 00017baa 00017e86 00017e86     R|...{...~...~..
   1d1f4:	00017c5c 00017e86 00017c6e 00017e82     \|...~..n|...~..
   1d204:	00017c9c 00017cc6 00017e86 00017cd0     .|...|...~...|..
   1d214:	00017e86 00017e7e 00017e86 00017e86     .~..~~...~...~..
   1d224:	000179c2                                .y..

0001d228 <blanks.7238>:
   1d228:	20202020 20202020 20202020 20202020                     

0001d238 <zeroes.7239>:
   1d238:	30303030 30303030 30303030 30303030     0000000000000000

0001d248 <_ctype_>:
   1d248:	20202000 20202020 28282020 20282828     .         ((((( 
   1d258:	20202020 20202020 20202020 20202020                     
   1d268:	10108820 10101010 10101010 10101010      ...............
   1d278:	04040410 04040404 10040404 10101010     ................
   1d288:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1d298:	01010101 01010101 01010101 10101010     ................
   1d2a8:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1d2b8:	02020202 02020202 02020202 10101010     ................
   1d2c8:	00000020 00000000 00000000 00000000      ...............
	...
   1d34c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1d35c:	00000000                                ....

0001d360 <__mprec_bigtens>:
   1d360:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1d370:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1d380:	7f73bf3c 75154fdd                       <.s..O.u

0001d388 <__mprec_tens>:
   1d388:	00000000 3ff00000 00000000 40240000     .......?......$@
   1d398:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1d3a8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1d3b8:	00000000 412e8480 00000000 416312d0     .......A......cA
   1d3c8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1d3d8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1d3e8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1d3f8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1d408:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1d418:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1d428:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1d438:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1d448:	79d99db4 44ea7843                       ...yCx.D

0001d450 <p05.6055>:
   1d450:	00000005 00000019 0000007d              ........}...

0001d45c <_init>:
   1d45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d45e:	46c0      	nop			; (mov r8, r8)
   1d460:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d462:	bc08      	pop	{r3}
   1d464:	469e      	mov	lr, r3
   1d466:	4770      	bx	lr

0001d468 <__init_array_start>:
   1d468:	00018fe5 	.word	0x00018fe5

0001d46c <__frame_dummy_init_array_entry>:
   1d46c:	000000dd                                ....

0001d470 <_fini>:
   1d470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d472:	46c0      	nop			; (mov r8, r8)
   1d474:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1d476:	bc08      	pop	{r3}
   1d478:	469e      	mov	lr, r3
   1d47a:	4770      	bx	lr

0001d47c <__fini_array_start>:
   1d47c:	000000b5 	.word	0x000000b5
