#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bee0e356d0 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale -9 -12;
v000001bee0e879a0_0 .var "clk", 0 0;
v000001bee0e87680_0 .var "reset", 0 0;
S_000001bee0e35860 .scope module, "uut" "cpu_top" 2 6, 3 1 0, S_000001bee0e356d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001bee0e88a80_0 .net "alu_result", 7 0, v000001bee0df2ee0_0;  1 drivers
v000001bee0e88b20_0 .net "clk", 0 0, v000001bee0e879a0_0;  1 drivers
v000001bee0e87d60_0 .net "halt", 0 0, v000001bee0e35a90_0;  1 drivers
v000001bee0e87ae0_0 .net "instr", 7 0, v000001bee0e86a30_0;  1 drivers
v000001bee0e88580_0 .net "opcode", 2 0, v000001bee0e86210_0;  1 drivers
v000001bee0e88bc0_0 .var "pc", 3 0;
v000001bee0e88d00_0 .net "rd", 2 0, v000001bee0e86e90_0;  1 drivers
v000001bee0e870e0_0 .net "rd_data1", 7 0, L_000001bee0e1c0e0;  1 drivers
v000001bee0e881c0_0 .net "rd_data2", 7 0, L_000001bee0e1c4d0;  1 drivers
v000001bee0e889e0_0 .net "reset", 0 0, v000001bee0e87680_0;  1 drivers
v000001bee0e87180_0 .net "rs1", 2 0, v000001bee0e865d0_0;  1 drivers
v000001bee0e88da0_0 .net "rs2", 2 0, v000001bee0e867b0_0;  1 drivers
E_000001bee0e18740 .event posedge, v000001bee0e889e0_0, v000001bee0e86df0_0;
S_000001bee0e30d10 .scope module, "alu_inst" "alu" 3 15, 4 1 0, S_000001bee0e35860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "SEL";
    .port_info 3 /OUTPUT 8 "RESULT";
v000001bee0e1d610_0 .net "A", 7 0, L_000001bee0e1c0e0;  alias, 1 drivers
v000001bee0df2ca0_0 .net "B", 7 0, L_000001bee0e1c4d0;  alias, 1 drivers
v000001bee0df2ee0_0 .var "RESULT", 7 0;
v000001bee0e359f0_0 .net "SEL", 2 0, v000001bee0e86210_0;  alias, 1 drivers
E_000001bee0e185c0 .event anyedge, v000001bee0e359f0_0, v000001bee0e1d610_0, v000001bee0df2ca0_0;
S_000001bee0e30ea0 .scope module, "cu" "control_unit" 3 12, 5 1 0, S_000001bee0e35860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "rs1";
    .port_info 4 /OUTPUT 3 "rs2";
    .port_info 5 /OUTPUT 1 "halt";
v000001bee0e35a90_0 .var "halt", 0 0;
v000001bee0e86d50_0 .net "instr", 7 0, v000001bee0e86a30_0;  alias, 1 drivers
v000001bee0e86210_0 .var "opcode", 2 0;
v000001bee0e86e90_0 .var "rd", 2 0;
v000001bee0e865d0_0 .var "rs1", 2 0;
v000001bee0e867b0_0 .var "rs2", 2 0;
E_000001bee0e18d80 .event anyedge, v000001bee0e86d50_0, v000001bee0e359f0_0;
S_000001bee0e244d0 .scope module, "mem" "memory" 3 11, 6 1 0, S_000001bee0e35860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 8 "data_out";
v000001bee0e862b0_0 .net "addr", 3 0, v000001bee0e88bc0_0;  1 drivers
v000001bee0e86df0_0 .net "clk", 0 0, v000001bee0e879a0_0;  alias, 1 drivers
L_000001bee0e8b0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001bee0e86ad0_0 .net "data_in", 7 0, L_000001bee0e8b0b8;  1 drivers
v000001bee0e86a30_0 .var "data_out", 7 0;
v000001bee0e86b70 .array "mem", 15 0, 7 0;
L_000001bee0e8b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bee0e860d0_0 .net "we", 0 0, L_000001bee0e8b100;  1 drivers
E_000001bee0e18e00 .event posedge, v000001bee0e86df0_0;
S_000001bee0e24660 .scope module, "rf" "reg_file" 3 13, 7 1 0, S_000001bee0e35860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rd_addr1";
    .port_info 3 /INPUT 3 "rd_addr2";
    .port_info 4 /INPUT 3 "wr_addr";
    .port_info 5 /INPUT 8 "wr_data";
    .port_info 6 /OUTPUT 8 "rd_data1";
    .port_info 7 /OUTPUT 8 "rd_data2";
L_000001bee0e1c0e0 .functor BUFZ 8, L_000001bee0e877c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bee0e1c4d0 .functor BUFZ 8, L_000001bee0e88c60, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bee0e86350_0 .net *"_ivl_0", 7 0, L_000001bee0e877c0;  1 drivers
v000001bee0e86c10_0 .net *"_ivl_10", 4 0, L_000001bee0e884e0;  1 drivers
L_000001bee0e8b190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bee0e86530_0 .net *"_ivl_13", 1 0, L_000001bee0e8b190;  1 drivers
v000001bee0e86670_0 .net *"_ivl_2", 4 0, L_000001bee0e88300;  1 drivers
L_000001bee0e8b148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bee0e863f0_0 .net *"_ivl_5", 1 0, L_000001bee0e8b148;  1 drivers
v000001bee0e86f30_0 .net *"_ivl_8", 7 0, L_000001bee0e88c60;  1 drivers
v000001bee0e868f0_0 .net "clk", 0 0, v000001bee0e879a0_0;  alias, 1 drivers
v000001bee0e86fd0_0 .net "rd_addr1", 2 0, v000001bee0e865d0_0;  alias, 1 drivers
v000001bee0e86990_0 .net "rd_addr2", 2 0, v000001bee0e867b0_0;  alias, 1 drivers
v000001bee0e86710_0 .net "rd_data1", 7 0, L_000001bee0e1c0e0;  alias, 1 drivers
v000001bee0e86850_0 .net "rd_data2", 7 0, L_000001bee0e1c4d0;  alias, 1 drivers
v000001bee0e86170 .array "regs", 0 7, 7 0;
L_000001bee0e8b1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001bee0e86cb0_0 .net "we", 0 0, L_000001bee0e8b1d8;  1 drivers
v000001bee0e86490_0 .net "wr_addr", 2 0, v000001bee0e86e90_0;  alias, 1 drivers
v000001bee0e883a0_0 .net "wr_data", 7 0, v000001bee0df2ee0_0;  alias, 1 drivers
L_000001bee0e877c0 .array/port v000001bee0e86170, L_000001bee0e88300;
L_000001bee0e88300 .concat [ 3 2 0 0], v000001bee0e865d0_0, L_000001bee0e8b148;
L_000001bee0e88c60 .array/port v000001bee0e86170, L_000001bee0e884e0;
L_000001bee0e884e0 .concat [ 3 2 0 0], v000001bee0e867b0_0, L_000001bee0e8b190;
    .scope S_000001bee0e244d0;
T_0 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bee0e86b70, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bee0e86b70, 4, 0;
    %pushi/vec4 81, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bee0e86b70, 4, 0;
    %pushi/vec4 118, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bee0e86b70, 4, 0;
    %pushi/vec4 224, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001bee0e86b70, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001bee0e244d0;
T_1 ;
    %wait E_000001bee0e18e00;
    %load/vec4 v000001bee0e860d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001bee0e86ad0_0;
    %load/vec4 v000001bee0e862b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bee0e86b70, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bee0e862b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001bee0e86b70, 4;
    %assign/vec4 v000001bee0e86a30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bee0e30ea0;
T_2 ;
    %wait E_000001bee0e18d80;
    %load/vec4 v000001bee0e86d50_0;
    %parti/s 3, 5, 4;
    %store/vec4 v000001bee0e86210_0, 0, 3;
    %load/vec4 v000001bee0e86d50_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000001bee0e86e90_0, 0, 3;
    %load/vec4 v000001bee0e86d50_0;
    %parti/s 2, 0, 2;
    %pad/u 3;
    %store/vec4 v000001bee0e865d0_0, 0, 3;
    %load/vec4 v000001bee0e86d50_0;
    %parti/s 2, 0, 2;
    %pad/u 3;
    %store/vec4 v000001bee0e867b0_0, 0, 3;
    %load/vec4 v000001bee0e86210_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001bee0e35a90_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bee0e24660;
T_3 ;
    %wait E_000001bee0e18e00;
    %load/vec4 v000001bee0e86cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001bee0e883a0_0;
    %load/vec4 v000001bee0e86490_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bee0e86170, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bee0e30d10;
T_4 ;
    %wait E_000001bee0e185c0;
    %load/vec4 v000001bee0e359f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v000001bee0e1d610_0;
    %load/vec4 v000001bee0df2ca0_0;
    %add;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v000001bee0e1d610_0;
    %load/vec4 v000001bee0df2ca0_0;
    %sub;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001bee0e1d610_0;
    %load/vec4 v000001bee0df2ca0_0;
    %and;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001bee0e1d610_0;
    %load/vec4 v000001bee0df2ca0_0;
    %or;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001bee0df2ca0_0;
    %store/vec4 v000001bee0df2ee0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bee0e35860;
T_5 ;
    %wait E_000001bee0e18740;
    %load/vec4 v000001bee0e889e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bee0e88bc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bee0e87d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001bee0e88bc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bee0e88bc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bee0e356d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bee0e879a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bee0e87680_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001bee0e356d0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001bee0e879a0_0;
    %inv;
    %store/vec4 v000001bee0e879a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bee0e356d0;
T_8 ;
    %vpi_call 2 11 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bee0e356d0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bee0e87680_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./tb/tb_cpu.sv";
    "./rtl/cpu_top.v";
    "./rtl/alu.v";
    "./rtl/control_unit.v";
    "./rtl/memory.v";
    "./rtl/reg_file.v";
