@N: CD630 :"D:\Project3CM2MachX02\keylcdclear00\toplcd00.vhd":7:7:7:14|Synthesizing work.toplcd00.toplcd0.
@W: CD276 :"D:\Project3CM2MachX02\div00vhdl\topdiv00.vhd":14:2:14:7|Map for port indiv1 of component topdiv00 not found
@W: CD276 :"D:\Project3CM2MachX02\div00vhdl\topdiv00.vhd":15:2:15:8|Map for port oscout1 of component topdiv00 not found
@W: CD730 :"D:\Project3CM2MachX02\keylcdclear00\toplcd00.vhd":48:1:48:4|Component declaration has 2 ports but entity declares 4 ports
@E: CD326 :"D:\Project3CM2MachX02\keylcdclear00\toplcd00.vhd":48:1:48:4|Port indiv1 of entity work.topdiv00 is unconnected. If a port needs to remain unconnected, use the keyword open.
Synthesis failed
1 errors during synthesis
