
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/cbenitez/Downloads/DAPHNE/DAPHNE_FIRMWARE/LME_DAPHNE/LME_DAPHNE.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/cbenitez/Downloads/DAPHNE/DAPHNE_FIRMWARE/LME_DAPHNE/LME_DAPHNE.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a200tfbg676-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci

INFO: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_0' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.2)' for IP 'gig_ethernet_pcs_pma_0' (customized with software release 2020.2) has a different revision in the IP Catalog. * Current project part 'xc7a200tfbg676-2' and the part 'xc7a200tfbg676-3' used to customize the IP 'gig_ethernet_pcs_pma_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 554657
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2022.582 ; gain = 370.770 ; free physical = 4428 ; free virtual = 8541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3009.000; parent = 2028.523; children = 980.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:67]
INFO: [Synth 8-3491] module 'endpoint' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:36' bound to instance 'sys_timing_endpoint' of component 'endpoint' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:276]
INFO: [Synth 8-638] synthesizing module 'endpoint' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:57]
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'clock_manager' of component 'clk_wiz_1' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:87]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/realtime/clk_wiz_1_stub.vhdl:21]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'oddr_inst' to cell 'ODDR' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:107]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'afe_obufds_inst' to cell 'OBUFDS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'endpoint' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/endpoint.vhd:57]
INFO: [Synth 8-3491] module 'gigabit_ethernet' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:29' bound to instance 'gigabit_ehternet_inst' of component 'gigabit_ethernet' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:297]
INFO: [Synth 8-638] synthesizing module 'gigabit_ethernet' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:55]
INFO: [Synth 8-113] binding component instance 'gtrefclk_p_ibuf_inst' to cell 'IBUF' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:146]
INFO: [Synth 8-113] binding component instance 'gtrefclk_n_ibuf_inst' to cell 'IBUF' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:147]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:5' bound to instance 'phy_inst' of component 'gig_ethernet_pcs_pma_0' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:149]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:47]
INFO: [Synth 8-3491] module 'ethernet_interface' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_interface.vhd:26' bound to instance 'eth_int_inst' of component 'ethernet_interface' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ethernet_interface' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_interface.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ethernet_controller_wrapper' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ethernet_controller' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:68]
INFO: [Synth 8-3491] module 'address_container' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/address_container.vhd:21' bound to instance 'AddressContainer' of component 'address_container' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:330]
INFO: [Synth 8-638] synthesizing module 'address_container' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/address_container.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'address_container' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/address_container.vhd:35]
INFO: [Synth 8-3491] module 'arp_reply' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/arp_reply.vhd:26' bound to instance 'ArpReplyBlock' of component 'arp_reply' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:340]
INFO: [Synth 8-638] synthesizing module 'arp_reply' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/arp_reply.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'arp_reply' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/arp_reply.vhd:47]
INFO: [Synth 8-3491] module 'or33' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/or33.vhd:8' bound to instance 'CRC_OR' of component 'or33' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:361]
INFO: [Synth 8-638] synthesizing module 'or33' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/or33.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'or33' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/or33.vhd:27]
INFO: [Synth 8-3491] module 'ip_checksum_calc' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ip_checksum_calc.vhd:36' bound to instance 'ChecksumCalcBlock' of component 'ip_checksum_calc' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:374]
INFO: [Synth 8-638] synthesizing module 'ip_checksum_calc' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ip_checksum_calc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ip_checksum_calc' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ip_checksum_calc.vhd:53]
INFO: [Synth 8-3491] module 'create_packet' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/create_packet.vhd:27' bound to instance 'CreatePacketBlock' of component 'create_packet' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:386]
INFO: [Synth 8-638] synthesizing module 'create_packet' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/create_packet.vhd:62]
WARNING: [Synth 8-614] signal 'clken' is read in the process but is not in the sensitivity list [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/create_packet.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'create_packet' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/create_packet.vhd:62]
INFO: [Synth 8-3491] module 'dataout_mux' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/dataout_mux.vhd:8' bound to instance 'DataoutMux' of component 'dataout_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:421]
INFO: [Synth 8-638] synthesizing module 'dataout_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/dataout_mux.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dataout_mux' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/dataout_mux.vhd:27]
INFO: [Synth 8-3491] module 'decipherer' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/decipherer.vhd:26' bound to instance 'DecipherBlock' of component 'decipherer' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:435]
INFO: [Synth 8-638] synthesizing module 'decipherer' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/decipherer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'decipherer' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/decipherer.vhd:60]
INFO: [Synth 8-3491] module 'filter_data_out' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/filter_data_out.vhd:9' bound to instance 'FilterDataOutBlock' of component 'filter_data_out' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:465]
INFO: [Synth 8-638] synthesizing module 'filter_data_out' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/filter_data_out.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'filter_data_out' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/filter_data_out.vhd:24]
INFO: [Synth 8-3491] module 'icmp_ping_checksum_calc' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_checksum_calc.vhd:25' bound to instance 'ICMPPingChecksumCalcBlock' of component 'icmp_ping_checksum_calc' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:475]
INFO: [Synth 8-638] synthesizing module 'icmp_ping_checksum_calc' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_checksum_calc.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'icmp_ping_checksum_calc' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_checksum_calc.vhd:34]
INFO: [Synth 8-3491] module 'icmp_ping_shift_reg' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_shift_reg.vhd:6' bound to instance 'ICMPPingShiftRegBlock' of component 'icmp_ping_shift_reg' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:484]
INFO: [Synth 8-638] synthesizing module 'icmp_ping_shift_reg' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_shift_reg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'icmp_ping_shift_reg' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/icmp_ping_shift_reg.vhd:18]
INFO: [Synth 8-3491] module 'udp_data_splicer' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/udp_data_splicer.vhd:8' bound to instance 'UDPDataSplicer' of component 'udp_data_splicer' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:499]
INFO: [Synth 8-638] synthesizing module 'udp_data_splicer' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/udp_data_splicer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'udp_data_splicer' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/udp_data_splicer.vhd:21]
INFO: [Synth 8-3491] module 'user_addrs_mux' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/user_addrs_mux.vhd:8' bound to instance 'UdpLengthMux' of component 'user_addrs_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:508]
INFO: [Synth 8-638] synthesizing module 'user_addrs_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/user_addrs_mux.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'user_addrs_mux' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/user_addrs_mux.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ethernet_controller' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller.vhd:68]
INFO: [Synth 8-638] synthesizing module 'MII_100_1000_handler' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/xmii_handler.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'MII_100_1000_handler' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/xmii_handler.vhd:52]
INFO: [Synth 8-3491] module 'crc_chk' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_chk.v:54' bound to instance 'crcChk' of component 'crc_chk' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller_wrapper.vhd:201]
INFO: [Synth 8-6157] synthesizing module 'crc_chk' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_chk.v:54]
INFO: [Synth 8-6155] done synthesizing module 'crc_chk' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_chk.v:54]
INFO: [Synth 8-3491] module 'crc_gen' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_gen.v:54' bound to instance 'crcGen' of component 'crc_gen' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller_wrapper.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'crc_gen' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_gen.v:54]
INFO: [Synth 8-6155] done synthesizing module 'crc_gen' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_gen.v:54]
INFO: [Synth 8-3491] module 'crc_gen' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_gen.v:54' bound to instance 'crcGenDebug' of component 'crc_gen' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller_wrapper.vhd:243]
INFO: [Synth 8-638] synthesizing module 'crc_splice' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_splice.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'crc_splice' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/crc_splice.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ethernet_controller_wrapper' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_controller_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'data_manager' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/data_manager.vhd:57]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 9 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at '/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl_1' to cell 'FIFO36E1' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO' (0#1) [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized0' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 10 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at '/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO18 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_18_bl' to cell 'FIFO18E1' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:771]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized0' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized1' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter RDCOUNT_SIZE bound to: 9 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
INFO: [Synth 8-3491] module 'FIFO_SYNC_MACRO' declared at '/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_SYNC_MACRO' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: 1 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl_1' to cell 'FIFO36E1' [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_SYNC_MACRO__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized1' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/fifo.vhd:30]
INFO: [Synth 8-638] synthesizing module 'burst_controller_sm' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/burst_controller_sm.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'burst_controller_sm' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/burst_controller_sm.vhd:38]
INFO: [Synth 8-638] synthesizing module 'rx_ctl' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/rx_ctl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rx_ctl' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/rx_ctl.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ram_comm_dec' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ram_comm_dec.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ram_comm_dec' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ram_comm_dec.vhd:53]
INFO: [Synth 8-638] synthesizing module 'tx_seq_ctl' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/tx_seq_ctl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tx_seq_ctl' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/tx_seq_ctl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'data_manager' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/data_manager.vhd:57]
INFO: [Synth 8-638] synthesizing module 'burst_traffic_controller' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/burst_traffic_controller.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'burst_traffic_controller' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/burst_traffic_controller.vhd:24]
INFO: [Synth 8-638] synthesizing module 'reset_mgr' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/reset_mgr.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'reset_mgr' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/reset_mgr.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ethernet_interface' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/ethernet_interface.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'gigabit_ethernet' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/gigabit_ethernet.vhd:55]
INFO: [Synth 8-3491] module 'AquisitionManager' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:43' bound to instance 'AFE_0' of component 'AquisitionManager' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:323]
INFO: [Synth 8-638] synthesizing module 'AquisitionManager' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:99]
INFO: [Synth 8-3491] module 'fe' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:43' bound to instance 'fe_inst' of component 'fe' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:298]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_fe' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:69]
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:130]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-638] synthesizing module 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:31]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:41]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_inst' to cell 'IDELAYE2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:55]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_master_inst' to cell 'ISERDESE2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:85]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
INFO: [Synth 8-113] binding component instance 'iserdese2_slave_inst' to cell 'ISERDESE2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'febit' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:31]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-3491] module 'febit' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/febit.vhd:17' bound to instance 'febit_d_inst' of component 'febit' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_fe' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:69]
INFO: [Synth 8-3491] module 'hpf_pedestal_recovery_filter_v5' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/hpf_pedestal_recovery_filter_v5.sv:13' bound to instance 'filter_inst' of component 'hpf_pedestal_recovery_filter_v5' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:316]
INFO: [Synth 8-6157] synthesizing module 'hpf_pedestal_recovery_filter_v5' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/hpf_pedestal_recovery_filter_v5.sv:13]
INFO: [Synth 8-6157] synthesizing module 'filtroIIR_V2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'filtroIIR_V2' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_v2.sv:13]
INFO: [Synth 8-6157] synthesizing module 'filtroIIR_integrator_optimized' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_integrator_optimized.v:15]
INFO: [Synth 8-6155] done synthesizing module 'filtroIIR_integrator_optimized' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_integrator_optimized.v:15]
INFO: [Synth 8-6157] synthesizing module 'filtroIIR_movmean40_cfd' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_movmean40_cfd.v:15]
INFO: [Synth 8-6155] done synthesizing module 'filtroIIR_movmean40_cfd' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/filtroIIR_movmean40_cfd.v:15]
INFO: [Synth 8-6155] done synthesizing module 'hpf_pedestal_recovery_filter_v5' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/hpf_pedestal_recovery_filter_v5.sv:13]
INFO: [Synth 8-3491] module 'spy_buffers' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:35' bound to instance 'gen_spy_buffers' of component 'spy_buffers' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:329]
INFO: [Synth 8-638] synthesizing module 'spy_buffers' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:52]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-638] synthesizing module 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:35]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Synth 8-113] binding component instance 'srlc32e_4_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:92]
INFO: [Synth 8-113] binding component instance 'srlc32e_n_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:102]
INFO: [Synth 8-113] binding component instance 'srlc32e_0_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:52]
INFO: [Synth 8-113] binding component instance 'srlc32e_1_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:62]
INFO: [Synth 8-113] binding component instance 'srlc32e_2_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:72]
INFO: [Synth 8-113] binding component instance 'srlc32e_3_inst' to cell 'SRLC32E' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:82]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT_A bound to: 4'b0000 
	Parameter INIT_B bound to: 4'b0000 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 4'b0000 
	Parameter SRVAL_B bound to: 4'b0000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INIT_A bound to: 4'b0000 
	Parameter INIT_B bound to: 4'b0000 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 4'b0000 
	Parameter SRVAL_B bound to: 4'b0000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INIT_A bound to: 4'b0000 
	Parameter INIT_B bound to: 4'b0000 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 4'b0000 
	Parameter SRVAL_B bound to: 4'b0000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter INIT_A bound to: 4'b0000 
	Parameter INIT_B bound to: 4'b0000 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SRVAL_A bound to: 4'b0000 
	Parameter SRVAL_B bound to: 4'b0000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'spy' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:35]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-3491] module 'spy' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/spy.vhd:20' bound to instance 'spy_inst' of component 'spy' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'spy_buffers' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/spy_buffers.vhd:52]
INFO: [Synth 8-3491] module 'TRIG_MANAGER' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:35' bound to instance 'TRIG_MANAGER_INST' of component 'TRIG_MANAGER' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:358]
INFO: [Synth 8-638] synthesizing module 'TRIG_MANAGER' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:75]
INFO: [Synth 8-3491] module 'FIFO_CTRL' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:26' bound to instance 'FIFO_CTRL_TOP' of component 'FIFO_CTRL' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:171]
INFO: [Synth 8-638] synthesizing module 'FIFO_CTRL' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:42]
WARNING: [Synth 8-614] signal 'wave_count' is read in the process but is not in the sensitivity list [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'FIFO_CTRL' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:42]
INFO: [Synth 8-3491] module 'FIFO_CTRL' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:26' bound to instance 'FIFO_CTRL_MID' of component 'FIFO_CTRL' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:184]
INFO: [Synth 8-3491] module 'FIFO_CTRL' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_CTRL.vhd:26' bound to instance 'FIFO_CTRL_BOT' of component 'FIFO_CTRL' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'TRIG_MANAGER' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:75]
INFO: [Synth 8-3491] module 'FIFO16_2' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:2' bound to instance 'FIFO_TOP' of component 'FIFO16_2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:393]
INFO: [Synth 8-6157] synthesizing module 'FIFO16_2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FIFO16_2' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:2]
INFO: [Synth 8-3491] module 'FIFO16_2' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:2' bound to instance 'FIFO_MID' of component 'FIFO16_2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:408]
INFO: [Synth 8-3491] module 'FIFO16_2' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:2' bound to instance 'FIFO_BOT' of component 'FIFO16_2' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:422]
INFO: [Synth 8-3491] module 'FIFO_TS' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:2' bound to instance 'FIFO_TS_TOP' of component 'FIFO_TS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:437]
INFO: [Synth 8-6157] synthesizing module 'FIFO_TS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_TS' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:2]
INFO: [Synth 8-3491] module 'FIFO_TS' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:2' bound to instance 'FIFO_TS_MID' of component 'FIFO_TS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:451]
INFO: [Synth 8-3491] module 'FIFO_TS' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:2' bound to instance 'FIFO_TS_BOT' of component 'FIFO_TS' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'AquisitionManager' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:99]
WARNING: [Synth 8-5640] Port 'fifo_2_data' is missing in component declaration [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:222]
INFO: [Synth 8-3491] module 'eth_mux' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/eth_mux.vhd:35' bound to instance 'gen_eth_mux' of component 'eth_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:365]
INFO: [Synth 8-638] synthesizing module 'eth_mux' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/eth_mux.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'eth_mux' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/eth_mux.vhd:77]
INFO: [Synth 8-3491] module 'leds_controller' declared at '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/leds_controller.vhd:25' bound to instance 'leds_controller_inst' of component 'leds_controller' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:399]
INFO: [Synth 8-638] synthesizing module 'leds_controller' [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/leds_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'leds_controller' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/leds_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/top_level.vhd:67]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO does not have driver. [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO__parameterized0 does not have driver. [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_SYNC_MACRO__parameterized1 does not have driver. [/tools/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd:589]
WARNING: [Synth 8-6014] Unused sequential element reset_packet_size_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/burst_controller_sm.vhd:92]
WARNING: [Synth 8-3848] Net idelayctrl_rst_reg in module/entity xil_defaultlib_fe does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/imports/src/fe.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element counts_top_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element counts_mid_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element counts_bot_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/TRIG_MANAGER.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO16_2.v:148]
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/FIFO_TS.v:147]
WARNING: [Synth 8-3848] Net spy_bufr_signal[0] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[1] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[2] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[3] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[4] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[5] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[6] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[7] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-3848] Net spy_bufr_signal[8] in module/entity AquisitionManager does not have driver. [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/AquisitionManager.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element rx_addr_reg_reg was removed.  [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/sources_1/new/eth_mux.vhd:154]
WARNING: [Synth 8-7129] Port fifo_2_data[15] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[14] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[13] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[12] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[11] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[10] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[9] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[8] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[7] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[6] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[5] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[4] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[3] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[2] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[1] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_2_data[0] in module eth_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[14] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[13] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[12] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[11] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[10] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[9] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[8] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[7] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[6] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[5] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[4] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[3] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[2] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[1] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_addr[0] in module FIFO_CTRL is either unconnected or has no load
WARNING: [Synth 8-7129] Port top[15] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port top[14] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port mid[15] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port mid[14] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port bot[15] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port bot[14] in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_wren in module TRIG_MANAGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_fifo_empty in module tx_seq_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_info_fifo_rd_data[6] in module ram_comm_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_info_fifo_rd_data[5] in module ram_comm_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_info_fifo_rd_data[4] in module ram_comm_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_info_fifo_full in module ram_comm_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module MII_100_1000_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MII_100_1000_handler is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger in module icmp_ping_checksum_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[15] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[14] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[13] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[12] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[11] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[10] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[9] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[8] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[7] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[6] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[5] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[4] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[3] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[2] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[1] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port self_port[0] in module ethernet_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[63] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[62] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[61] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[60] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[59] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[58] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[57] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[56] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[55] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[54] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[53] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[52] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[51] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[50] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[49] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port internal_din[48] in module ethernet_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port sfp_los in module gigabit_ethernet is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[4][0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[3][0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[2][8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[2][7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port afe_p[2][6] in module top_level is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.488 ; gain = 515.676 ; free physical = 4393 ; free virtual = 8509
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.969; parent = 2167.492; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2179.363 ; gain = 527.551 ; free physical = 4393 ; free virtual = 8509
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3159.844; parent = 2179.367; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2179.363 ; gain = 527.551 ; free physical = 4393 ; free virtual = 8509
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3159.844; parent = 2179.367; children = 980.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2182.332 ; gain = 0.000 ; free physical = 4402 ; free virtual = 8517
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'gigabit_ehternet_inst/phy_inst'
Finished Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/.Xil/Vivado-554636-lapdune2/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'gigabit_ehternet_inst/phy_inst'
Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'sys_timing_endpoint/clock_manager'
Finished Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'sys_timing_endpoint/clock_manager'
Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/imports/Xilinx/constraints.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sysclk' completely overrides clock 'sysclk_p'.
New: create_clock -period 10.000 -name sysclk [get_ports sysclk_p], [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/imports/Xilinx/constraints.xdc:13]
Previous: create_clock -period 10.000 [get_ports sysclk_p], [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/imports/Xilinx/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/imports/Xilinx/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/new/constraints_v2.xdc]
Finished Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/new/constraints_v2.xdc]
Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.145 ; gain = 0.000 ; free physical = 4336 ; free virtual = 8451
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAMB16_S4_S4 => RAMB18E1: 36 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2344.145 ; gain = 0.000 ; free physical = 4336 ; free virtual = 8451
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4432 ; free virtual = 8548
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4432 ; free virtual = 8548
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 11).
Applied set_property KEEP_HIERARCHY = SOFT for gigabit_ehternet_inst/phy_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_timing_endpoint/clock_manager. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4433 ; free virtual = 8550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.619; parent = 1244.086; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'arp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'create_packet'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'decipherer'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'icmp_ping_checksum_calc'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'burst_controller_sm'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'ram_comm_dec'
INFO: [Synth 8-802] inferred FSM for state register 'Sreg0_reg' in module 'tx_seq_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spy'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIFO_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'FIFO_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
            precheckbusy | 000000000000000000000000000000000000000000000000000000000000000010 |                          0110101
               checkbusy | 000000000000000000000000000000000000000000000000000000000000000100 |                          0101101
                   delay | 000000000000000000000000000000000000000000000000000000000000001000 |                          0000001
arpresponse_preamble_s57 | 000000000000000000000000000000000000000000000000000000000000010000 |                          0101110
arpresponse_preamble_s58 | 000000000000000000000000000000000000000000000000000000000000100000 |                          0101111
    arpresponse_dest_s22 | 000000000000000000000000000000000000000000000000000000000001000000 |                          0011010
    arpresponse_dest_s11 | 000000000000000000000000000000000000000000000000000000000010000000 |                          0011011
    arpresponse_dest_s12 | 000000000000000000000000000000000000000000000000000000000100000000 |                          0011100
    arpresponse_dest_s13 | 000000000000000000000000000000000000000000000000000000001000000000 |                          0011101
    arpresponse_dest_s14 | 000000000000000000000000000000000000000000000000000000010000000000 |                          0011110
    arpresponse_dest_s15 | 000000000000000000000000000000000000000000000000000000100000000000 |                          0011111
     arpresponse_src_s51 | 000000000000000000000000000000000000000000000000000001000000000000 |                          0100101
     arpresponse_src_s50 | 000000000000000000000000000000000000000000000000000010000000000000 |                          0100100
     arpresponse_src_s55 | 000000000000000000000000000000000000000000000000000100000000000000 |                          0101010
     arpresponse_src_s54 | 000000000000000000000000000000000000000000000000001000000000000000 |                          0101000
     arpresponse_src_s53 | 000000000000000000000000000000000000000000000000010000000000000000 |                          0100111
     arpresponse_src_s52 | 000000000000000000000000000000000000000000000000100000000000000000 |                          0100110
    arpresponse_type_s48 | 000000000000000000000000000000000000000000000001000000000000000000 |                          0011001
     arpresponse_type_s1 | 000000000000000000000000000000000000000000000010000000000000000000 |                          0011000
arpresponse_arp_payload_htype1 | 000000000000000000000000000000000000000000000100000000000000000000 |                          0100000
arpresponse_arp_payload_htype2 | 000000000000000000000000000000000000000000001000000000000000000000 |                          0100010
arpresponse_arp_payload_ptype1 | 000000000000000000000000000000000000000000010000000000000000000000 |                          0100011
arpresponse_arp_payload_ptype2 | 000000000000000000000000000000000000000000100000000000000000000000 |                          0000010
arpresponse_arp_payload_hlen | 000000000000000000000000000000000000000001000000000000000000000000 |                          0000011
arpresponse_arp_payload_plen | 000000000000000000000000000000000000000010000000000000000000000000 |                          0000100
arpresponse_arp_payload_op3 | 000000000000000000000000000000000000000100000000000000000000000000 |                          0110110
arpresponse_arp_payload_op4 | 000000000000000000000000000000000000001000000000000000000000000000 |                          0110111
arpresponse_arp_payload_op1 | 000000000000000000000000000000000000010000000000000000000000000000 |                          0101001
arpresponse_arp_payload_op2 | 000000000000000000000000000000000000100000000000000000000000000000 |                          0101011
arpresponse_arp_payload_smac1 | 000000000000000000000000000000000001000000000000000000000000000000 |                          0000101
arpresponse_arp_payload_smac2 | 000000000000000000000000000000000010000000000000000000000000000000 |                          0000110
arpresponse_arp_payload_smac3 | 000000000000000000000000000000000100000000000000000000000000000000 |                          0000111
arpresponse_arp_payload_smac4 | 000000000000000000000000000000001000000000000000000000000000000000 |                          0001000
arpresponse_arp_payload_smac5 | 000000000000000000000000000000010000000000000000000000000000000000 |                          0001001
arpresponse_arp_payload_smac6 | 000000000000000000000000000000100000000000000000000000000000000000 |                          0001010
arpresponse_arp_payload_sip1 | 000000000000000000000000000001000000000000000000000000000000000000 |                          0001011
arpresponse_arp_payload_sip2 | 000000000000000000000000000010000000000000000000000000000000000000 |                          0001100
arpresponse_arp_payload_sip3 | 000000000000000000000000000100000000000000000000000000000000000000 |                          0001101
arpresponse_arp_payload_sip4 | 000000000000000000000000001000000000000000000000000000000000000000 |                          0001110
arpresponse_arp_payload_tmac7 | 000000000000000000000000010000000000000000000000000000000000000000 |                          0111000
arpresponse_arp_payload_tmac8 | 000000000000000000000000100000000000000000000000000000000000000000 |                          0111001
arpresponse_arp_payload_tmac9 | 000000000000000000000001000000000000000000000000000000000000000000 |                          0111010
arpresponse_arp_payload_tmac10 | 000000000000000000000010000000000000000000000000000000000000000000 |                          0111011
arpresponse_arp_payload_tmac11 | 000000000000000000000100000000000000000000000000000000000000000000 |                          0111100
arpresponse_arp_payload_tmac12 | 000000000000000000001000000000000000000000000000000000000000000000 |                          0111101
arpresponse_arp_payload_tip5 | 000000000000000000010000000000000000000000000000000000000000000000 |                          0111110
arpresponse_arp_payload_tip6 | 000000000000000000100000000000000000000000000000000000000000000000 |                          0111111
arpresponse_arp_payload_tip7 | 000000000000000001000000000000000000000000000000000000000000000000 |                          1000000
arpresponse_arp_payload_tip8 | 000000000000000010000000000000000000000000000000000000000000000000 |                          1000001
arpresponse_arp_payload_tmac1 | 000000000000000100000000000000000000000000000000000000000000000000 |                          0001111
arpresponse_arp_payload_tmac2 | 000000000000001000000000000000000000000000000000000000000000000000 |                          0010000
arpresponse_arp_payload_tmac3 | 000000000000010000000000000000000000000000000000000000000000000000 |                          0010001
arpresponse_arp_payload_tmac4 | 000000000000100000000000000000000000000000000000000000000000000000 |                          0010010
arpresponse_arp_payload_tmac5 | 000000000001000000000000000000000000000000000000000000000000000000 |                          0010011
arpresponse_arp_payload_tmac6 | 000000000010000000000000000000000000000000000000000000000000000000 |                          0010100
arpresponse_arp_payload_tip1 | 000000000100000000000000000000000000000000000000000000000000000000 |                          0010101
arpresponse_arp_payload_tip2 | 000000001000000000000000000000000000000000000000000000000000000000 |                          0010110
arpresponse_arp_payload_tip3 | 000000010000000000000000000000000000000000000000000000000000000000 |                          0010111
arpresponse_arp_payload_tip4 | 000000100000000000000000000000000000000000000000000000000000000000 |                          0100001
     arpresponse_crc_s59 | 000001000000000000000000000000000000000000000000000000000000000000 |                          0110100
    arpresponse_crc_crc1 | 000010000000000000000000000000000000000000000000000000000000000000 |                          0110000
    arpresponse_crc_crc2 | 000100000000000000000000000000000000000000000000000000000000000000 |                          0110001
    arpresponse_crc_crc3 | 001000000000000000000000000000000000000000000000000000000000000000 |                          0110010
    arpresponse_crc_crc4 | 010000000000000000000000000000000000000000000000000000000000000000 |                          0110011
                  delay1 | 100000000000000000000000000000000000000000000000000000000000000000 |                          0101100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'arp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000000 |                          0101110
               checkbusy |                          0000001 |                          0110000
 sendpacket_preamble_s57 |                          0000010 |                          0110010
 sendpacket_preamble_s58 |                          0000011 |                          0110001
     sendpacket_dest_s65 |                          0000100 |                          1000111
     sendpacket_dest_s60 |                          0000101 |                          1000010
     sendpacket_dest_s61 |                          0000110 |                          1000011
     sendpacket_dest_s62 |                          0000111 |                          1000100
     sendpacket_dest_s63 |                          0001000 |                          1000101
     sendpacket_dest_s64 |                          0001001 |                          1000110
     sendpacket_dest_s22 |                          0001010 |                          0001110
     sendpacket_dest_s11 |                          0001011 |                          0000000
     sendpacket_dest_s12 |                          0001100 |                          0000001
     sendpacket_dest_s13 |                          0001101 |                          0000010
     sendpacket_dest_s14 |                          0001110 |                          0000011
     sendpacket_dest_s15 |                          0001111 |                          0000100
      sendpacket_src_s16 |                          0010000 |                          0000101
      sendpacket_src_s18 |                          0010001 |                          0000110
      sendpacket_src_s17 |                          0010010 |                          0001011
      sendpacket_src_s21 |                          0010011 |                          0001010
      sendpacket_src_s20 |                          0010100 |                          0001001
      sendpacket_src_s19 |                          0010101 |                          0001000
     sendpacket_type_s26 |                          0010110 |                          0001100
     sendpacket_type_s29 |                          0010111 |                          0001101
sendpacket_payload_ip_versionandheader |                          0011000 |                          0010000
sendpacket_payload_ip_tos1 |                          0011001 |                          0010010
sendpacket_payload_ip_icmptotlength1 |                          0011010 |                          0011000
sendpacket_payload_ip_icmptotlength2 |                          0011011 |                          0011110
sendpacket_payload_ip_totlength1 |                          0011100 |                          0010001
sendpacket_payload_ip_totlength2 |                          0011101 |                          0001111
sendpacket_payload_ip_id1 |                          0011110 |                          0100001
sendpacket_payload_ip_id2 |                          0011111 |                          0010101
sendpacket_payload_ip_flagsandfrag |                          0100000 |                          0010110
sendpacket_payload_ip_fragmentoffset |                          0100001 |                          0010111
sendpacket_payload_ip_ttl |                          0100010 |                          0011001
sendpacket_payload_ip_icmpprotocol |                          0100011 |                          0000111
sendpacket_payload_ip_protocol |                          0100100 |                          0011010
sendpacket_payload_ip_checksum1 |                          0100101 |                          0011011
sendpacket_payload_ip_checksum2 |                          0100110 |                          0011100
sendpacket_payload_ip_sourceaddr1 |                          0100111 |                          0011101
sendpacket_payload_ip_sourceaddr2 |                          0101000 |                          0011111
sendpacket_payload_ip_sourceaddr3 |                          0101001 |                          0100000
sendpacket_payload_ip_sourceaddr4 |                          0101010 |                          0100010
sendpacket_payload_ip_destaddr6 |                          0101011 |                          1001000
sendpacket_payload_ip_destaddr5 |                          0101100 |                          1001001
sendpacket_payload_ip_destaddr8 |                          0101101 |                          1001010
sendpacket_payload_ip_destaddr7 |                          0101110 |                          1001011
sendpacket_payload_ip_destaddr1 |                          0101111 |                          0100011
sendpacket_payload_ip_destaddr2 |                          0110000 |                          0100100
sendpacket_payload_ip_destaddr3 |                          0110001 |                          0100101
sendpacket_payload_ip_destaddr4 |                          0110010 |                          0100110
sendpacket_payload_icmp_type |                          0110011 |                          0111001
sendpacket_payload_icmp_code |                          0110100 |                          0111010
sendpacket_payload_icmp_checksum1 |                          0110101 |                          0111011
sendpacket_payload_icmp_checksum2 |                          0110110 |                          0111101
sendpacket_payload_icmp_id1 |                          0110111 |                          0111100
sendpacket_payload_icmp_id2 |                          0111000 |                          0111110
sendpacket_payload_icmp_seqnum1 |                          0111001 |                          0111111
sendpacket_payload_icmp_seqnum2 |                          0111010 |                          1000000
sendpacket_payload_icmp_dataloop |                          0111011 |                          1000001
sendpacket_payload_udp_sourceport1 |                          0111100 |                          0010011
sendpacket_payload_udp_sourceport2 |                          0111101 |                          0101001
sendpacket_payload_udp_destport1 |                          0111110 |                          0010100
sendpacket_payload_udp_destport2 |                          0111111 |                          0101000
sendpacket_payload_udp_length1 |                          1000000 |                          0100111
sendpacket_payload_udp_length2 |                          1000001 |                          0101010
sendpacket_payload_udp_checksum1 |                          1000010 |                          0101011
sendpacket_payload_udp_checksum2 |                          1000011 |                          0101100
sendpacket_payload_udp_dataloop |                          1000100 |                          0101101
       sendpacket_crc_s1 |                          1000101 |                          0111000
      sendpacket_crc_s59 |                          1000110 |                          0110110
     sendpacket_crc_crc1 |                          1000111 |                          0110111
     sendpacket_crc_crc2 |                          1001000 |                          0110101
     sendpacket_crc_crc3 |                          1001001 |                          0110100
     sendpacket_crc_crc4 |                          1001010 |                          0110011
                   sleep |                          1001011 |                          0101111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'sequential' in module 'create_packet'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 |                          0000000
                   ready | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 |                          1011111
 recvpacket_preamble_s50 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 |                          1001101
 recvpacket_preamble_s57 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 |                          1011110
 recvpacket_preamble_s54 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 |                          1010111
     recvpacket_dest_s22 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 |                          0000110
     recvpacket_dest_s11 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 |                          0001001
     recvpacket_dest_s12 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 |                          0010000
     recvpacket_dest_s13 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 |                          0010001
     recvpacket_dest_s14 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 |                          0010010
     recvpacket_dest_s15 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 |                          0010011
      recvpacket_src_s42 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 |                          0100110
      recvpacket_src_s44 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 |                          0100111
      recvpacket_src_s43 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 |                          0101011
      recvpacket_src_s47 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 |                          0101010
      recvpacket_src_s46 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 |                          0101001
      recvpacket_src_s45 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 |                          0101000
     recvpacket_type_s26 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 |                          0011111
     recvpacket_type_s29 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 |                          0000010
     recvpacket_type_s49 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 |                          0101110
     recvpacket_type_s48 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 |                          0101101
      recvpacket_type_s1 | 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 |                          0101100
recvpacket_arp_payload_htype1 | 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 |                          0110000
recvpacket_arp_payload_htype2 | 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 |                          0101111
recvpacket_arp_payload_ptype1 | 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 |                          0110001
recvpacket_arp_payload_ptype2 | 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 |                          0110010
recvpacket_arp_payload_hlen | 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 |                          0110011
recvpacket_arp_payload_plen | 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 |                          0110100
recvpacket_arp_payload_op1 | 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 |                          0110101
recvpacket_arp_payload_op2 | 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 |                          1001011
recvpacket_arp_payload_smac1 | 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 |                          0110110
recvpacket_arp_payload_smac2 | 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 |                          0110111
recvpacket_arp_payload_smac3 | 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 |                          0111000
recvpacket_arp_payload_smac4 | 0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 |                          0111001
recvpacket_arp_payload_smac5 | 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |                          0111010
recvpacket_arp_payload_smac6 | 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 |                          0111011
recvpacket_arp_payload_sip1 | 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 |                          0111100
recvpacket_arp_payload_sip2 | 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 |                          0111101
recvpacket_arp_payload_sip3 | 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 |                          0111110
recvpacket_arp_payload_sip4 | 0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 |                          0111111
recvpacket_arp_payload_tmac1 | 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 |                          1000000
recvpacket_arp_payload_tmac2 | 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 |                          1000001
recvpacket_arp_payload_tmac3 | 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 |                          1000010
recvpacket_arp_payload_tmac4 | 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 |                          1000011
recvpacket_arp_payload_tmac5 | 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 |                          1000100
recvpacket_arp_payload_tmac6 | 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 |                          1000101
recvpacket_arp_payload_tip1 | 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 |                          1000110
recvpacket_arp_payload_tip2 | 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 |                          1000111
recvpacket_arp_payload_tip3 | 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 |                          1001000
recvpacket_arp_payload_tip4 | 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 |                          1001001
  recvpacket_crc_arp_s52 | 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 |                          1001110
  recvpacket_crc_arp_s53 | 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 |                          1010000
 recvpacket_crc_arp_crc1 | 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 |                          1010001
 recvpacket_crc_arp_crc2 | 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 |                          1010011
 recvpacket_crc_arp_crc3 | 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 |                          1010100
 recvpacket_crc_arp_crc4 | 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 |                          1010101
recvpacket_ip_payload_ip_versionandheader | 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 |                          0000101
recvpacket_ip_payload_ip_tos | 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 |                          0001000
recvpacket_ip_payload_ip_totlength1 | 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 |                          0000111
recvpacket_ip_payload_ip_totlength2 | 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 |                          0000011
recvpacket_ip_payload_ip_id1 | 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 |                          0001111
recvpacket_ip_payload_ip_id2 | 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 |                          0001110
recvpacket_ip_payload_ip_flagsandfrag | 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 |                          0001101
recvpacket_ip_payload_ip_fragmentoffset | 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 |                          0001100
recvpacket_ip_payload_ip_ttl | 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 |                          0001011
recvpacket_ip_payload_ip_protocol | 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 |                          0010111
recvpacket_ip_payload_ip_checksum1 | 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 |                          0010110
recvpacket_ip_payload_ip_checksum2 | 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 |                          0010101
recvpacket_ip_payload_ip_sourceaddr1 | 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 |                          0010100
recvpacket_ip_payload_ip_sourceaddr2 | 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 |                          0011001
recvpacket_ip_payload_ip_sourceaddr3 | 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 |                          0011000
recvpacket_ip_payload_ip_sourceaddr4 | 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 |                          0011100
recvpacket_ip_payload_ip_destaddr1 | 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011011
recvpacket_ip_payload_ip_destaddr2 | 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011010
recvpacket_ip_payload_ip_destaddr3 | 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011110
recvpacket_ip_payload_ip_destaddr4 | 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0011101
recvpacket_ip_payload_icmp_type | 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100000
recvpacket_ip_payload_icmp_code | 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100001
recvpacket_ip_payload_icmp_checksum1 | 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100010
recvpacket_ip_payload_icmp_checksum2 | 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1100011
recvpacket_ip_payload_icmp_id1 | 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001010
recvpacket_ip_payload_icmp_id2 | 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001100
recvpacket_ip_payload_icmp_seqnum1 | 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1001111
recvpacket_ip_payload_icmp_seqnum2 | 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1010010
recvpacket_ip_payload_icmp_dataloop | 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1010110
recvpacket_ip_payload_udp_sourceport1 | 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0000100
recvpacket_ip_payload_udp_sourceport2 | 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100101
recvpacket_ip_payload_udp_destport1 | 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0001010
recvpacket_ip_payload_udp_destport2 | 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100000
recvpacket_ip_payload_udp_length1 | 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100001
recvpacket_ip_payload_udp_length2 | 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100100
recvpacket_ip_payload_udp_checksum1 | 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100011
recvpacket_ip_payload_udp_checksum2 | 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0100010
recvpacket_ip_payload_udp_recvdataloop | 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          0000001
   recvpacket_crc_ip_s55 | 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011000
   recvpacket_crc_ip_s56 | 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011101
  recvpacket_crc_ip_crc9 | 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011100
  recvpacket_crc_ip_crc8 | 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011011
  recvpacket_crc_ip_crc7 | 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011010
  recvpacket_crc_ip_crc6 | 1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                          1011001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'decipherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'sequential' in module 'icmp_ping_checksum_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               10
            wait_for_end |                              010 |                               00
              reset_size |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'burst_controller_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
                     s13 |                     000000000010 |                             0011
                   s3_s4 |                     000000000100 |                             0100
                   s3_s5 |                     000000001000 |                             1001
                   s3_s6 |                     000000010000 |                             1000
                   s3_s7 |                     000000100000 |                             0111
                   s3_s8 |                     000001000000 |                             0110
                   s3_s9 |                     000010000000 |                             0101
                  s3_s10 |                     000100000000 |                             1011
                  s3_s11 |                     001000000000 |                             1010
              insert_crc |                     010000000000 |                             0001
                 rcvdone |                     100000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             1011
                get_comm |                  000000000000010 |                             1101
                pro_comm |                  000000000000100 |                             1001
                 err_dec |                  000000000001000 |                             1110
                dec_comm |                  000000000010000 |                             1010
             read_com_s1 |                  000000000100000 |                             0100
            read_com_s14 |                  000000001000000 |                             0010
            read_com_s18 |                  000000010000000 |                             0101
            read_com_s13 |                  000000100000000 |                             0001
            read_com_s15 |                  000001000000000 |                             0011
            write_com_s8 |                  000010000000000 |                             0000
           write_com_s40 |                  000100000000000 |                             0111
            write_com_s9 |                  001000000000000 |                             1000
           write_com_s42 |                  010000000000000 |                             0110
               return_st |                  100000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'ram_comm_dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000001 |                             0101
              read_ififo |                       0000000010 |                             0011
               savecount |                       0000000100 |                             0010
                      s1 |                       0000001000 |                             0001
                      s2 |                       0000010000 |                             0100
                chk_busy |                       0000100000 |                             0111
                   trgrd |                       0001000000 |                             1001
                      s5 |                       0010000000 |                             1000
                      s7 |                       0100000000 |                             0000
                txmtdone |                       1000000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Sreg0_reg' using encoding 'one-hot' in module 'tx_seq_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               00 |                              000
               wait4trig |                               01 |                              001
                   store |                               10 |                              011
               wait4done |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               00 |                              000
               wait4trig |                               01 |                              001
                   store |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIFO_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                rst_read |                               00 |                               00
       fifo_not_readable |                               01 |                               10
           fifo_readable |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'FIFO_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4474 ; free virtual = 8592
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.239; parent = 1246.769; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 29    
	   3 Input   16 Bit       Adders := 16    
	   2 Input   12 Bit       Adders := 9     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 15    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 6     
	   2 Input      9 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 39    
	   4 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 24    
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 9     
+---Registers : 
	              240 Bit    Registers := 8     
	               64 Bit    Registers := 7     
	               48 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 80    
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 80    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 106   
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 12    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 30    
	                8 Bit    Registers := 74    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 188   
+---RAMs : 
	             512K Bit	(32768 X 16 bit)          RAMs := 3     
	              10K Bit	(256 X 40 bit)          RAMs := 3     
+---Muxes : 
	 100 Input  100 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 15    
	  66 Input   66 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 2     
	  15 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	  10 Input   64 Bit        Muxes := 1     
	 100 Input   48 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 7     
	   2 Input   40 Bit        Muxes := 4     
	 100 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   25 Bit        Muxes := 32    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 59    
	  66 Input   16 Bit        Muxes := 1     
	  76 Input   16 Bit        Muxes := 2     
	 100 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 2     
	  15 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 8     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 4     
	  76 Input   11 Bit        Muxes := 1     
	  10 Input   11 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 19    
	   3 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 25    
	  66 Input    8 Bit        Muxes := 1     
	  76 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	  76 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 47    
	   4 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 100   
	  66 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	  76 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 32    
	 100 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 7     
	  15 Input    1 Bit        Muxes := 19    
	  10 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 28    
	   7 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
DSP Report: Generating DSP w3, operation Mode is: A2*B.
DSP Report: register w11 is absorbed into DSP w3.
DSP Report: operator w3 is absorbed into DSP w3.
DSP Report: Generating DSP w11, operation Mode is: C+A2*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w18 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A''*B.
DSP Report: register y_1_reg is absorbed into DSP w11.
DSP Report: register y_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w17 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A2*B.
DSP Report: register x_2_reg is absorbed into DSP w11.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w9 is absorbed into DSP w11.
DSP Report: Generating DSP w11, operation Mode is: PCIN+A*B.
DSP Report: operator w11 is absorbed into DSP w11.
DSP Report: operator w5 is absorbed into DSP w11.
WARNING: [Synth 8-3917] design top_level has port sfp_tx_dis driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_TOP/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_TOP/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_MID/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_MID/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_BOT/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_BOT/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_TOP/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_MID/storage_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FIFO_TS_BOT/storage_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4456 ; free virtual = 8587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1543.376; parent = 1338.905; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|AFE_0       | FIFO_TS_TOP/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|AFE_0       | FIFO_TS_MID/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|AFE_0       | FIFO_TS_BOT/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | A2*B        | 25     | 18     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | C+A2*B      | 25     | 18     | 40     | -      | 40     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A''*B  | 25     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A2*B   | 25     | 18     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_movmean40_cfd        | PCIN+A*B    | 25     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4350 ; free virtual = 8485
Synthesis current peak Physical Memory [PSS] (MB): peak = 1641.614; parent = 1437.144; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4321 ; free virtual = 8455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.673; parent = 1461.202; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|FIFO16_2:   | storage_reg             | 32 K x 16(NO_CHANGE)   | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|AFE_0       | FIFO_TS_TOP/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|AFE_0       | FIFO_TS_MID/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|AFE_0       | FIFO_TS_BOT/storage_reg | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TOP/storage_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_MID/storage_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_BOT/storage_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TS_TOP/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TS_MID/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance AFE_0/FIFO_TS_BOT/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4293 ; free virtual = 8424
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.673; parent = 1461.202; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.782; parent = 1461.312; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1665.798; parent = 1461.327; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1666.462; parent = 1461.991; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1666.524; parent = 1462.054; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1666.524; parent = 1462.054; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1666.524; parent = 1462.054; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[43][7] | 44     | 8     | NO           | NO                 | YES               | 0      | 16      | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | A'*B        | 30     | 15     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | C+A'*B      | 30     | 16     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filtroIIR_integrator_optimized | PCIN+A''*B  | 30     | 18     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |gig_ethernet_pcs_pma_0 |         1|
|2     |clk_wiz_1              |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |clk_wiz_1_bbox              |     1|
|2     |gig_ethernet_pcs_pma_0_bbox |     1|
|3     |CARRY4                      |   377|
|4     |DSP48E1                     |    40|
|7     |FIFO18E1                    |     3|
|8     |FIFO36E1                    |     7|
|9     |IDELAYCTRL                  |     1|
|10    |IDELAYE2                    |     9|
|11    |ISERDESE2                   |    18|
|13    |LUT1                        |   137|
|14    |LUT2                        |   784|
|15    |LUT3                        |   720|
|16    |LUT4                        |   525|
|17    |LUT5                        |   537|
|18    |LUT6                        |  1110|
|19    |MUXF7                       |    54|
|20    |ODDR                        |     1|
|21    |RAMB16_S4_S4                |    36|
|22    |RAMB36E1                    |    51|
|24    |SRLC32E                     |   964|
|25    |FDPE                        |    64|
|26    |FDRE                        |  4012|
|27    |FDSE                        |    40|
|28    |IBUF                        |     7|
|29    |IBUFDS                      |     9|
|30    |OBUF                        |     9|
|31    |OBUFDS                      |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4305 ; free virtual = 8437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1666.544; parent = 1462.073; children = 204.533
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3292.609; parent = 2312.133; children = 980.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 180 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2344.145 ; gain = 527.551 ; free physical = 4354 ; free virtual = 8486
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2344.145 ; gain = 692.332 ; free physical = 4354 ; free virtual = 8486
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2344.145 ; gain = 0.000 ; free physical = 4465 ; free virtual = 8598
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.145 ; gain = 0.000 ; free physical = 4412 ; free virtual = 8544
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAMB16_S4_S4 => RAMB18E1: 36 instances

Synth Design complete, checksum: 98bfe26d
INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 127 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2344.145 ; gain = 1050.027 ; free physical = 4602 ; free virtual = 8734
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 16:38:26 2025...
