\hypertarget{group___peripheral__memory__map}{}\section{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}{R\+A\+M\+I\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}{F\+L\+A\+S\+H\+I\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x00200000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}{R\+A\+M\+D\+T\+C\+M\+\_\+\+B\+A\+SE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{Q\+S\+P\+I\+\_\+\+B\+A\+SE}}~0x90000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE}}~0x\+A0001000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}~0x20010000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}~0x2003\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}}~0x0807\+F\+F\+F\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE}}~0x1\+F\+F07800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND}}~0x1\+F\+F07\+A0\+F\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\#define {\bfseries A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}} 
\#define {\bfseries A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00010000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}} 
\#define {\bfseries A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x00020000\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\#define {\bfseries T\+I\+M2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}} 
\#define {\bfseries T\+I\+M3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}} 
\#define {\bfseries T\+I\+M4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}} 
\#define {\bfseries T\+I\+M5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}} 
\#define {\bfseries T\+I\+M6\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}} 
\#define {\bfseries T\+I\+M7\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}} 
\#define {\bfseries T\+I\+M12\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}} 
\#define {\bfseries T\+I\+M13\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}} 
\#define {\bfseries T\+I\+M14\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}\label{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}} 
\#define {\bfseries L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}} 
\#define {\bfseries R\+T\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\#define {\bfseries W\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}} 
\#define {\bfseries I\+W\+D\+G\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}} 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}} 
\#define {\bfseries S\+P\+I3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}} 
\#define {\bfseries U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}} 
\#define {\bfseries U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}} 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}} 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}} 
\#define {\bfseries I2\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}} 
\#define {\bfseries I2\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}} 
\#define {\bfseries I2\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}} 
\#define {\bfseries C\+A\+N1\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}} 
\#define {\bfseries P\+W\+R\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}} 
\#define {\bfseries D\+A\+C\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}\label{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}} 
\#define {\bfseries U\+A\+R\+T7\+\_\+\+B\+A\+SE}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7800\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{U\+A\+R\+T8\+\_\+\+B\+A\+SE}}~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}} 
\#define {\bfseries T\+I\+M1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}} 
\#define {\bfseries T\+I\+M8\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}} 
\#define {\bfseries U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}} 
\#define {\bfseries U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8cf4fba4e003a1d2b8b3c6c75e7aa8e4}\label{group___peripheral__memory__map_ga8cf4fba4e003a1d2b8b3c6c75e7aa8e4}} 
\#define {\bfseries S\+D\+M\+M\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}} 
\#define {\bfseries A\+D\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}} 
\#define {\bfseries A\+D\+C2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2100\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}} 
\#define {\bfseries A\+D\+C3\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2200\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}} 
\#define {\bfseries A\+D\+C\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2300\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}\label{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}} 
\#define {\bfseries S\+D\+M\+M\+C1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}\label{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}} 
\#define {\bfseries S\+P\+I4\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\#define {\bfseries S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}} 
\#define {\bfseries E\+X\+T\+I\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}} 
\#define {\bfseries T\+I\+M9\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}} 
\#define {\bfseries T\+I\+M10\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\#define {\bfseries T\+I\+M11\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x4800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}\label{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}} 
\#define {\bfseries S\+P\+I5\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}\label{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}} 
\#define {\bfseries S\+A\+I1\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}\label{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}} 
\#define {\bfseries S\+A\+I2\+\_\+\+B\+A\+SE}~(A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x5\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}\label{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}} 
\#define {\bfseries S\+A\+I1\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(S\+A\+I1\+\_\+\+B\+A\+SE + 0x004\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}\label{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}} 
\#define {\bfseries S\+A\+I1\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}~(S\+A\+I1\+\_\+\+B\+A\+SE + 0x024\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}\label{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}} 
\#define {\bfseries S\+A\+I2\+\_\+\+Block\+\_\+\+A\+\_\+\+B\+A\+SE}~(S\+A\+I2\+\_\+\+B\+A\+SE + 0x004\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE}}~(S\+A\+I2\+\_\+\+B\+A\+SE + 0x024\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}} 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}} 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}} 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}} 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x0\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}} 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}} 
\#define {\bfseries G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}} 
\#define {\bfseries G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}} 
\#define {\bfseries G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x1\+C00\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}} 
\#define {\bfseries G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x2000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}} 
\#define {\bfseries C\+R\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}} 
\#define {\bfseries R\+C\+C\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}} 
\#define {\bfseries F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x3\+C00\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{U\+I\+D\+\_\+\+B\+A\+SE}}~0x1\+F\+F07\+A10\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F07\+A22\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE}}~0x1\+F\+F07\+B\+F0\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga82ee4266c05a8b5a8bf1e8e46b383c44}\label{group___peripheral__memory__map_ga82ee4266c05a8b5a8bf1e8e46b383c44}} 
\#define {\bfseries P\+A\+C\+K\+A\+G\+E\+S\+I\+Z\+E\+\_\+\+B\+A\+SE}~\mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE}}
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\#define {\bfseries D\+M\+A1\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x010\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x028\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x040\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x058\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x070\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x088\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+A0\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}} 
\#define {\bfseries D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(D\+M\+A1\+\_\+\+B\+A\+SE + 0x0\+B8\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}} 
\#define {\bfseries D\+M\+A2\+\_\+\+B\+A\+SE}~(A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x6400\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x010\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x028\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x040\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x058\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x070\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x088\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}} 
\#define {\bfseries D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+A0\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+B8\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}\label{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}} 
\#define {\bfseries F\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0000\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}\label{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}} 
\#define {\bfseries F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0104\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}\label{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}} 
\#define {\bfseries F\+M\+C\+\_\+\+Bank3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0080\+U\+L)
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}\label{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}} 
\#define {\bfseries F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+B\+A\+SE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}} + 0x0140\+U\+L)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}~0x\+E0042000\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}\label{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~0x40040000\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}\label{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~0x50000000\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}\label{group___peripheral__memory__map_ga044aa4388e72d9d47a03f387fb8926fb}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~0x0000\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}\label{group___peripheral__memory__map_ga4d74a337597a77b1fca978202b519a18}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~0x0800\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}\label{group___peripheral__memory__map_gad8f69041452615aeb3948600e3882246}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~0x0900\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}\label{group___peripheral__memory__map_gaf0e972b8f028ecf44a652029efbd4642}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~0x0\+B00\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group___peripheral__memory__map_ga6fdb7429ad88e2d69440d6ecc4f4199e}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~0x0020\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group___peripheral__memory__map_ga3bb2dd6c82eefd8587b6146ba36ae071}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~0x0400\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}\label{group___peripheral__memory__map_ga42f433cb79ca69f09972e690fda6737a}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~0x0440\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group___peripheral__memory__map_ga942c8c5241b80fbcf638fea0fa18bebd}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~0x0500\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group___peripheral__memory__map_ga266cb1dbb50faf447f9c15d2ee93a522}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~0x0020\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}\label{group___peripheral__memory__map_gaa9766975aca084c257730879568bc7cf}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~0x0\+E00\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}\label{group___peripheral__memory__map_gace340350802904868673f0e839c4fa04}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~0x1000\+UL
\item 
\mbox{\Hypertarget{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}\label{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}} 
\#define {\bfseries U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~0x1000\+UL
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x10000000\+U\+L)}

A\+P\+B1 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~0x40024000\+UL}

Base address of \+: Backup S\+R\+A\+M(4 K\+B) \mbox{\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~0x\+E0042000\+UL}

U\+SB registers base address \mbox{\Hypertarget{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{DMA2\_Stream7\_BASE}{DMA2\_Stream7\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~(D\+M\+A2\+\_\+\+B\+A\+SE + 0x0\+B8\+U\+L)}

A\+H\+B2 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~\mbox{\hyperlink{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}{F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE}}}

Peripheral memory map \mbox{\Hypertarget{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}\label{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_END@{FLASH\_END}}
\index{FLASH\_END@{FLASH\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASH\_END}{FLASH\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+E\+ND~0x0807\+F\+F\+F\+F\+UL}

F\+L\+A\+SH end address \mbox{\Hypertarget{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}\label{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}}
\index{FLASH\_OTP\_BASE@{FLASH\_OTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASH\_OTP\_BASE}{FLASH\_OTP\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+B\+A\+SE~0x1\+F\+F07800\+UL}

Base address of \+: (up to 528 Bytes) embedded F\+L\+A\+SH O\+TP Area \mbox{\Hypertarget{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}\label{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_OTP\_END@{FLASH\_OTP\_END}}
\index{FLASH\_OTP\_END@{FLASH\_OTP\_END}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASH\_OTP\_END}{FLASH\_OTP\_END}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+\_\+\+O\+T\+P\+\_\+\+E\+ND~0x1\+F\+F07\+A0\+F\+UL}

End address of \+: (up to 528 Bytes) embedded F\+L\+A\+SH O\+TP Area \mbox{\Hypertarget{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}\label{group___peripheral__memory__map_gac3b4a5c22d8538b98de5a11301cd1a47}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHAXI\_BASE@{FLASHAXI\_BASE}}
\index{FLASHAXI\_BASE@{FLASHAXI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASHAXI\_BASE}{FLASHAXI\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+A\+X\+I\+\_\+\+B\+A\+SE~0x08000000\+UL}

Base address of \+: (up to 512 KB) embedded F\+L\+A\+SH memory accessible over A\+XI \mbox{\Hypertarget{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}\label{group___peripheral__memory__map_ga2154d7b7ccb4f2647df165fbd056c130}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHITCM\_BASE@{FLASHITCM\_BASE}}
\index{FLASHITCM\_BASE@{FLASHITCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASHITCM\_BASE}{FLASHITCM\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+I\+T\+C\+M\+\_\+\+B\+A\+SE~0x00200000\+UL}

Base address of \+: (up to 512 KB) embedded F\+L\+A\+SH memory accessible over I\+T\+CM \mbox{\Hypertarget{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}\label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FLASHSIZE\_BASE}{FLASHSIZE\_BASE}}
{\footnotesize\ttfamily \#define F\+L\+A\+S\+H\+S\+I\+Z\+E\+\_\+\+B\+A\+SE~0x1\+F\+F07\+A22\+UL}

F\+L\+A\+SH Size register base address \mbox{\Hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{FMC\_R\_BASE}{FMC\_R\_BASE}}
{\footnotesize\ttfamily \#define F\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~0x\+A0000000\+UL}

Base address of \+: F\+MC Control registers \mbox{\Hypertarget{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}\label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{PACKAGE\_BASE}{PACKAGE\_BASE}}
{\footnotesize\ttfamily \#define P\+A\+C\+K\+A\+G\+E\+\_\+\+B\+A\+SE~0x1\+F\+F07\+B\+F0\+UL}

Package size register base address \mbox{\Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~0x40000000\+UL}

Base address of \+: A\+H\+B/\+A\+BP Peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}\label{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_BASE@{QSPI\_BASE}}
\index{QSPI\_BASE@{QSPI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{QSPI\_BASE}{QSPI\_BASE}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+\_\+\+B\+A\+SE~0x90000000\+UL}

Base address of \+: Q\+S\+PI memories accessible over A\+XI \mbox{\Hypertarget{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}\label{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!QSPI\_R\_BASE@{QSPI\_R\_BASE}}
\index{QSPI\_R\_BASE@{QSPI\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{QSPI\_R\_BASE}{QSPI\_R\_BASE}}
{\footnotesize\ttfamily \#define Q\+S\+P\+I\+\_\+\+R\+\_\+\+B\+A\+SE~0x\+A0001000\+UL}

Base address of \+: Q\+S\+PI Control registers \mbox{\Hypertarget{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}\label{group___peripheral__memory__map_ga6882288e66a83d0050e0abcd999c893e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RAMDTCM\_BASE@{RAMDTCM\_BASE}}
\index{RAMDTCM\_BASE@{RAMDTCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{RAMDTCM\_BASE}{RAMDTCM\_BASE}}
{\footnotesize\ttfamily \#define R\+A\+M\+D\+T\+C\+M\+\_\+\+B\+A\+SE~0x20000000\+UL}

Base address of \+: 64KB system data R\+AM accessible over D\+T\+CM \mbox{\Hypertarget{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}\label{group___peripheral__memory__map_ga8f6d2f2cfd1a621b4ff5d35544ec9f6f}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RAMITCM\_BASE@{RAMITCM\_BASE}}
\index{RAMITCM\_BASE@{RAMITCM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{RAMITCM\_BASE}{RAMITCM\_BASE}}
{\footnotesize\ttfamily \#define R\+A\+M\+I\+T\+C\+M\+\_\+\+B\+A\+SE~0x00000000\+UL}

Base address of \+: 16KB R\+AM reserved for C\+PU execution/instruction accessible over I\+T\+CM \mbox{\Hypertarget{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{RNG\_BASE}{RNG\_BASE}}
{\footnotesize\ttfamily \#define R\+N\+G\+\_\+\+B\+A\+SE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}} + 0x60800\+U\+L)}

F\+MC Bankx registers base address \mbox{\Hypertarget{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}\label{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SAI2\_Block\_B\_BASE@{SAI2\_Block\_B\_BASE}}
\index{SAI2\_Block\_B\_BASE@{SAI2\_Block\_B\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{SAI2\_Block\_B\_BASE}{SAI2\_Block\_B\_BASE}}
{\footnotesize\ttfamily \#define S\+A\+I2\+\_\+\+Block\+\_\+\+B\+\_\+\+B\+A\+SE~(S\+A\+I2\+\_\+\+B\+A\+SE + 0x024\+U\+L)}

A\+H\+B1 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~0x20010000\+UL}

Base address of \+: 176KB R\+A\+M1 accessible over A\+X\+I/\+A\+HB \mbox{\Hypertarget{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~0x2003\+C000\+UL}

Base address of \+: 16KB R\+A\+M2 accessible over A\+X\+I/\+A\+HB \mbox{\Hypertarget{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}\label{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART8\_BASE@{UART8\_BASE}}
\index{UART8\_BASE@{UART8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{UART8\_BASE}{UART8\_BASE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T8\+\_\+\+B\+A\+SE~(A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE + 0x7\+C00\+U\+L)}

A\+P\+B2 peripherals \mbox{\Hypertarget{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}\label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\subsubsection{\texorpdfstring{UID\_BASE}{UID\_BASE}}
{\footnotesize\ttfamily \#define U\+I\+D\+\_\+\+B\+A\+SE~0x1\+F\+F07\+A10\+UL}

Unique device ID register base address 