{
  "design": {
    "design_info": {
      "boundary_crc": "0x67165F2371CD9A96",
      "device": "xc7z020clg400-1",
      "name": "design_tb_sim1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "axi4stream_vip_0": "",
      "axi4stream_vip_1": "",
      "axis_bitflip_0": ""
    },
    "ports": {
      "ACLK_0": {
        "type": "clk",
        "direction": "I"
      },
      "ARESETN_0": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "axi4stream_vip_0": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "design_tb_sim1_axi4stream_vip_0_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "axi4stream_vip_1": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "design_tb_sim1_axi4stream_vip_1_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "axis_bitflip_0": {
        "vlnv": "xilinx.com:module_ref:axis_bitflip:1.0",
        "xci_name": "design_tb_sim1_axis_bitflip_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_bitflip",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_TDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "M_AXIS_TKEEP",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "M_AXIS_TLAST",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "M_AXIS_TVALID",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "M_AXIS_TREADY",
                "direction": "I"
              }
            }
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_TDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "S_AXIS_TKEEP",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "S_AXIS_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "S_AXIS_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_AXIS_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "axi4stream_vip_0_M_AXIS": {
        "interface_ports": [
          "axi4stream_vip_0/M_AXIS",
          "axis_bitflip_0/S_AXIS"
        ]
      },
      "axis_bitflip_0_M_AXIS": {
        "interface_ports": [
          "axi4stream_vip_1/S_AXIS",
          "axis_bitflip_0/M_AXIS"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "ACLK_0",
          "axi4stream_vip_1/aclk",
          "axi4stream_vip_0/aclk",
          "axis_bitflip_0/ACLK"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "ARESETN_0",
          "axi4stream_vip_0/aresetn",
          "axi4stream_vip_1/aresetn",
          "axis_bitflip_0/ARESETN"
        ]
      }
    }
  }
}