//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	my_kernel_kernel0
// _ZZ17my_kernel_kernel0E20placeholder_d_shared has been demoted
// _ZZ17my_kernel_kernel0E18placeholder_shared has been demoted

.visible .entry my_kernel_kernel0(
	.param .u64 my_kernel_kernel0_param_0,
	.param .u64 my_kernel_kernel0_param_1,
	.param .u64 my_kernel_kernel0_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<124>;
	.reg .b64 	%rd<40>;
	// demoted variable
	.shared .align 4 .b8 _ZZ17my_kernel_kernel0E20placeholder_d_shared[2048];
	// demoted variable
	.shared .align 4 .b8 _ZZ17my_kernel_kernel0E18placeholder_shared[1024];

	ld.param.u64 	%rd19, [my_kernel_kernel0_param_0];
	ld.param.u64 	%rd20, [my_kernel_kernel0_param_1];
	ld.param.u64 	%rd18, [my_kernel_kernel0_param_2];
	cvta.to.global.u64 	%rd21, %rd20;
	cvta.to.global.u64 	%rd39, %rd19;
	mov.u32 	%r15, %ctaid.x;
	shr.s32 	%r16, %r15, 2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r15, 2;
	and.b32  	%r3, %r1, 7;
	shl.b32 	%r17, %r1, 6;
	mov.u32 	%r18, _ZZ17my_kernel_kernel0E20placeholder_d_shared;
	add.s32 	%r4, %r18, %r17;
	shl.b32 	%r19, %r1, 4;
	or.b32  	%r20, %r19, 1;
	shl.b32 	%r21, %r1, 3;
	sub.s32 	%r22, %r20, %r21;
	or.b32  	%r23, %r19, 2;
	or.b32  	%r24, %r19, 3;
	sub.s32 	%r25, %r23, %r21;
	or.b32  	%r26, %r19, 4;
	or.b32  	%r27, %r19, 5;
	sub.s32 	%r28, %r24, %r21;
	or.b32  	%r29, %r19, 6;
	sub.s32 	%r30, %r26, %r21;
	sub.s32 	%r31, %r27, %r21;
	sub.s32 	%r32, %r29, %r21;
	shl.b32 	%r33, %r1, 10;
	or.b32  	%r34, %r33, 896;
	and.b32  	%r35, %r34, 8064;
	shl.b32 	%r5, %r16, 15;
	and.b32  	%r6, %r15, 1;
	shl.b32 	%r36, %r15, 12;
	and.b32  	%r37, %r36, 4096;
	shl.b32 	%r38, %r1, 2;
	mov.u32 	%r39, _ZZ17my_kernel_kernel0E18placeholder_shared;
	add.s32 	%r7, %r39, %r19;
	or.b32  	%r40, %r38, 1;
	shl.b32 	%r41, %r1, 1;
	sub.s32 	%r42, %r40, %r41;
	shl.b32 	%r43, %r42, 7;
	and.b32  	%r44, %r43, 3968;
	shr.s32 	%r8, %r1, 8;
	shl.b32 	%r45, %r8, 7;
	and.b32  	%r9, %r1, 248;
	shr.u32 	%r46, %r9, 2;
	or.b32  	%r47, %r45, %r46;
	shl.b32 	%r48, %r47, 2;
	add.s32 	%r10, %r18, %r48;
	shl.b32 	%r49, %r8, 6;
	and.b32  	%r50, %r38, 28;
	or.b32  	%r51, %r49, %r50;
	shl.b32 	%r52, %r51, 2;
	add.s32 	%r11, %r39, %r52;
	shl.b32 	%r53, %r16, 16;
	shl.b32 	%r54, %r1, 11;
	and.b32  	%r55, %r54, -16384;
	add.s32 	%r56, %r53, %r55;
	cvt.u16.u32 	%rs1, %r15;
	shr.u16 	%rs2, %rs1, 1;
	and.b16  	%rs3, %rs2, 1;
	mul.wide.u16 	%r57, %rs3, 8192;
	or.b32  	%r58, %r56, %r57;
	add.s32 	%r59, %r35, -896;
	add.s32 	%r60, %r58, %r59;
	add.s32 	%r61, %r60, 896;
	mul.wide.s32 	%rd2, %r61, 4;
	shl.b32 	%r62, %r32, 8;
	and.b32  	%r63, %r62, -16384;
	add.s32 	%r64, %r53, %r63;
	or.b32  	%r65, %r64, %r57;
	cvt.u16.u32 	%rs4, %r32;
	shr.u16 	%rs5, %rs4, 1;
	and.b16  	%rs6, %rs5, 31;
	mul.wide.u16 	%r66, %rs6, 256;
	or.b32  	%r67, %r65, %r66;
	mul.wide.s32 	%rd3, %r67, 4;
	shl.b32 	%r68, %r31, 8;
	and.b32  	%r69, %r68, -16384;
	add.s32 	%r70, %r53, %r69;
	or.b32  	%r71, %r70, %r57;
	add.s32 	%r72, %r71, %r59;
	add.s32 	%r73, %r72, 640;
	mul.wide.s32 	%rd4, %r73, 4;
	shl.b32 	%r74, %r30, 8;
	and.b32  	%r75, %r74, -16384;
	add.s32 	%r76, %r53, %r75;
	or.b32  	%r77, %r76, %r57;
	cvt.u16.u32 	%rs7, %r30;
	shr.u16 	%rs8, %rs7, 2;
	and.b16  	%rs9, %rs8, 15;
	mul.wide.u16 	%r78, %rs9, 512;
	or.b32  	%r79, %r77, %r78;
	mul.wide.s32 	%rd5, %r79, 4;
	shl.b32 	%r80, %r28, 8;
	and.b32  	%r81, %r80, -16384;
	add.s32 	%r82, %r53, %r81;
	or.b32  	%r83, %r82, %r57;
	add.s32 	%r84, %r83, %r59;
	add.s32 	%r85, %r84, 384;
	mul.wide.s32 	%rd6, %r85, 4;
	shl.b32 	%r86, %r25, 8;
	and.b32  	%r87, %r86, -16384;
	add.s32 	%r88, %r53, %r87;
	or.b32  	%r89, %r88, %r57;
	cvt.u16.u32 	%rs10, %r25;
	shr.u16 	%rs11, %rs10, 1;
	and.b16  	%rs12, %rs11, 31;
	mul.wide.u16 	%r90, %rs12, 256;
	or.b32  	%r91, %r89, %r90;
	mul.wide.s32 	%rd7, %r91, 4;
	shl.b32 	%r92, %r22, 8;
	and.b32  	%r93, %r92, -16384;
	add.s32 	%r94, %r53, %r93;
	or.b32  	%r95, %r94, %r57;
	add.s32 	%r96, %r95, %r59;
	add.s32 	%r97, %r96, 128;
	mul.wide.s32 	%rd8, %r97, 4;
	add.s32 	%r98, %r59, %r53;
	add.s32 	%r99, %r98, %r55;
	add.s32 	%r100, %r99, %r57;
	mul.wide.s32 	%rd9, %r100, 4;
	add.s32 	%r101, %r44, -128;
	add.s32 	%r102, %r37, %r101;
	add.s32 	%r103, %r102, %r5;
	shl.b32 	%r104, %r1, 9;
	and.b32  	%r105, %r104, -8192;
	add.s32 	%r106, %r103, %r105;
	mul.wide.s32 	%rd22, %r106, 4;
	add.s64 	%rd23, %rd21, %rd22;
	add.s64 	%rd38, %rd23, 4;
	or.b32  	%r107, %r37, %r5;
	shl.b32 	%r108, %r42, 8;
	and.b32  	%r109, %r108, -8192;
	add.s32 	%r110, %r107, %r109;
	add.s32 	%r111, %r110, %r101;
	add.s32 	%r112, %r111, 128;
	mul.wide.s32 	%rd24, %r112, 4;
	add.s64 	%rd25, %rd21, %rd24;
	add.s64 	%rd37, %rd25, 4;
	mov.u32 	%r123, 0;
	mov.f32 	%f65, 0f00000000;
	mov.f32 	%f66, %f65;
	mov.f32 	%f67, %f65;
	mov.f32 	%f68, %f65;
	mov.f32 	%f69, %f65;
	mov.f32 	%f70, %f65;
	mov.f32 	%f71, %f65;
	mov.f32 	%f72, %f65;

$L__BB0_1:
	bar.sync 	0;
	setp.gt.s32 	%p1, %r1, 31;
	@%p1 bra 	$L__BB0_3;

	add.s64 	%rd26, %rd39, %rd9;
	ld.global.nc.f32 	%f25, [%rd26];
	st.shared.f32 	[%r4], %f25;
	ld.global.nc.f32 	%f26, [%rd26+4];
	st.shared.f32 	[%r4+4], %f26;
	add.s64 	%rd27, %rd39, %rd8;
	ld.global.nc.f32 	%f27, [%rd27];
	st.shared.f32 	[%r4+8], %f27;
	ld.global.nc.f32 	%f28, [%rd27+4];
	st.shared.f32 	[%r4+12], %f28;
	add.s64 	%rd28, %rd39, %rd7;
	ld.global.nc.f32 	%f29, [%rd28];
	st.shared.f32 	[%r4+16], %f29;
	ld.global.nc.f32 	%f30, [%rd28+4];
	st.shared.f32 	[%r4+20], %f30;
	add.s64 	%rd29, %rd39, %rd6;
	ld.global.nc.f32 	%f31, [%rd29];
	st.shared.f32 	[%r4+24], %f31;
	ld.global.nc.f32 	%f32, [%rd29+4];
	st.shared.f32 	[%r4+28], %f32;
	add.s64 	%rd30, %rd39, %rd5;
	ld.global.nc.f32 	%f33, [%rd30];
	st.shared.f32 	[%r4+32], %f33;
	ld.global.nc.f32 	%f34, [%rd30+4];
	st.shared.f32 	[%r4+36], %f34;
	add.s64 	%rd31, %rd39, %rd4;
	ld.global.nc.f32 	%f35, [%rd31];
	st.shared.f32 	[%r4+40], %f35;
	ld.global.nc.f32 	%f36, [%rd31+4];
	st.shared.f32 	[%r4+44], %f36;
	add.s64 	%rd32, %rd39, %rd3;
	ld.global.nc.f32 	%f37, [%rd32];
	st.shared.f32 	[%r4+48], %f37;
	ld.global.nc.f32 	%f38, [%rd32+4];
	st.shared.f32 	[%r4+52], %f38;
	add.s64 	%rd33, %rd39, %rd2;
	ld.global.nc.f32 	%f39, [%rd33];
	st.shared.f32 	[%r4+56], %f39;
	ld.global.nc.f32 	%f40, [%rd33+4];
	st.shared.f32 	[%r4+60], %f40;

$L__BB0_3:
	setp.gt.s32 	%p2, %r1, 63;
	@%p2 bra 	$L__BB0_5;

	ld.global.nc.f32 	%f41, [%rd38+-4];
	st.shared.f32 	[%r7], %f41;
	ld.global.nc.f32 	%f42, [%rd38];
	st.shared.f32 	[%r7+4], %f42;
	ld.global.nc.f32 	%f43, [%rd37+-4];
	st.shared.f32 	[%r7+8], %f43;
	ld.global.nc.f32 	%f44, [%rd37];
	st.shared.f32 	[%r7+12], %f44;

$L__BB0_5:
	bar.sync 	0;
	ld.shared.f32 	%f45, [%r11];
	ld.shared.f32 	%f46, [%r10];
	fma.rn.f32 	%f47, %f46, %f45, %f72;
	ld.shared.f32 	%f48, [%r11+128];
	fma.rn.f32 	%f49, %f46, %f48, %f71;
	ld.shared.f32 	%f50, [%r10+256];
	fma.rn.f32 	%f51, %f50, %f45, %f70;
	fma.rn.f32 	%f52, %f50, %f48, %f69;
	ld.shared.f32 	%f53, [%r11+8];
	fma.rn.f32 	%f54, %f46, %f53, %f68;
	ld.shared.f32 	%f55, [%r11+136];
	fma.rn.f32 	%f56, %f46, %f55, %f67;
	fma.rn.f32 	%f57, %f50, %f53, %f66;
	fma.rn.f32 	%f58, %f50, %f55, %f65;
	ld.shared.f32 	%f59, [%r11+4];
	ld.shared.f32 	%f60, [%r10+4];
	fma.rn.f32 	%f72, %f60, %f59, %f47;
	ld.shared.f32 	%f61, [%r11+132];
	fma.rn.f32 	%f71, %f60, %f61, %f49;
	ld.shared.f32 	%f62, [%r10+260];
	fma.rn.f32 	%f70, %f62, %f59, %f51;
	fma.rn.f32 	%f69, %f62, %f61, %f52;
	ld.shared.f32 	%f63, [%r11+12];
	fma.rn.f32 	%f68, %f60, %f63, %f54;
	ld.shared.f32 	%f64, [%r11+140];
	fma.rn.f32 	%f67, %f60, %f64, %f56;
	fma.rn.f32 	%f66, %f62, %f63, %f57;
	fma.rn.f32 	%f65, %f62, %f64, %f58;
	add.s64 	%rd39, %rd39, 8;
	add.s64 	%rd38, %rd38, 8;
	add.s64 	%rd37, %rd37, 8;
	add.s32 	%r123, %r123, 1;
	setp.ne.s32 	%p3, %r123, 64;
	@%p3 bra 	$L__BB0_1;

	cvta.to.global.u64 	%rd34, %rd18;
	shl.b32 	%r113, %r8, 13;
	add.s32 	%r114, %r5, %r113;
	shl.b32 	%r115, %r2, 11;
	add.s32 	%r116, %r114, %r115;
	shl.b32 	%r117, %r9, 3;
	add.s32 	%r118, %r116, %r117;
	shl.b32 	%r119, %r6, 5;
	add.s32 	%r120, %r118, %r119;
	shl.b32 	%r121, %r3, 1;
	add.s32 	%r122, %r120, %r121;
	mul.wide.s32 	%rd35, %r122, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.global.f32 	[%rd36], %f72;
	st.global.f32 	[%rd36+64], %f71;
	st.global.f32 	[%rd36+8192], %f70;
	st.global.f32 	[%rd36+8256], %f69;
	st.global.f32 	[%rd36+4], %f68;
	st.global.f32 	[%rd36+68], %f67;
	st.global.f32 	[%rd36+8196], %f66;
	st.global.f32 	[%rd36+8260], %f65;
	ret;

}

