#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 06 19:27:05 2016
# Process ID: 5988
# Current directory: C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1508 C:\Users\Familia\Documents\Leonardo\UnB\4 Semestre\Sistemas Digitais II - Teoria\Teste_6\teste_6\teste_6.xpr
# Log file: C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/vivado.log
# Journal file: C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 764.898 ; gain = 153.133
update_compile_order -fileset sources_1
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new
file mkdir {C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new}
close [ open {C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 823.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 823.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 823.398 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 823.398 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 840.383 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 840.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 840.383 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 840.383 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 840.383 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.195 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 852.195 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.195 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 852.195 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
ERROR: [VRFC 10-487] character '2' is not in element type std_logic [C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd:87]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 858.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 858.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 858.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 858.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 858.633 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.859 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/ram_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/controlador_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlador_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.srcs/sim_1/new/testbench_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c1697ab19a21426fab5631d4ef3021b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_memory_behav xil_defaultlib.testbench_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.controlador_fsm [controlador_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_memory
Built simulation snapshot testbench_memory_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Familia/Documents/Leonardo/UnB/4 Semestre/Sistemas Digitais II - Teoria/Teste_6/teste_6/teste_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_memory_behav -key {Behavioral:sim_1:Functional:testbench_memory} -tclbatch {testbench_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.859 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 860.859 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 06 22:51:36 2016...
