GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\cart\src\can_controller.sv'
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv'
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv'
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv'
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\cart\src\vehicle_data_generator.sv'
WARN  (EX3682) : Variable 's' might have multiple concurrent drivers("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":105)
Compiling module 'top'("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":3)
Extracting RAM for identifier 'dutyList'("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":72)
Compiling module 'vehicle_data_generator(SLEEP_CYCLE=500000,ID_ENGINE_REV=11'b01111101001,ID_CAR_SPEED=11'b01111011001)'("H:\git\TangPrimer25K_brushless\sample\cart\src\vehicle_data_generator.sv":4)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("H:\git\TangPrimer25K_brushless\sample\cart\src\vehicle_data_generator.sv":74)
Compiling module 'can_controller'("H:\git\TangPrimer25K_brushless\sample\cart\src\can_controller.sv":4)
Compiling module 'can_sender'("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":4)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":128)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":152)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":207)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":231)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":235)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":280)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("H:\git\TangPrimer25K_brushless\sample\cart\src\can_sender.sv":287)
Compiling module 'can_synchronizer'("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":4)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":81)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":106)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":108)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":120)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":135)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":140)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("H:\git\TangPrimer25K_brushless\sample\cart\src\can_synchronizer.sv":152)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":116)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":141)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":146)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":181)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":229)
WARN  (EX3779) : 'toggleSW' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":240)
WARN  (EX2420) : Latch inferred for net 'HIN_R'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":275)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":277)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":288)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":291)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "CAN_LED0" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":20)
WARN  (EX0211) : The output port "CAN_LED1" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":21)
WARN  (EX0211) : The output port "CAN_WS" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":25)
[5%] Running netlist conversion ...
WARN  (CV0018) : Input tacSW[0] is unused("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":6)
WARN  (CV0020) : Input toggleSW[1:0] is unused("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":7)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'HIN_R';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (DI0003) : Latch inferred for net 'HIN_S';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (DI0003) : Latch inferred for net '_LS';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (DI0003) : Latch inferred for net 'HIN_T';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (DI0003) : Latch inferred for net '_LT';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
WARN  (DI0003) : Latch inferred for net '_LR';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\cart\src\top.sv":252)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless.vg" completed
[100%] Generate report file "H:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless_syn.rpt.html" completed
GowinSynthesis finish
