<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:02:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 88.670000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.302ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2186">CIC1Sin/v_comb_66</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_1947">CIC1Sin/d10__i11</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay CIC1Sin/SLICE_2186 to CIC1Sin/SLICE_1947 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R15C29B.CLK,R15C29B.Q0,CIC1Sin/SLICE_2186:ROUTE, 0.145,R15C29B.Q0,R15C29A.CE,CIC1Sin/v_comb">Data path</A> CIC1Sin/SLICE_2186 to CIC1Sin/SLICE_1947:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C29B.CLK to     R15C29B.Q0 <A href="#@comp:CIC1Sin/SLICE_2186">CIC1Sin/SLICE_2186</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        16     0.145<A href="#@net:CIC1Sin/v_comb:R15C29B.Q0:R15C29A.CE:0.145">     R15C29B.Q0 to R15C29A.CE    </A> <A href="#@net:CIC1Sin/v_comb">CIC1Sin/v_comb</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R15C29B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R15C29B.CLK:1.443">        OSC.OSC to R15C29B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R15C29A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_1947:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R15C29A.CLK:1.443">        OSC.OSC to R15C29A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.303ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2183">CIC1Sin/v_comb_66_rep_91</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2056">CIC1Sin/d_d8_i0_i52</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Sin/d_d8_i0_i51">CIC1Sin/d_d8_i0_i51</A>

   Delay:               0.279ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay CIC1Sin/SLICE_2183 to CIC1Sin/SLICE_2056 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.303ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R22C26B.CLK,R22C26B.Q1,CIC1Sin/SLICE_2183:ROUTE, 0.146,R22C26B.Q1,R22C26D.CE,CIC1Sin/osc_clk_enable_547">Data path</A> CIC1Sin/SLICE_2183 to CIC1Sin/SLICE_2056:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C26B.CLK to     R22C26B.Q1 <A href="#@comp:CIC1Sin/SLICE_2183">CIC1Sin/SLICE_2183</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        25     0.146<A href="#@net:CIC1Sin/osc_clk_enable_547:R22C26B.Q1:R22C26D.CE:0.146">     R22C26B.Q1 to R22C26D.CE    </A> <A href="#@net:CIC1Sin/osc_clk_enable_547">CIC1Sin/osc_clk_enable_547</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.279   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C26B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R22C26B.CLK:1.425">        OSC.OSC to R22C26B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C26D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2056:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.425<A href="#@net:osc_clk:OSC.OSC:R22C26D.CLK:1.425">        OSC.OSC to R22C26D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1933">CIC1Cos/v_comb_66_rep_111</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1822">CIC1Cos/d_d9_i0_i8</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)
                   FF                        <A href="#@net:CIC1Cos/d_d9_i0_i7">CIC1Cos/d_d9_i0_i7</A>

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay CIC1Cos/SLICE_1933 to CIC1Cos/SLICE_1822 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R16C15C.CLK,R16C15C.Q1,CIC1Cos/SLICE_1933:ROUTE, 0.147,R16C15C.Q1,R16C15B.CE,CIC1Cos/osc_clk_enable_1334">Data path</A> CIC1Cos/SLICE_1933 to CIC1Cos/SLICE_1822:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C15C.CLK to     R16C15C.Q1 <A href="#@comp:CIC1Cos/SLICE_1933">CIC1Cos/SLICE_1933</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        25     0.147<A href="#@net:CIC1Cos/osc_clk_enable_1334:R16C15C.Q1:R16C15B.CE:0.147">     R16C15C.Q1 to R16C15B.CE    </A> <A href="#@net:CIC1Cos/osc_clk_enable_1334">CIC1Cos/osc_clk_enable_1334</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C15C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1933:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C15C.CLK:1.443">        OSC.OSC to R16C15C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C15B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C15B.CLK:1.443">        OSC.OSC to R16C15B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1917">CIC1Cos/d_tmp_i0_i50</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1880">CIC1Cos/d_d_tmp_i0_i50</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1917 to CIC1Cos/SLICE_1880 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R14C13B.CLK,R14C13B.Q0,CIC1Cos/SLICE_1917:ROUTE, 0.154,R14C13B.Q0,R14C13C.M1,CIC1Cos/d_tmp_50">Data path</A> CIC1Cos/SLICE_1917 to CIC1Cos/SLICE_1880:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q0 <A href="#@comp:CIC1Cos/SLICE_1917">CIC1Cos/SLICE_1917</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Cos/d_tmp_50:R14C13B.Q0:R14C13C.M1:0.154">     R14C13B.Q0 to R14C13C.M1    </A> <A href="#@net:CIC1Cos/d_tmp_50">CIC1Cos/d_tmp_50</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C13B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C13B.CLK:1.443">        OSC.OSC to R14C13B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R14C13C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1880:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R14C13C.CLK:1.443">        OSC.OSC to R14C13C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1907">CIC1Cos/d_tmp_i0_i31</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1870">CIC1Cos/d_d_tmp_i0_i31</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R18C11A.CLK,R18C11A.Q1,CIC1Cos/SLICE_1907:ROUTE, 0.154,R18C11A.Q1,R18C11B.M1,CIC1Cos/d_tmp_31">Data path</A> CIC1Cos/SLICE_1907 to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C11A.CLK to     R18C11A.Q1 <A href="#@comp:CIC1Cos/SLICE_1907">CIC1Cos/SLICE_1907</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_31:R18C11A.Q1:R18C11B.M1:0.154">     R18C11A.Q1 to R18C11B.M1    </A> <A href="#@net:CIC1Cos/d_tmp_31">CIC1Cos/d_tmp_31</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R18C11A.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1907:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R18C11A.CLK:1.443">        OSC.OSC to R18C11A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R18C11B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1870:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R18C11B.CLK:1.443">        OSC.OSC to R18C11B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_1954">CIC1Sin/d7_i0_i28</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2007">CIC1Sin/d_d7_i0_i28</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_1954 to CIC1Sin/SLICE_2007 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R17C29C.CLK,R17C29C.Q0,CIC1Sin/SLICE_1954:ROUTE, 0.154,R17C29C.Q0,R17C29B.M1,CIC1Sin/d7_28">Data path</A> CIC1Sin/SLICE_1954 to CIC1Sin/SLICE_2007:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29C.CLK to     R17C29C.Q0 <A href="#@comp:CIC1Sin/SLICE_1954">CIC1Sin/SLICE_1954</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Sin/d7_28:R17C29C.Q0:R17C29B.M1:0.154">     R17C29C.Q0 to R17C29B.M1    </A> <A href="#@net:CIC1Sin/d7_28">CIC1Sin/d7_28</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C29C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_1954:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R17C29C.CLK:1.443">        OSC.OSC to R17C29C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R17C29B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2007:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R17C29B.CLK:1.443">        OSC.OSC to R17C29B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1906">CIC1Cos/d_tmp_i0_i29</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1869">CIC1Cos/d_d_tmp_i0_i29</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1906 to CIC1Cos/SLICE_1869 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R19C12C.CLK,R19C12C.Q1,CIC1Cos/SLICE_1906:ROUTE, 0.154,R19C12C.Q1,R19C12B.M1,CIC1Cos/d_tmp_29">Data path</A> CIC1Cos/SLICE_1906 to CIC1Cos/SLICE_1869:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12C.CLK to     R19C12C.Q1 <A href="#@comp:CIC1Cos/SLICE_1906">CIC1Cos/SLICE_1906</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_29:R19C12C.Q1:R19C12B.M1:0.154">     R19C12C.Q1 to R19C12B.M1    </A> <A href="#@net:CIC1Cos/d_tmp_29">CIC1Cos/d_tmp_29</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C12C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R19C12C.CLK:1.443">        OSC.OSC to R19C12C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C12B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1869:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R19C12B.CLK:1.443">        OSC.OSC to R19C12B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1904">CIC1Cos/d_tmp_i0_i24</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1867">CIC1Cos/d_d_tmp_i0_i24</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1904 to CIC1Cos/SLICE_1867 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R18C10D.CLK,R18C10D.Q0,CIC1Cos/SLICE_1904:ROUTE, 0.154,R18C10D.Q0,R18C10B.M0,CIC1Cos/d_tmp_24">Data path</A> CIC1Cos/SLICE_1904 to CIC1Cos/SLICE_1867:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C10D.CLK to     R18C10D.Q0 <A href="#@comp:CIC1Cos/SLICE_1904">CIC1Cos/SLICE_1904</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp_24:R18C10D.Q0:R18C10B.M0:0.154">     R18C10D.Q0 to R18C10B.M0    </A> <A href="#@net:CIC1Cos/d_tmp_24">CIC1Cos/d_tmp_24</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R18C10D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1904:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R18C10D.CLK:1.443">        OSC.OSC to R18C10D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R18C10B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1867:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R18C10B.CLK:1.443">        OSC.OSC to R18C10B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2142">CIC1Sin/d_tmp_i0_i0</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2104">CIC1Sin/d_d_tmp_i0_i0</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2142 to CIC1Sin/SLICE_2104 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R16C30B.CLK,R16C30B.Q0,CIC1Sin/SLICE_2142:ROUTE, 0.154,R16C30B.Q0,R16C30C.M0,CIC1Sin/d_tmp_0">Data path</A> CIC1Sin/SLICE_2142 to CIC1Sin/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C30B.CLK to     R16C30B.Q0 <A href="#@comp:CIC1Sin/SLICE_2142">CIC1Sin/SLICE_2142</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Sin/d_tmp_0:R16C30B.Q0:R16C30C.M0:0.154">     R16C30B.Q0 to R16C30C.M0    </A> <A href="#@net:CIC1Sin/d_tmp_0">CIC1Sin/d_tmp_0</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C30B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C30B.CLK:1.443">        OSC.OSC to R16C30B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R16C30C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R16C30C.CLK:1.443">        OSC.OSC to R16C30C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2158">CIC1Sin/d_tmp_i0_i32</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_2121">CIC1Sin/d_d_tmp_i0_i32</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2158 to CIC1Sin/SLICE_2121 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R12C35B.CLK,R12C35B.Q1,CIC1Sin/SLICE_2158:ROUTE, 0.154,R12C35B.Q1,R12C35A.M0,CIC1Sin/d_tmp_32">Data path</A> CIC1Sin/SLICE_2158 to CIC1Sin/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C35B.CLK to     R12C35B.Q1 <A href="#@comp:CIC1Sin/SLICE_2158">CIC1Sin/SLICE_2158</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Sin/d_tmp_32:R12C35B.Q1:R12C35A.M0:0.154">     R12C35B.Q1 to R12C35A.M0    </A> <A href="#@net:CIC1Sin/d_tmp_32">CIC1Sin/d_tmp_32</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C35B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C35B.CLK:1.443">        OSC.OSC to R12C35B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 1.443,OSC.OSC,R12C35A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.443<A href="#@net:osc_clk:OSC.OSC:R12C35A.CLK:1.443">        OSC.OSC to R12C35A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2224">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     1.666ns  (73.0% logic, 27.0% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to Mixer1/SLICE_2224 and
      1.666ns delay Mixer1/SLICE_2224 to DiffOut (totaling 2.857ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 2.857ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R2C22B.CLK,osc_clk">Clock path</A> OSCH_inst to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R2C22B.CLK:1.191">        OSC.OSC to R2C22B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R2C22B.CLK,R2C22B.Q1,Mixer1/SLICE_2224:ROUTE, 0.449,R2C22B.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 1.084,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2224 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C22B.CLK to      R2C22B.Q1 <A href="#@comp:Mixer1/SLICE_2224">Mixer1/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.449<A href="#@net:DiffOut_c:R2C22B.Q1:122.PADDO:0.449">      R2C22B.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     1.084      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    1.666   (73.0% logic, 27.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2288">uart_rx1/o_Rx_DV_59</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_Rx_DV">o_Rx_DV</A>

   Data Path Delay:     1.668ns  (73.0% logic, 27.0% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to uart_rx1/SLICE_2288 and
      1.668ns delay uart_rx1/SLICE_2288 to o_Rx_DV (totaling 2.859ns) meets
      0.000ns hold offset OSCH_inst to o_Rx_DV by 2.859ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R3C10A.CLK,osc_clk">Clock path</A> OSCH_inst to uart_rx1/SLICE_2288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R3C10A.CLK:1.191">        OSC.OSC to R3C10A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R3C10A.CLK,R3C10A.Q0,uart_rx1/SLICE_2288:ROUTE, 0.451,R3C10A.Q0,143.PADDO,o_Rx_DV_c:DOPAD_DEL, 1.084,143.PADDO,143.PAD,o_Rx_DV">Data path</A> uart_rx1/SLICE_2288 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C10A.CLK to      R3C10A.Q0 <A href="#@comp:uart_rx1/SLICE_2288">uart_rx1/SLICE_2288</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.451<A href="#@net:o_Rx_DV_c:R3C10A.Q0:143.PADDO:0.451">      R3C10A.Q0 to 143.PADDO     </A> <A href="#@net:o_Rx_DV_c">o_Rx_DV_c</A>
DOPAD_DEL   ---     1.084      143.PADDO to        143.PAD <A href="#@comp:o_Rx_DV">o_Rx_DV</A>
                  --------
                    1.668   (73.0% logic, 27.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP4">PWMOutP4</A>

   Data Path Delay:     1.763ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.763ns delay PWM1/SLICE_6 to PWMOutP4 (totaling 2.935ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP4 by 2.935ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.172,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:1.172">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 0.546,R23C40B.Q1,69.PADDO,PWMOutP4_c:DOPAD_DEL, 1.084,69.PADDO,69.PAD,PWMOutP4">Data path</A> PWM1/SLICE_6 to PWMOutP4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     0.546<A href="#@net:PWMOutP4_c:R23C40B.Q1:69.PADDO:0.546">     R23C40B.Q1 to 69.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     1.084       69.PADDO to         69.PAD <A href="#@comp:PWMOutP4">PWMOutP4</A>
                  --------
                    1.763   (69.0% logic, 31.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP3">PWMOutP3</A>

   Data Path Delay:     1.763ns  (69.0% logic, 31.0% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.763ns delay PWM1/SLICE_6 to PWMOutP3 (totaling 2.935ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP3 by 2.935ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.172,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:1.172">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 0.546,R23C40B.Q1,68.PADDO,PWMOutP4_c:DOPAD_DEL, 1.084,68.PADDO,68.PAD,PWMOutP3">Data path</A> PWM1/SLICE_6 to PWMOutP3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     0.546<A href="#@net:PWMOutP4_c:R23C40B.Q1:68.PADDO:0.546">     R23C40B.Q1 to 68.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     1.084       68.PADDO to         68.PAD <A href="#@comp:PWMOutP3">PWMOutP3</A>
                  --------
                    1.763   (69.0% logic, 31.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     1.750ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.750ns delay CIC1Sin/SLICE_2220 to MYLED[0] (totaling 2.941ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 2.941ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R10C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R10C28C.CLK:1.191">        OSC.OSC to R10C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R10C28C.CLK,R10C28C.Q0,CIC1Sin/SLICE_2220:ROUTE, 0.664,R10C28C.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 0.953,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C28C.CLK to     R10C28C.Q0 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.664<A href="#@net:MYLED_c_0:R10C28C.Q0:97.PADDO:0.664">     R10C28C.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    1.750   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     1.750ns  (62.1% logic, 37.9% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      1.750ns delay CIC1Sin/SLICE_2220 to MYLED[1] (totaling 2.941ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 2.941ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R10C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R10C28C.CLK:1.191">        OSC.OSC to R10C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R10C28C.CLK,R10C28C.Q1,CIC1Sin/SLICE_2220:ROUTE, 0.664,R10C28C.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 0.953,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C28C.CLK to     R10C28C.Q1 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.664<A href="#@net:MYLED_c_1:R10C28C.Q1:98.PADDO:0.664">     R10C28C.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     0.953       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    1.750   (62.1% logic, 37.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     1.790ns  (60.7% logic, 39.3% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2222 and
      1.790ns delay CIC1Sin/SLICE_2222 to MYLED[4] (totaling 2.981ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 2.981ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R11C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R11C28C.CLK:1.191">        OSC.OSC to R11C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R11C28C.CLK,R11C28C.Q0,CIC1Sin/SLICE_2222:ROUTE, 0.704,R11C28C.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 0.953,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2222 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28C.CLK to     R11C28C.Q0 <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/SLICE_2222</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.704<A href="#@net:MYLED_c_4:R11C28C.Q0:104.PADDO:0.704">     R11C28C.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     0.953      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    1.790   (60.7% logic, 39.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[2] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 2.986ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R11C28A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R11C28A.CLK:1.191">        OSC.OSC to R11C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R11C28A.CLK,R11C28A.Q0,CIC1Sin/SLICE_2221:ROUTE, 0.709,R11C28A.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 0.953,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28A.CLK to     R11C28A.Q0 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.709<A href="#@net:MYLED_c_2:R11C28A.Q0:99.PADDO:0.709">     R11C28A.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     0.953       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 2.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     1.795ns  (60.5% logic, 39.5% route), 2 logic levels.

   Clock Path Delay:    1.191ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.191ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      1.795ns delay CIC1Sin/SLICE_2221 to MYLED[3] (totaling 2.986ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 2.986ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.191,OSC.OSC,R11C28A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.191<A href="#@net:osc_clk:OSC.OSC:R11C28A.CLK:1.191">        OSC.OSC to R11C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.191   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R11C28A.CLK,R11C28A.Q1,CIC1Sin/SLICE_2221:ROUTE, 0.709,R11C28A.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 0.953,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28A.CLK to     R11C28A.Q1 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.709<A href="#@net:MYLED_c_3:R11C28A.Q1:100.PADDO:0.709">     R11C28A.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     0.953      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    1.795   (60.5% logic, 39.5% route), 2 logic levels.


Passed:  The following path meets requirements by 3.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     1.938ns  (62.8% logic, 37.2% route), 2 logic levels.

   Clock Path Delay:    1.172ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.172ns delay OSCH_inst to PWM1/SLICE_6 and
      1.938ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 3.110ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 3.110ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.172,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.172<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:1.172">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.172   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.133,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 0.721,R23C40B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 1.084,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     0.721<A href="#@net:PWMOutP4_c:R23C40B.Q1:61.PADDO:0.721">     R23C40B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     1.084       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    1.938   (62.8% logic, 37.2% route), 2 logic levels.

Report:    2.857ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1622454 paths, 1 nets, and 16498 connections (99.99% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 10 (setup), 0 (hold)
Score: 71326 (setup), 0 (hold)
Cumulative negative slack: 71326 (71326+0)
