<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file p3050fg_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed May 01 11:27:42 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "CK1" 80.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  150.150MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "CK1_c" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  105.053MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.840ns
         The internal maximum frequency of the following component is 150.150 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            CK1

   Delay:               6.660ns -- based on Minimum Pulse Width

Report:  150.150MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "CK1_c" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        spcb_i0_i1  (to CK1_c +)
                   FF                        spcb_i0_i0

   Delay:               9.270ns  (23.9% logic, 76.1% route), 5 logic levels.

 Constraint Details:

      9.270ns physical path delay SLICE_216 to SLICE_264 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 2.981ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.368     R15C23B.F0 to     R16C20C.A1 n7367
CTOF_DEL    ---     0.452     R16C20C.A1 to     R16C20C.F1 SLICE_302
ROUTE         4     1.741     R16C20C.F1 to     R18C25D.CE CK1_c_enable_169 (to CK1_c)
                  --------
                    9.270   (23.9% logic, 76.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R18C25D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIB_i0_i15  (to CK1_c +)
                   FF                        DIVIB_i0_i14

   Delay:               9.038ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_216 to SLICE_16 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.213ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.325     R15C23B.F0 to     R15C20B.B0 n7367
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 SLICE_303
ROUTE         4     1.552     R15C20B.F0 to     R14C28B.CE CK1_c_enable_86 (to CK1_c)
                  --------
                    9.038   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R14C28B.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIB_i0_i13  (to CK1_c +)
                   FF                        DIVIB_i0_i12

   Delay:               9.038ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.038ns physical path delay SLICE_216 to SLICE_17 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.213ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.325     R15C23B.F0 to     R15C20B.B0 n7367
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 SLICE_303
ROUTE         4     1.552     R15C20B.F0 to     R14C28A.CE CK1_c_enable_86 (to CK1_c)
                  --------
                    9.038   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R14C28A.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIB_i0_i11  (to CK1_c +)
                   FF                        DIVIB_i0_i10

   Delay:               9.031ns  (24.5% logic, 75.5% route), 5 logic levels.

 Constraint Details:

      9.031ns physical path delay SLICE_216 to SLICE_20 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.220ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.325     R15C23B.F0 to     R15C20B.B0 n7367
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 SLICE_303
ROUTE         4     1.545     R15C20B.F0 to     R14C27D.CE CK1_c_enable_86 (to CK1_c)
                  --------
                    9.031   (24.5% logic, 75.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R14C27D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        spcb_i0_i15  (to CK1_c +)
                   FF                        spcb_i0_i14

   Delay:               8.936ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      8.936ns physical path delay SLICE_216 to SLICE_271 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.315ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.058     R15C23B.F0 to     R16C20D.D1 n7367
CTOF_DEL    ---     0.452     R16C20D.D1 to     R16C20D.F1 SLICE_291
ROUTE         4     1.717     R16C20D.F1 to     R15C15B.CE CK1_c_enable_162 (to CK1_c)
                  --------
                    8.936   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C15B.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIA_i0_i7  (to CK1_c +)
                   FF                        DIVIA_i0_i6

   Delay:               8.934ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      8.934ns physical path delay SLICE_216 to SLICE_35 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.317ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.368     R15C23B.F0 to     R16C20C.A0 n7367
CTOF_DEL    ---     0.452     R16C20C.A0 to     R16C20C.F0 SLICE_302
ROUTE         4     1.405     R16C20C.F0 to     R14C26A.CE CK1_c_enable_123 (to CK1_c)
                  --------
                    8.934   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R14C26A.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIA_i0_i5  (to CK1_c +)
                   FF                        DIVIA_i0_i4

   Delay:               8.934ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      8.934ns physical path delay SLICE_216 to SLICE_47 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.317ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.368     R15C23B.F0 to     R16C20C.A0 n7367
CTOF_DEL    ---     0.452     R16C20C.A0 to     R16C20C.F0 SLICE_302
ROUTE         4     1.405     R16C20C.F0 to     R15C17A.CE CK1_c_enable_123 (to CK1_c)
                  --------
                    8.934   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C17A.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        spcb_i0_i7  (to CK1_c +)
                   FF                        spcb_i0_i6

   Delay:               8.891ns  (24.9% logic, 75.1% route), 5 logic levels.

 Constraint Details:

      8.891ns physical path delay SLICE_216 to SLICE_267 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.360ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.368     R15C23B.F0 to     R16C20C.A1 n7367
CTOF_DEL    ---     0.452     R16C20C.A1 to     R16C20C.F1 SLICE_302
ROUTE         4     1.362     R16C20C.F1 to     R18C23D.CE CK1_c_enable_169 (to CK1_c)
                  --------
                    8.891   (24.9% logic, 75.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R18C23D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        spca_i0_i11  (to CK1_c +)
                   FF                        spca_i0_i10

   Delay:               8.848ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      8.848ns physical path delay SLICE_216 to SLICE_261 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.403ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.325     R15C23B.F0 to     R15C20A.B1 n7367
CTOF_DEL    ---     0.452     R15C20A.B1 to     R15C20A.F1 SLICE_296
ROUTE         4     1.362     R15C20A.F1 to     R18C19A.CE CK1_c_enable_8 (to CK1_c)
                  --------
                    8.848   (25.1% logic, 74.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R18C19A.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_addr_i0_i5  (from CK1_c +)
   Destination:    FF         Data in        DIVIB_i0_i23  (to CK1_c +)
                   FF                        DIVIB_i0_i22

   Delay:               8.819ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      8.819ns physical path delay SLICE_216 to SLICE_112 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 12.251ns) by 3.432ns

 Physical Path Details:

      Data path SLICE_216 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C26D.CLK to     R15C26D.Q1 SLICE_216 (from CK1_c)
ROUTE        20     1.964     R15C26D.Q1 to     R15C19B.B0 data_addr_5
CTOF_DEL    ---     0.452     R15C19B.B0 to     R15C19B.F0 SLICE_263
ROUTE         1     1.129     R15C19B.F0 to     R15C24D.C0 n20
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 SLICE_287
ROUTE         1     0.851     R15C24D.F0 to     R15C23B.A0 n22_adj_678
CTOF_DEL    ---     0.452     R15C23B.A0 to     R15C23B.F0 SLICE_283
ROUTE        12     1.160     R15C23B.F0 to     R16C20B.C1 n7367
CTOF_DEL    ---     0.452     R16C20B.C1 to     R16C20B.F1 SLICE_292
ROUTE         4     1.498     R16C20B.F1 to     R14C29C.CE CK1_c_enable_78 (to CK1_c)
                  --------
                    8.819   (25.1% logic, 74.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R15C26D.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     4.240      142.PADDI to    R14C29C.CLK CK1_c
                  --------
                    4.240   (0.0% logic, 100.0% route), 0 logic levels.

Report:  105.053MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |   80.000 MHz|  150.150 MHz|   0  
                                        |             |             |
FREQUENCY NET "CK1_c" 80.000000 MHz ;   |   80.000 MHz|  105.053 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: CK1_c   Source: CK1.PAD   Loads: 189
   Covered under: FREQUENCY NET "CK1_c" 80.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9403 paths, 1 nets, and 2022 connections (79.73% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed May 01 11:27:42 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "CK1" 80.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "CK1_c" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "CK1_c" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i0  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.326ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay SLICE_247 to RAM2/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.200ns

 Physical Path Details:

      Data path SLICE_247 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17D.CLK to     R14C17D.Q0 SLICE_247 (from CK1_c)
ROUTE         8     0.193     R14C17D.Q0 to *R_R13C16.ADB0 rd_ram2_addr_0 (to CK1_c)
                  --------
                    0.326   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C17D.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C16.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram1_addr_i0_i12  (from CK1_c +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.344ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay SLICE_246 to RAM1/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.218ns

 Physical Path Details:

      Data path SLICE_246 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22B.CLK to     R15C22B.Q0 SLICE_246 (from CK1_c)
ROUTE         8     0.211     R15C22B.Q0 to *_R13C21.ADB12 rd_ram1_addr_12 (to CK1_c)
                  --------
                    0.344   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R15C22B.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C21.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i1  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.344ns  (38.7% logic, 61.3% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay SLICE_247 to RAM2/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.218ns

 Physical Path Details:

      Data path SLICE_247 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17D.CLK to     R14C17D.Q1 SLICE_247 (from CK1_c)
ROUTE         8     0.211     R14C17D.Q1 to *R_R13C16.ADB1 rd_ram2_addr_1 (to CK1_c)
                  --------
                    0.344   (38.7% logic, 61.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C17D.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C16.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram1_addr_i0_i8  (from CK1_c +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.345ns  (38.6% logic, 61.4% route), 1 logic levels.

 Constraint Details:

      0.345ns physical path delay SLICE_244 to RAM1/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.219ns

 Physical Path Details:

      Data path SLICE_244 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22A.CLK to     R15C22A.Q0 SLICE_244 (from CK1_c)
ROUTE         8     0.212     R15C22A.Q0 to *R_R13C21.ADB8 rd_ram1_addr_8 (to CK1_c)
                  --------
                    0.345   (38.6% logic, 61.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R15C22A.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C21.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i5  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.413ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.413ns physical path delay SLICE_249 to RAM2/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_249 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q1 SLICE_249 (from CK1_c)
ROUTE         8     0.280     R14C16B.Q1 to *R_R13C16.ADB5 rd_ram2_addr_5 (to CK1_c)
                  --------
                    0.413   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C16B.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C16.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i4  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_0_7(ASIC)  (to CK1_c +)

   Delay:               0.414ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      0.414ns physical path delay SLICE_249 to RAM2/DAQ_RAM_0_0_0_7 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.288ns

 Physical Path Details:

      Data path SLICE_249 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16B.CLK to     R14C16B.Q0 SLICE_249 (from CK1_c)
ROUTE         8     0.281     R14C16B.Q0 to *R_R13C13.ADB4 rd_ram2_addr_4 (to CK1_c)
                  --------
                    0.414   (32.1% logic, 67.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C16B.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C13.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram1_addr_i0_i9  (from CK1_c +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_4_3(ASIC)  (to CK1_c +)

   Delay:               0.428ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.428ns physical path delay SLICE_244 to RAM1/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.302ns

 Physical Path Details:

      Data path SLICE_244 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22A.CLK to     R15C22A.Q1 SLICE_244 (from CK1_c)
ROUTE         8     0.295     R15C22A.Q1 to *R_R13C21.ADB9 rd_ram1_addr_9 (to CK1_c)
                  --------
                    0.428   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R15C22A.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C21.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i2  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_0_7(ASIC)  (to CK1_c +)

   Delay:               0.429ns  (31.0% logic, 69.0% route), 1 logic levels.

 Constraint Details:

      0.429ns physical path delay SLICE_248 to RAM2/DAQ_RAM_0_0_0_7 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.303ns

 Physical Path Details:

      Data path SLICE_248 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 SLICE_248 (from CK1_c)
ROUTE         8     0.296     R14C16A.Q0 to *R_R13C13.ADB2 rd_ram2_addr_2 (to CK1_c)
                  --------
                    0.429   (31.0% logic, 69.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C16A.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C13.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram2_addr_i0_i3  (from CK1_c +)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_0_7(ASIC)  (to CK1_c +)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 1 logic levels.

 Constraint Details:

      0.431ns physical path delay SLICE_248 to RAM2/DAQ_RAM_0_0_0_7 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.305ns

 Physical Path Details:

      Data path SLICE_248 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q1 SLICE_248 (from CK1_c)
ROUTE         8     0.298     R14C16A.Q1 to *R_R13C13.ADB3 rd_ram2_addr_3 (to CK1_c)
                  --------
                    0.431   (30.9% logic, 69.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R14C16A.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM2/DAQ_RAM_0_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C13.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rd_ram1_addr_i0_i1  (from CK1_c +)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_1_6(ASIC)  (to CK1_c +)

   Delay:               0.448ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.448ns physical path delay SLICE_240 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.322ns

 Physical Path Details:

      Data path SLICE_240 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23C.CLK to     R16C23C.Q1 SLICE_240 (from CK1_c)
ROUTE         8     0.315     R16C23C.Q1 to *R_R13C24.ADB1 rd_ram1_addr_1 (to CK1_c)
                  --------
                    0.448   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CK1 to SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.614      142.PADDI to    R16C23C.CLK CK1_c
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       189     1.668      142.PADDI to *R_R13C24.CLKB CK1_c
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CK1_c" 80.000000 MHz ;   |     0.000 ns|     0.200 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: CK1_c   Source: CK1.PAD   Loads: 189
   Covered under: FREQUENCY NET "CK1_c" 80.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9403 paths, 1 nets, and 2022 connections (79.73% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
