
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Google Drive/Projects/FPGA/ddr_sdram/pa.fromNcd.tcl}
# create_project -name ddr_sdram -dir "D:/Google Drive/Projects/FPGA/ddr_sdram/planAhead_run_3" -part xc6slx9csg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Google Drive/Projects/FPGA/ddr_sdram} {ipcore_dir} }
# set_property target_constrs_file "ddr_sdram.ucf" [current_fileset -constrset]
Adding file 'D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf' to fileset 'constrs_1'
# add_files [list {ddr_sdram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ddr_sdram.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr_sdram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ddr_sdram.edif ...
ngc2edif: Total memory usage is 86700 kilobytes

Parsing EDIF File [./planAhead_run_3/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
Finished Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 33 instances

Phase 0 | Netlist Checksum: a31beec7
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 633.453 ; gain = 188.496
# read_xdl -file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment D:\Xilinx\14.7\ISE_DS\ISE\.
   "ddr_sdram" is an NCD, version 3.2, device xc6slx9, package csg324, speed -3
Successfully converted design 'D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.ncd' to 'D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ncd
INFO: [Designutils 20-671] Placed 427 instances
read_xdl: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 633.453 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 29 12:17:32 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
