INFO: [VRFC 10-163] Analyzing VHDL file "C:/VhdlWiz/My_Projects/T10_StdLogicTb/T10_StdLogicTb.srcs/sim_1/imports/exercises/T10_StdLogicTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T10_StdLogicTb
