#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 19 20:29:35 2021
# Process ID: 28864
# Current directory: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1
# Command line: vivado.exe -log mapple_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mapple_top.tcl
# Log file: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1/mapple_top.vds
# Journal file: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mapple_top.tcl -notrace
Command: synth_design -top mapple_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mapple_top' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:56]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mapple' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:18' bound to instance 'mappleem1' of component 'mapple' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'mapple' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:28]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mapple_decoder' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:17' bound to instance 'mappledec' of component 'mapple_decoder' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:96]
INFO: [Synth 8-638] synthesizing module 'mapple_decoder' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:25]
WARNING: [Synth 8-614] signal 'aluop_wire' is read in the process but is not in the sensitivity list [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mapple_decoder' (1#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:25]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:16' bound to instance 'mappledatapath' of component 'datapath' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:99]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:27]
	Parameter width bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:13' bound to instance 'outputmux' of component 'mux2' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:20]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mapple_RAM' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:18' bound to instance 'main_memory' of component 'Mapple_RAM' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Mapple_RAM' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:30]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mapple_RAM' (3#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:30]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mapple_alu' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:37' bound to instance 'main_alu' of component 'mapple_alu' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mapple_alu' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:47]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:19' bound to instance 'highorder_shifter' of component 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:70]
INFO: [Synth 8-638] synthesizing module 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'shift' (4#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:19' bound to instance 'h_shifter' of component 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:71]
INFO: [Synth 8-226] default block is never used [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'mapple_alu' (5#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'datapath' (6#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mapple' (7#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:28]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:28' bound to instance 'keybrd' of component 'ps2_keyboard_to_ascii' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:40]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
WARNING: [Synth 8-3819] Generic 'width' not present in instantiated entity will be ignored [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:177]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:34' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:46]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:75]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (8#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (9#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (10#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:40]
INFO: [Synth 8-638] synthesizing module 'display_hex' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/display_hex.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (11#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/display_hex.vhd:16]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/vga/vga_sync.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (12#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/vga/vga_sync.vhd:16]
INFO: [Synth 8-638] synthesizing module 'font_gen' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_gen.vhd:22]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (13#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'font_gen' (14#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_gen.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mapple_top' (15#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mapple_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mapple_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1747.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mapple_decoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           read_or_start |                             0000 |                             0111
                   start |                             0001 |                             0110
               load_word |                             0010 |                             1000
                      h0 |                             0011 |                             0000
                      h1 |                             0100 |                             0001
                      h2 |                             0101 |                             0010
                      h3 |                             0110 |                             0011
                      h4 |                             0111 |                             0100
                      h5 |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mapple_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 260   
	                7 Bit    Registers := 2410  
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 65    
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 276   
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 8     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 739   
	   9 Input    1 Bit        Muxes := 2     
	  32 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design mapple_top__GC0 has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[255][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[254][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[253][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[252][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[251][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[250][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[249][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[248][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[247][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[246][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[245][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[244][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[243][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[242][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[241][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[240][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[239][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[238][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[237][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[236][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[235][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[234][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[233][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[232][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[231][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[230][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[229][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[228][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[227][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[226][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[225][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[224][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[223][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[222][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[221][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[220][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[219][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[218][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[217][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[216][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[215][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[214][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[213][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[212][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[211][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[210][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[209][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[208][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[207][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[206][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[205][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[204][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[203][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[202][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[201][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[200][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[199][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[198][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[197][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[196][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[195][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[194][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[193][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[192][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[191][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[190][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[189][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[188][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__2' (FDE) to 'hash_output_signal_cache_reg[28]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__1' (FDE) to 'hash_output_signal_cache_reg[29]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__0' (FDE) to 'hash_output_signal_cache_reg[30]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0' (FDE) to 'hash_output_signal_cache_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__2' (FDE) to 'hash_output_signal_cache_reg[24]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__1' (FDE) to 'hash_output_signal_cache_reg[25]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__0' (FDE) to 'hash_output_signal_cache_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0' (FDE) to 'hash_output_signal_cache_reg[27]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__2' (FDE) to 'hash_output_signal_cache_reg[20]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__1' (FDE) to 'hash_output_signal_cache_reg[21]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__0' (FDE) to 'hash_output_signal_cache_reg[22]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0' (FDE) to 'hash_output_signal_cache_reg[23]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__2' (FDE) to 'hash_output_signal_cache_reg[16]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__1' (FDE) to 'hash_output_signal_cache_reg[17]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__0' (FDE) to 'hash_output_signal_cache_reg[18]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0' (FDE) to 'hash_output_signal_cache_reg[19]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__2' (FDE) to 'hash_output_signal_cache_reg[12]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__1' (FDE) to 'hash_output_signal_cache_reg[13]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__0' (FDE) to 'hash_output_signal_cache_reg[14]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0' (FDE) to 'hash_output_signal_cache_reg[15]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__2' (FDE) to 'hash_output_signal_cache_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__1' (FDE) to 'hash_output_signal_cache_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__0' (FDE) to 'hash_output_signal_cache_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0' (FDE) to 'hash_output_signal_cache_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__2' (FDE) to 'hash_output_signal_cache_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__1' (FDE) to 'hash_output_signal_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__0' (FDE) to 'hash_output_signal_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0' (FDE) to 'hash_output_signal_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7][4]' (FD) to 'vga_table_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6][4]' (FD) to 'vga_table_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5][4]' (FD) to 'vga_table_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4][4]' (FD) to 'vga_table_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3][4]' (FD) to 'vga_table_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2][4]' (FD) to 'vga_table_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1][4]' (FD) to 'vga_table_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[0][4]' (FD) to 'vga_table_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'key_buf_reg[15]' (FDE) to 'key_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[16]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[20]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[24]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[8]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[12]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[17]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[21]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[25]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[9]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[13]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[18]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[22]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[26]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[10]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[14]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[19]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[23]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[11]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[11]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[15]'
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[30]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[29]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[28]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[27]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[26]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[25]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[24]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[23]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[22]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[21]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[20]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[19]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[18]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[17]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[16]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[15]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[14]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[13]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[12]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[11]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[10]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[30]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[29]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[28]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[27]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[26]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[25]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[24]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[23]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[22]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[21]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[20]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[19]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[18]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[17]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[16]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[15]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[14]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[13]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[12]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[11]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[10]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module shift.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:03:01 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-1948.0/oG. 3.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:29 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance font_gen_uniti_4/font_gen_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:34 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance font_gen_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:47 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:47 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    32|
|3     |LUT1     |     8|
|4     |LUT2     |   274|
|5     |LUT3     |   575|
|6     |LUT4     |   265|
|7     |LUT5     |   634|
|8     |LUT6     |  7960|
|9     |MUXF7    |  2137|
|10    |MUXF8    |   261|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    61|
|13    |FDPE     |     3|
|14    |FDRE     | 19243|
|15    |FDSE     |     2|
|16    |IBUF     |    16|
|17    |OBUF     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:03:41 . Memory (MB): peak = 1747.191 ; gain = 734.023
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:15 ; elapsed = 00:03:59 . Memory (MB): peak = 1747.191 ; gain = 734.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1/mapple_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mapple_top_utilization_synth.rpt -pb mapple_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 19 20:33:41 2021...
