$date
	Mon Nov 04 10:17:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! outp [7:0] $end
$var reg 3 " adr [2:0] $end
$var reg 8 # inp [7:0] $end
$var reg 1 $ op $end
$var reg 1 % sel $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
b0 #
b0 "
bz !
$end
#10
b1 "
b10101010 #
1$
1%
#20
0%
#30
b10101010 !
0$
1%
#40
bz !
0%
#50
b10 "
b11001100 #
1$
1%
#60
0%
#70
b11001100 !
0$
1%
#80
bz !
0%
#90
b11 "
b11110000 #
1$
1%
#100
0%
#110
b11110000 !
0$
1%
#120
bz !
0%
#130
b100 "
b1111 #
1$
1%
#140
0%
#150
b1111 !
0$
1%
#160
bz !
0%
#170
b101 "
b110011 #
1$
1%
#180
0%
#190
b110011 !
0$
1%
#200
bz !
0%
#210
b110 "
b1010101 #
1$
1%
#220
0%
#230
b1010101 !
0$
1%
#240
bz !
0%
#250
b111 "
b10011001 #
1$
1%
#260
0%
#270
b10011001 !
0$
1%
#280
bz !
0%
#290
