# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../modul.srcs/sources_1/new/modul.vhd" \
"../../../../modul.srcs/sim_1/new/modul_tb.vhd" \

# Do not sort compile order
nosort
