#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 29 17:42:38 2023
# Process ID: 10124
# Current directory: C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.runs/synth_1
# Command line: vivado.exe -log func.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source func.tcl
# Log file: C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.runs/synth_1/func.vds
# Journal file: C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source func.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 356.031 ; gain = 61.676
Command: synth_design -top func -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 810.625 ; gain = 177.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:3]
	Parameter START bound to: 3'b000 
	Parameter MUL2 bound to: 3'b001 
	Parameter CNTB bound to: 3'b010 
	Parameter LOOP bound to: 3'b011 
	Parameter CNT3A bound to: 3'b100 
	Parameter RESULT bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'res_to_seg' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/res_to_seg.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/res_to_seg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'res_to_seg' (2#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/res_to_seg.v:4]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/mult.v:2]
WARNING: [Synth 8-6014] Unused sequential element a_in_reg was removed.  [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/mult.v:22]
WARNING: [Synth 8-6014] Unused sequential element b_in_reg was removed.  [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/mult.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mult' (3#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/mult.v:2]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shift' (5#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/shift.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'in' does not match port width (8) of module 'shift' [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:99]
INFO: [Synth 8-251] x lol [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:121]
INFO: [Synth 8-6155] done synthesizing module 'func' (6#1) [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 874.254 ; gain = 240.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 874.254 ; gain = 240.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 874.254 ; gain = 240.734
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/constrs_1/new/config.xdc]
Finished Parsing XDC File [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/constrs_1/new/config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/constrs_1/new/config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/func_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/func_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 998.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/adder.v:11]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'func'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              000 |                              000
                    MUL2 |                              001 |                              001
                    CNTB |                              010 |                              010
                    LOOP |                              011 |                              011
                   CNT3A |                              100 |                              100
                  RESULT |                              101 |                              101
                  iSTATE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'func'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   7 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module func 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   7 Input     10 Bit        Muxes := 3     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 16    
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module res_to_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'res_to_seg/cn_o_reg[0]' (FDE) to 'res_to_seg/an_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'res_to_seg/an_o_reg[3]' (FDE) to 'res_to_seg/an_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'res_to_seg/an_o_reg[4]' (FDE) to 'res_to_seg/an_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'res_to_seg/an_o_reg[5]' (FDE) to 'res_to_seg/an_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'res_to_seg/an_o_reg[6]' (FDE) to 'res_to_seg/an_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\res_to_seg/an_o_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 998.711 ; gain = 365.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1002.680 ; gain = 369.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     8|
|4     |LUT2   |    40|
|5     |LUT3   |    31|
|6     |LUT4   |    46|
|7     |LUT5   |    49|
|8     |LUT6   |   103|
|9     |FDRE   |   165|
|10    |FDSE   |     1|
|11    |IBUF   |    19|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |   497|
|2     |  adder      |adder      |    70|
|3     |  divider    |divider    |    41|
|4     |  mult1      |mult       |    80|
|5     |  mult2      |mult_0     |    73|
|6     |  res_to_seg |res_to_seg |    43|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1007.469 ; gain = 249.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1007.469 ; gain = 373.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1023.523 ; gain = 667.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.runs/synth_1/func.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func_utilization_synth.rpt -pb func_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 29 17:44:04 2023...
