{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 13:05:09 2019 " "Info: Processing started: Thu May 09 13:05:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDST " "Info: Found entity 1: MuxDST" {  } { { "MuxDST.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.sv(40) " "Warning (10268): Verilog HDL information at ControlUnit.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset ControlUnit.sv(3) " "Info (10281): Verilog HDL Declaration information at ControlUnit.sv(3): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/ControlUnit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIord " "Info: Found entity 1: MuxIord" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxRegDst.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteRegOut2 CPU.sv(185) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(185): created implicit net for \"WriteRegOut2\"" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOutOut CPU.sv(194) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(194): created implicit net for \"ALUOutOut\"" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "CPU.sv" "ControlUnit" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.sv" "MuxALUSrcA" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcA.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcA.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcA.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcA.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcA.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcA.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcA.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcA.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.sv" "MuxALUSrcB" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcB.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcB.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcB.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcB.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxALUSrcB.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxALUSrcB.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(15): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.sv(9): incomplete case statement has no default case item" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxALUSrcB.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxALUSrcB.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxALUSrcB.sv(8)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.sv" "MuxPCSource" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxPCSource.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxPCSource.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxPCSource.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(11): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxPCSource.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxPCSource.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxPCSource.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(14): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.sv(8): incomplete case statement has no default case item" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxPCSource.sv(7) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxPCSource.sv(7) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxPCSource.sv(7)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.sv" "ULA" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.sv" "Memoria" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 135 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegister " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegister\"" {  } { { "CPU.sv" "InstructionRegister" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIord MuxIord:MuxIord " "Info: Elaborating entity \"MuxIord\" for hierarchy \"MuxIord:MuxIord\"" {  } { { "CPU.sv" "MuxIord" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxIord.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxIord.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxIord.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(11): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxIord.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxIord.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxIord.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(14): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIord.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxIord.sv(8): incomplete case statement has no default case item" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxIord.sv(7) " "Warning (10240): Verilog HDL Always Construct warning at MuxIord.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.sv" "MuxMemToReg" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxMemToReg.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxMemToReg.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxMemToReg.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxMemToReg.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxMemToReg.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxMemToReg.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(16): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G MuxMemToReg.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H MuxMemToReg.sv(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(18): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.sv(9): incomplete case statement has no default case item" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxMemToReg.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.sv" "MuxRegDst" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxRegDst.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxRegDst.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDst.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxRegDst.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxRegDst.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxRegDst.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxRegDst.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxRegDst.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BancoRegistradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BancoRegistradores\"" {  } { { "CPU.sv" "BancoRegistradores" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[0\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[0\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[1\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[1\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[2\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[2\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[3\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[3\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[4\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[4\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[5\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[5\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[6\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[6\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[7\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[7\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[8\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[8\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[9\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[9\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[10\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[10\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[11\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[11\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[12\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[12\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[13\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[13\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[14\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[14\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[15\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[15\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[16\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[16\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[17\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[17\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[18\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[18\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[19\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[19\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[20\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[20\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[21\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[21\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[22\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[22\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[23\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[23\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[24\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[24\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[25\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[25\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[26\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[26\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[27\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[27\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[28\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[28\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[29\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[29\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[30\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[30\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[31\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[31\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxPCSource.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Memoria.vhd" 156 0 0 } } { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/MuxALUSrcB.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceAOut\[0\] GND " "Warning (13410): Pin \"MuxALUSourceAOut\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceAOut\[1\] GND " "Warning (13410): Pin \"MuxALUSourceAOut\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[0\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[1\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[3\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[4\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[5\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[6\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[7\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[8\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[9\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[10\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[11\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[12\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[13\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[14\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[15\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[16\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[17\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[18\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[19\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[20\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[21\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[22\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[23\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[24\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[25\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[26\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[27\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[28\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[29\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[30\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxALUSourceBOut\[31\] GND " "Warning (13410): Pin \"MuxALUSourceBOut\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[4\] GND " "Warning (13410): Pin \"stateout\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[5\] GND " "Warning (13410): Pin \"stateout\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[3\] GND " "Warning (13410): Pin \"RegWriteOut1\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[4\] GND " "Warning (13410): Pin \"RegWriteOut1\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[5\] GND " "Warning (13410): Pin \"RegWriteOut1\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[6\] GND " "Warning (13410): Pin \"RegWriteOut1\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[7\] GND " "Warning (13410): Pin \"RegWriteOut1\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[8\] GND " "Warning (13410): Pin \"RegWriteOut1\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[9\] GND " "Warning (13410): Pin \"RegWriteOut1\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[10\] GND " "Warning (13410): Pin \"RegWriteOut1\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[11\] GND " "Warning (13410): Pin \"RegWriteOut1\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[12\] GND " "Warning (13410): Pin \"RegWriteOut1\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[13\] GND " "Warning (13410): Pin \"RegWriteOut1\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[14\] GND " "Warning (13410): Pin \"RegWriteOut1\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[15\] GND " "Warning (13410): Pin \"RegWriteOut1\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[16\] GND " "Warning (13410): Pin \"RegWriteOut1\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[17\] GND " "Warning (13410): Pin \"RegWriteOut1\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[18\] GND " "Warning (13410): Pin \"RegWriteOut1\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[19\] GND " "Warning (13410): Pin \"RegWriteOut1\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[20\] GND " "Warning (13410): Pin \"RegWriteOut1\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[21\] GND " "Warning (13410): Pin \"RegWriteOut1\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[22\] GND " "Warning (13410): Pin \"RegWriteOut1\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[23\] GND " "Warning (13410): Pin \"RegWriteOut1\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[24\] GND " "Warning (13410): Pin \"RegWriteOut1\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[25\] GND " "Warning (13410): Pin \"RegWriteOut1\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[26\] GND " "Warning (13410): Pin \"RegWriteOut1\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[27\] GND " "Warning (13410): Pin \"RegWriteOut1\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[28\] GND " "Warning (13410): Pin \"RegWriteOut1\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[29\] GND " "Warning (13410): Pin \"RegWriteOut1\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[30\] GND " "Warning (13410): Pin \"RegWriteOut1\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut1\[31\] GND " "Warning (13410): Pin \"RegWriteOut1\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[3\] GND " "Warning (13410): Pin \"RegWriteOut2\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[4\] GND " "Warning (13410): Pin \"RegWriteOut2\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[5\] GND " "Warning (13410): Pin \"RegWriteOut2\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[6\] GND " "Warning (13410): Pin \"RegWriteOut2\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[7\] GND " "Warning (13410): Pin \"RegWriteOut2\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[8\] GND " "Warning (13410): Pin \"RegWriteOut2\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[9\] GND " "Warning (13410): Pin \"RegWriteOut2\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[10\] GND " "Warning (13410): Pin \"RegWriteOut2\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[11\] GND " "Warning (13410): Pin \"RegWriteOut2\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[12\] GND " "Warning (13410): Pin \"RegWriteOut2\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[13\] GND " "Warning (13410): Pin \"RegWriteOut2\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[14\] GND " "Warning (13410): Pin \"RegWriteOut2\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[15\] GND " "Warning (13410): Pin \"RegWriteOut2\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[16\] GND " "Warning (13410): Pin \"RegWriteOut2\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[17\] GND " "Warning (13410): Pin \"RegWriteOut2\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[18\] GND " "Warning (13410): Pin \"RegWriteOut2\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[19\] GND " "Warning (13410): Pin \"RegWriteOut2\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[20\] GND " "Warning (13410): Pin \"RegWriteOut2\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[21\] GND " "Warning (13410): Pin \"RegWriteOut2\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[22\] GND " "Warning (13410): Pin \"RegWriteOut2\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[23\] GND " "Warning (13410): Pin \"RegWriteOut2\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[24\] GND " "Warning (13410): Pin \"RegWriteOut2\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[25\] GND " "Warning (13410): Pin \"RegWriteOut2\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[26\] GND " "Warning (13410): Pin \"RegWriteOut2\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[27\] GND " "Warning (13410): Pin \"RegWriteOut2\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[28\] GND " "Warning (13410): Pin \"RegWriteOut2\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[29\] GND " "Warning (13410): Pin \"RegWriteOut2\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[30\] GND " "Warning (13410): Pin \"RegWriteOut2\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RegWriteOut2\[31\] GND " "Warning (13410): Pin \"RegWriteOut2\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[0\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[1\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[2\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[3\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[4\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[5\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[6\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[7\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[8\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[9\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[10\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[11\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[12\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[13\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[14\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[15\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[16\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[17\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[18\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[19\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[20\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[21\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[22\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[23\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[24\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[25\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[26\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[27\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[28\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[29\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[30\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MuxMemToRegOut\[31\] GND " "Warning (13410): Pin \"MuxMemToRegOut\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Warning (13410): Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUResult\[1\] GND " "Warning (13410): Pin \"ALUResult\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/CPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/hsrf/Downloads/IHW-master/Teste/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~4 " "Info: Register \"ControlUnit:ControlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~5 " "Info: Register \"ControlUnit:ControlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~6 " "Info: Register \"ControlUnit:ControlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~7 " "Info: Register \"ControlUnit:ControlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~8 " "Info: Register \"ControlUnit:ControlUnit\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~9 " "Info: Register \"ControlUnit:ControlUnit\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~10 " "Info: Register \"ControlUnit:ControlUnit\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hsrf/Downloads/IHW-master/Teste/PQP.map.smsg " "Info: Generated suppressed messages file C:/Users/hsrf/Downloads/IHW-master/Teste/PQP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Info: Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "236 " "Info: Implemented 236 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Info: Implemented 167 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Info: Implemented 26 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Info: Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 13:05:14 2019 " "Info: Processing ended: Thu May 09 13:05:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
