 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP3
Date   : Fri Dec  6 17:23:34 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:         11.96
  Critical Path Slack:           0.00
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             114885
  Buf/Inv Cell Count:           13906
  Buf Cell Count:                 132
  Inv Cell Count:               13774
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    100844
  Sequential Cell Count:        14041
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   292086.934654
  Noncombinational Area: 99229.764223
  Buf/Inv Area:          18651.374062
  Total Buffer Area:           312.85
  Total Inverter Area:       18338.52
  Macro/Black Box Area:      4.000000
  Net Area:             206916.106680
  -----------------------------------
  Cell Area:            391320.698877
  Design Area:          598236.805558


  Design Rules
  -----------------------------------
  Total Number of Nets:        148177
  Nets With Violations:          6052
  Max Trans Violations:          2724
  Max Cap Violations:            3330
  -----------------------------------


  Hostname: eecs2420p18.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:              526.87
  Overall Compile Wall Clock Time:   122.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
