{
  "design": {
    "design_info": {
      "boundary_crc": "0xA773DB089CCF7D53",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/pwm_generator",
      "name": "pwm_generator",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "counter_0": "",
      "pwm_gen_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "counter_1": "",
      "pwm_gen_1": "",
      "xlconstant_3": ""
    },
    "ports": {
      "ja0": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pwm_generator_clk_0"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "led": {
        "direction": "O"
      }
    },
    "components": {
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_generator_counter_0_0",
        "xci_path": "ip\\pwm_generator_counter_0_0\\pwm_generator_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "parameters": {
          "n_bits": {
            "value": "21"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "20",
            "right": "0"
          }
        }
      },
      "pwm_gen_0": {
        "vlnv": "xilinx.com:module_ref:pwm_gen:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_generator_pwm_gen_0_0",
        "xci_path": "ip\\pwm_generator_pwm_gen_0_0\\pwm_generator_pwm_gen_0_0.xci",
        "inst_hier_path": "pwm_gen_0",
        "parameters": {
          "n_bits": {
            "value": "21"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "duty": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "pwm_generator_xlconstant_0_0",
        "xci_path": "ip\\pwm_generator_xlconstant_0_0\\pwm_generator_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "612500"
          },
          "CONST_WIDTH": {
            "value": "21"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "pwm_generator_xlconstant_1_0",
        "xci_path": "ip\\pwm_generator_xlconstant_1_0\\pwm_generator_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "pwm_generator_xlconstant_2_0",
        "xci_path": "ip\\pwm_generator_xlconstant_2_0\\pwm_generator_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "counter_1": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_generator_counter_1_0",
        "xci_path": "ip\\pwm_generator_counter_1_0\\pwm_generator_counter_1_0.xci",
        "inst_hier_path": "counter_1",
        "parameters": {
          "n_bits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "26",
            "right": "0"
          }
        }
      },
      "pwm_gen_1": {
        "vlnv": "xilinx.com:module_ref:pwm_gen:1.0",
        "ip_revision": "1",
        "xci_name": "pwm_generator_pwm_gen_1_0",
        "xci_path": "ip\\pwm_generator_pwm_gen_1_0\\pwm_generator_pwm_gen_1_0.xci",
        "inst_hier_path": "pwm_gen_1",
        "parameters": {
          "n_bits": {
            "value": "27"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "duty": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "pwm_generator_xlconstant_3_0",
        "xci_path": "ip\\pwm_generator_xlconstant_3_0\\pwm_generator_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "67108864"
          },
          "CONST_WIDTH": {
            "value": "27"
          }
        }
      }
    },
    "nets": {
      "counter_0_cnt": {
        "ports": [
          "counter_0/cnt",
          "pwm_gen_0/cnt"
        ]
      },
      "counter_1_cnt": {
        "ports": [
          "counter_1/cnt",
          "pwm_gen_1/cnt"
        ]
      },
      "pwm_gen_0_pwm": {
        "ports": [
          "pwm_gen_0/pwm",
          "ja0"
        ]
      },
      "pwm_gen_1_pwm": {
        "ports": [
          "pwm_gen_1/pwm",
          "led"
        ]
      },
      "sysclk_1": {
        "ports": [
          "clk",
          "counter_0/clk",
          "counter_1/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "pwm_gen_0/duty"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "counter_0/en",
          "counter_1/en"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "counter_0/rst",
          "counter_1/rst"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "pwm_gen_1/duty"
        ]
      }
    }
  }
}