read -sv run_verilog_mid/adder_32b_25_58_826a8552acb6347aad4123bff72b2cc8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_25_58_826a8552acb6347aad4123bff72b2cc8_yosys.v
