cocci_test_suite() {
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 985 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 985 */;
	u8 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 972 */;
	const struct rlc_firmware_header_v2_1 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 966 */;
	long cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 890 */;
	const u32 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 809 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 751 */(struct amdgpu_device *adev,
								    void *inject_if);
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 749 */(struct amdgpu_device *adev,
								    void *ras_error_status);
	u64 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 748 */(struct amdgpu_ring *ring);
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 747 */(struct amdgpu_ring *ring);
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 746 */(struct amdgpu_device *adev,
								     u32 se_num,
								     u32 sh_num,
								     u32 instance);
	uint64_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 745 */(struct amdgpu_device *adev);
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 743 */(struct amdgpu_device *adev,
								    struct amdgpu_cu_info *cu_info);
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 741 */(struct amdgpu_device *adev);
	const u32 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 710 */[];
	const struct amdgpu_ip_block_version cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6524 */;
	unsigned cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6459 */[4 * 4];
	struct amdgpu_cu_info *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6455 */;
	const struct amdgpu_irq_src_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6343 */;
	const struct amdgpu_ring_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6251 */;
	const struct amd_ip_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6182 */;
	struct ras_err_data *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6144 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6104 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6103 */;
	const struct soc15_reg_entry *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6102 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 6102 */;
	const char *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5966 */[];
	struct ta_ras_trigger_error_input cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5896 */;
	struct ras_inject_if *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5894 */;
	const struct ras_gfx_subblock_reg cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5450 */[];
	u8 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5377 */;
	struct amdgpu_iv_entry *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5374 */;
	struct amdgpu_irq_src *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5373 */;
	enum amdgpu_interrupt_state cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5206 */;
	const struct soc15_reg_golden cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 513 */[];
	struct v9_de_ib_state cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5030 */;
	struct v9_gfx_meta_data cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5023 */;
	struct v9_ce_ib_state cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 5011 */;
	enum drm_sched_priority cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4951 */;
	atomic64_t *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4858 */;
	struct amdgpu_ib *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4756 */;
	struct amdgpu_job *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4755 */;
	const struct nbio_hdp_flush_reg *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4696 */;
	u32 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4613 */;
	enum amd_clockgating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4590 */;
	enum amd_powergating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4540 */;
	const struct amdgpu_rlc_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4525 */;
	void *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4190 */;
	struct dma_fence *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4059 */;
	struct amdgpu_ib cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 4058 */;
	const struct soc15_reg_entry cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3972 */[];
	uint64_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3858 */;
	const struct ras_gfx_subblock cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 363 */[];
	void **cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3592 */;
	struct v9_mqd_allocation *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3531 */;
	struct v9_mqd_allocation cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3530 */;
	struct v9_mqd *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3526 */;
	struct ras_gfx_subblock {
		unsigned char *name;
		int ta_subblock;
		int hw_supported_error_type;
		int sw_supported_error_type;
	} cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 348 */;
	const __le32 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3075 */;
	const struct gfx_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3074 */;
	bool cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 3056 */;
	u64 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 2991 */;
	const struct cs_extent_def *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 2928 */;
	const struct cs_section_def *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 2927 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 2434 */[];
	u32 cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 2287 */;
	struct amdgpu_kiq *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1998 */;
	struct amdgpu_ring *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1964 */;
	unsigned cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1963 */;
	const struct amdgpu_gfx_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1833 */;
	int *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1788 */;
	size_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1711 */;
	volatile u32 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1468 */;
	enum ta_ras_gfx_subblock{TA_RAS_BLOCK__GFX_CPC_INDEX_START=0, TA_RAS_BLOCK__GFX_CPC_SCRATCH=TA_RAS_BLOCK__GFX_CPC_INDEX_START, TA_RAS_BLOCK__GFX_CPC_UCODE, TA_RAS_BLOCK__GFX_DC_STATE_ME1, TA_RAS_BLOCK__GFX_DC_CSINVOC_ME1, TA_RAS_BLOCK__GFX_DC_RESTORE_ME1, TA_RAS_BLOCK__GFX_DC_STATE_ME2, TA_RAS_BLOCK__GFX_DC_CSINVOC_ME2, TA_RAS_BLOCK__GFX_DC_RESTORE_ME2, TA_RAS_BLOCK__GFX_CPC_INDEX_END=TA_RAS_BLOCK__GFX_DC_RESTORE_ME2, TA_RAS_BLOCK__GFX_CPF_INDEX_START, TA_RAS_BLOCK__GFX_CPF_ROQ_ME2=TA_RAS_BLOCK__GFX_CPF_INDEX_START, TA_RAS_BLOCK__GFX_CPF_ROQ_ME1, TA_RAS_BLOCK__GFX_CPF_TAG, TA_RAS_BLOCK__GFX_CPF_INDEX_END=TA_RAS_BLOCK__GFX_CPF_TAG, TA_RAS_BLOCK__GFX_CPG_INDEX_START, TA_RAS_BLOCK__GFX_CPG_DMA_ROQ=TA_RAS_BLOCK__GFX_CPG_INDEX_START, TA_RAS_BLOCK__GFX_CPG_DMA_TAG, TA_RAS_BLOCK__GFX_CPG_TAG, TA_RAS_BLOCK__GFX_CPG_INDEX_END=TA_RAS_BLOCK__GFX_CPG_TAG, TA_RAS_BLOCK__GFX_GDS_INDEX_START, TA_RAS_BLOCK__GFX_GDS_MEM=TA_RAS_BLOCK__GFX_GDS_INDEX_START, TA_RAS_BLOCK__GFX_GDS_INPUT_QUEUE, TA_RAS_BLOCK__GFX_GDS_OA_PHY_CMD_RAM_MEM, TA_RAS_BLOCK__GFX_GDS_OA_PHY_DATA_RAM_MEM, TA_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM, TA_RAS_BLOCK__GFX_GDS_INDEX_END=TA_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM, TA_RAS_BLOCK__GFX_SPI_SR_MEM, TA_RAS_BLOCK__GFX_SQ_INDEX_START, TA_RAS_BLOCK__GFX_SQ_SGPR=TA_RAS_BLOCK__GFX_SQ_INDEX_START, TA_RAS_BLOCK__GFX_SQ_LDS_D, TA_RAS_BLOCK__GFX_SQ_LDS_I, TA_RAS_BLOCK__GFX_SQ_VGPR, TA_RAS_BLOCK__GFX_SQ_INDEX_END=TA_RAS_BLOCK__GFX_SQ_VGPR, TA_RAS_BLOCK__GFX_SQC_INDEX_START, TA_RAS_BLOCK__GFX_SQC_INDEX0_START=TA_RAS_BLOCK__GFX_SQC_INDEX_START, TA_RAS_BLOCK__GFX_SQC_INST_UTCL1_LFIFO=TA_RAS_BLOCK__GFX_SQC_INDEX0_START, TA_RAS_BLOCK__GFX_SQC_DATA_CU0_WRITE_DATA_BUF, TA_RAS_BLOCK__GFX_SQC_DATA_CU0_UTCL1_LFIFO, TA_RAS_BLOCK__GFX_SQC_DATA_CU1_WRITE_DATA_BUF, TA_RAS_BLOCK__GFX_SQC_DATA_CU1_UTCL1_LFIFO, TA_RAS_BLOCK__GFX_SQC_DATA_CU2_WRITE_DATA_BUF, TA_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO, TA_RAS_BLOCK__GFX_SQC_INDEX0_END=TA_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO, TA_RAS_BLOCK__GFX_SQC_INDEX1_START, TA_RAS_BLOCK__GFX_SQC_INST_BANKA_TAG_RAM=TA_RAS_BLOCK__GFX_SQC_INDEX1_START, TA_RAS_BLOCK__GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_INST_BANKA_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_INST_BANKA_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_TAG_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_HIT_FIFO, TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_INDEX1_END=TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_INDEX2_START, TA_RAS_BLOCK__GFX_SQC_INST_BANKB_TAG_RAM=TA_RAS_BLOCK__GFX_SQC_INDEX2_START, TA_RAS_BLOCK__GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_INST_BANKB_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_INST_BANKB_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_TAG_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_HIT_FIFO, TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_MISS_FIFO, TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM, TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_INDEX2_END=TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM, TA_RAS_BLOCK__GFX_SQC_INDEX_END=TA_RAS_BLOCK__GFX_SQC_INDEX2_END, TA_RAS_BLOCK__GFX_TA_INDEX_START, TA_RAS_BLOCK__GFX_TA_FS_DFIFO=TA_RAS_BLOCK__GFX_TA_INDEX_START, TA_RAS_BLOCK__GFX_TA_FS_AFIFO, TA_RAS_BLOCK__GFX_TA_FL_LFIFO, TA_RAS_BLOCK__GFX_TA_FX_LFIFO, TA_RAS_BLOCK__GFX_TA_FS_CFIFO, TA_RAS_BLOCK__GFX_TA_INDEX_END=TA_RAS_BLOCK__GFX_TA_FS_CFIFO, TA_RAS_BLOCK__GFX_TCA_INDEX_START, TA_RAS_BLOCK__GFX_TCA_HOLE_FIFO=TA_RAS_BLOCK__GFX_TCA_INDEX_START, TA_RAS_BLOCK__GFX_TCA_REQ_FIFO, TA_RAS_BLOCK__GFX_TCA_INDEX_END=TA_RAS_BLOCK__GFX_TCA_REQ_FIFO, TA_RAS_BLOCK__GFX_TCC_INDEX_START, TA_RAS_BLOCK__GFX_TCC_INDEX0_START=TA_RAS_BLOCK__GFX_TCC_INDEX_START, TA_RAS_BLOCK__GFX_TCC_CACHE_DATA=TA_RAS_BLOCK__GFX_TCC_INDEX0_START, TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_0_1, TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_0, TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_1, TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_0, TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_1, TA_RAS_BLOCK__GFX_TCC_HIGH_RATE_TAG, TA_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG, TA_RAS_BLOCK__GFX_TCC_INDEX0_END=TA_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG, TA_RAS_BLOCK__GFX_TCC_INDEX1_START, TA_RAS_BLOCK__GFX_TCC_IN_USE_DEC=TA_RAS_BLOCK__GFX_TCC_INDEX1_START, TA_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER, TA_RAS_BLOCK__GFX_TCC_INDEX1_END=TA_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER, TA_RAS_BLOCK__GFX_TCC_INDEX2_START, TA_RAS_BLOCK__GFX_TCC_RETURN_DATA=TA_RAS_BLOCK__GFX_TCC_INDEX2_START, TA_RAS_BLOCK__GFX_TCC_RETURN_CONTROL, TA_RAS_BLOCK__GFX_TCC_UC_ATOMIC_FIFO, TA_RAS_BLOCK__GFX_TCC_WRITE_RETURN, TA_RAS_BLOCK__GFX_TCC_WRITE_CACHE_READ, TA_RAS_BLOCK__GFX_TCC_SRC_FIFO, TA_RAS_BLOCK__GFX_TCC_SRC_FIFO_NEXT_RAM, TA_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO, TA_RAS_BLOCK__GFX_TCC_INDEX2_END=TA_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO, TA_RAS_BLOCK__GFX_TCC_INDEX3_START, TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO=TA_RAS_BLOCK__GFX_TCC_INDEX3_START, TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM, TA_RAS_BLOCK__GFX_TCC_INDEX3_END=TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM, TA_RAS_BLOCK__GFX_TCC_INDEX4_START, TA_RAS_BLOCK__GFX_TCC_WRRET_TAG_WRITE_RETURN=TA_RAS_BLOCK__GFX_TCC_INDEX4_START, TA_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER, TA_RAS_BLOCK__GFX_TCC_INDEX4_END=TA_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER, TA_RAS_BLOCK__GFX_TCC_INDEX_END=TA_RAS_BLOCK__GFX_TCC_INDEX4_END, TA_RAS_BLOCK__GFX_TCI_WRITE_RAM, TA_RAS_BLOCK__GFX_TCP_INDEX_START, TA_RAS_BLOCK__GFX_TCP_CACHE_RAM=TA_RAS_BLOCK__GFX_TCP_INDEX_START, TA_RAS_BLOCK__GFX_TCP_LFIFO_RAM, TA_RAS_BLOCK__GFX_TCP_CMD_FIFO, TA_RAS_BLOCK__GFX_TCP_VM_FIFO, TA_RAS_BLOCK__GFX_TCP_DB_RAM, TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO0, TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1, TA_RAS_BLOCK__GFX_TCP_INDEX_END=TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1, TA_RAS_BLOCK__GFX_TD_INDEX_START, TA_RAS_BLOCK__GFX_TD_SS_FIFO_LO=TA_RAS_BLOCK__GFX_TD_INDEX_START, TA_RAS_BLOCK__GFX_TD_SS_FIFO_HI, TA_RAS_BLOCK__GFX_TD_CS_FIFO, TA_RAS_BLOCK__GFX_TD_INDEX_END=TA_RAS_BLOCK__GFX_TD_CS_FIFO, TA_RAS_BLOCK__GFX_EA_INDEX_START, TA_RAS_BLOCK__GFX_EA_INDEX0_START=TA_RAS_BLOCK__GFX_EA_INDEX_START, TA_RAS_BLOCK__GFX_EA_DRAMRD_CMDMEM=TA_RAS_BLOCK__GFX_EA_INDEX0_START, TA_RAS_BLOCK__GFX_EA_DRAMWR_CMDMEM, TA_RAS_BLOCK__GFX_EA_DRAMWR_DATAMEM, TA_RAS_BLOCK__GFX_EA_RRET_TAGMEM, TA_RAS_BLOCK__GFX_EA_WRET_TAGMEM, TA_RAS_BLOCK__GFX_EA_GMIRD_CMDMEM, TA_RAS_BLOCK__GFX_EA_GMIWR_CMDMEM, TA_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM, TA_RAS_BLOCK__GFX_EA_INDEX0_END=TA_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM, TA_RAS_BLOCK__GFX_EA_INDEX1_START, TA_RAS_BLOCK__GFX_EA_DRAMRD_PAGEMEM=TA_RAS_BLOCK__GFX_EA_INDEX1_START, TA_RAS_BLOCK__GFX_EA_DRAMWR_PAGEMEM, TA_RAS_BLOCK__GFX_EA_IORD_CMDMEM, TA_RAS_BLOCK__GFX_EA_IOWR_CMDMEM, TA_RAS_BLOCK__GFX_EA_IOWR_DATAMEM, TA_RAS_BLOCK__GFX_EA_GMIRD_PAGEMEM, TA_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM, TA_RAS_BLOCK__GFX_EA_INDEX1_END=TA_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM, TA_RAS_BLOCK__GFX_EA_INDEX2_START, TA_RAS_BLOCK__GFX_EA_MAM_D0MEM=TA_RAS_BLOCK__GFX_EA_INDEX2_START, TA_RAS_BLOCK__GFX_EA_MAM_D1MEM, TA_RAS_BLOCK__GFX_EA_MAM_D2MEM, TA_RAS_BLOCK__GFX_EA_MAM_D3MEM, TA_RAS_BLOCK__GFX_EA_INDEX2_END=TA_RAS_BLOCK__GFX_EA_MAM_D3MEM, TA_RAS_BLOCK__GFX_EA_INDEX_END=TA_RAS_BLOCK__GFX_EA_INDEX2_END, TA_RAS_BLOCK__UTC_VML2_BANK_CACHE, TA_RAS_BLOCK__UTC_VML2_WALKER, TA_RAS_BLOCK__UTC_ATCL2_CACHE_2M_BANK, TA_RAS_BLOCK__UTC_ATCL2_CACHE_4K_BANK, TA_RAS_BLOCK__GFX_MAX,} cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 146 */;
	struct ras_gfx_subblock_reg {
		const char *name;
		uint32_t hwip;
		uint32_t inst;
		uint32_t seg;
		uint32_t reg_offset;
		uint32_t sec_count_mask;
		uint32_t sec_count_shift;
		uint32_t ded_count_mask;
		uint32_t ded_count_shift;
	} cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 134 */;
	const struct common_firmware_header *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1301 */;
	struct amdgpu_firmware_info *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1300 */;
	char cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1298 */[30];
	const char *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1296 */;
	uintptr_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1237 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1174 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1173 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1172 */;
	const struct rlc_firmware_header_v2_0 *cocci_id/* drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c 1171 */;
}
