# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do udp_loopback_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/rgmii_to_gmii {H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii" H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v 
# -- Compiling module ddi_x4
# -- Compiling module ddi_x1
# -- Compiling module rgmii_to_gmii
# 
# Top level modules:
# 	rgmii_to_gmii
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/gmii_to_rgmii {H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii" H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v 
# -- Compiling module ddio_out_x4
# -- Compiling module ddio_out_x1
# -- Compiling module gmii_to_rgmii
# 
# Top level modules:
# 	gmii_to_rgmii
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/check {H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/check" H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v 
# -- Compiling module ip_checksum
# 
# Top level modules:
# 	ip_checksum
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/check {H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/check" H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v 
# -- Compiling module crc32_d8
# 
# Top level modules:
# 	crc32_d8
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl {H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl" H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v 
# -- Compiling module eth_udp_tx_gmii
# 
# Top level modules:
# 	eth_udp_tx_gmii
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl {H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl" H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v 
# -- Compiling module eth_udp_rx_gmii
# 
# Top level modules:
# 	eth_udp_rx_gmii
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl {H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl" H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v 
# -- Compiling module udp_loopback
# 
# Top level modules:
# 	udp_loopback
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/prj/ip {H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/ip" H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v 
# -- Compiling module eth_dcfifo
# 
# Top level modules:
# 	eth_dcfifo
# End time: 16:45:01 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/prj/ip {H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/ip" H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v 
# -- Compiling module pll_rx
# 
# Top level modules:
# 	pll_rx
# End time: 16:45:02 on Aug 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/mdio {H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:02 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio" H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v 
# -- Compiling module mdio_bit_shift
# 
# Top level modules:
# 	mdio_bit_shift
# End time: 16:45:02 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/rtl/mdio {H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:02 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio" H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v 
# -- Compiling module phy_config
# 
# Top level modules:
# 	phy_config
# End time: 16:45:02 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/prj/db {H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:02 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/db" H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v 
# -- Compiling module pll_rx_altpll
# 
# Top level modules:
# 	pll_rx_altpll
# End time: 16:45:02 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/05_udp_loopback/prj/../testbench {H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:02 on Aug 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench" H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v 
# -- Compiling module phy_config_tb
# 
# Top level modules:
# 	phy_config_tb
# End time: 16:45:02 on Aug 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  phy_config_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" phy_config_tb 
# Start time: 16:45:02 on Aug 03,2023
# Loading work.phy_config_tb
# Loading work.phy_config
# Loading work.mdio_bit_shift
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v(36)
#    Time: 68856201 ns  Iteration: 0  Instance: /phy_config_tb
# Break in Module phy_config_tb at H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v line 36
run -continue
restart
run -continue
restart
# Break key hit
run -all
run -all
# ** Note: $stop    : H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v(36)
#    Time: 68856201 ns  Iteration: 0  Instance: /phy_config_tb
# Break in Module phy_config_tb at H:/FPGA/cyclone source/05_udp_loopback/prj/../testbench/phy_config_tb.v line 36
run
run
run
run
run
# End time: 16:47:07 on Aug 03,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
