Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 04:27:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_18_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 DUT/ModCount71_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No117_instance/Y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.289ns (7.725%)  route 3.452ns (92.275%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 6.382 - 4.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.980ns (routing 0.921ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.836ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=21847, routed)       1.980     2.938    DUT/ModCount71_instance/clk_IBUF_BUFG
    SLICE_X122Y284       FDCE                                         r  DUT/ModCount71_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y284       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.014 r  DUT/ModCount71_instance/count_reg[0]/Q
                         net (fo=5827, routed)        3.399     6.413    DUT/MUX_Subtract26_impl_1_instance/count_reg[1][0]
    SLICE_X126Y336       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     6.558 r  DUT/MUX_Subtract26_impl_1_instance/Y[15]_i_3/O
                         net (fo=1, routed)           0.021     6.579    DUT/MUX_Subtract26_impl_1_instance/Y[15]_i_3_n_0
    SLICE_X126Y336       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     6.647 r  DUT/MUX_Subtract26_impl_1_instance/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.032     6.679    DUT/Delay1No117_instance/count_reg[2]_rep__2[15]
    SLICE_X126Y336       FDCE                                         r  DUT/Delay1No117_instance/Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=21847, routed)       1.715     6.382    DUT/Delay1No117_instance/clk_IBUF_BUFG
    SLICE_X126Y336       FDCE                                         r  DUT/Delay1No117_instance/Y_reg[15]/C
                         clock pessimism              0.380     6.762    
                         clock uncertainty           -0.035     6.727    
    SLICE_X126Y336       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.752    DUT/Delay1No117_instance/Y_reg[15]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  0.073    




