Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/Electronics/Electronics/Electronics/FPGA/FPGA-Programming-for-Beginners/Projects/test_vivado/test_vivado.srcs/sim_1/new/half_adder_tb.v" Line 23
