 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 22:14:10 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U23/ZN (INVX0)                           0.09       0.47 r
  U24/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.09 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.09 r
  FA0/S (FullAdder_3)                      0.00       1.09 r
  SUM[0] (out)                             0.08       1.17 r
  data arrival time                                   1.17

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: RST (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  RST (in)                                 0.01       0.39 r
  U25/ZN (INVX0)                           0.11       0.50 f
  U6/Q (AND2X1)                            0.59       1.09 f
  i1_reg/D (DFFX1)                         0.05       1.14 f
  data arrival time                                   1.14

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: RST (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  RST (in)                                 0.01       0.39 r
  U25/ZN (INVX0)                           0.11       0.50 f
  U5/Q (AND2X1)                            0.59       1.09 f
  i2_reg/D (DFFX1)                         0.05       1.14 f
  data arrival time                                   1.14

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: RST (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  RST (in)                                 0.01       0.39 r
  U25/ZN (INVX0)                           0.11       0.50 f
  U4/Q (AND2X1)                            0.59       1.09 f
  i3_reg/D (DFFX1)                         0.05       1.14 f
  data arrival time                                   1.14

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U23/ZN (INVX0)                           0.09       0.48 f
  U24/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.11 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.11 r
  FA0/S (FullAdder_3)                      0.00       1.11 r
  SUM[0] (out)                             0.08       1.19 r
  data arrival time                                   1.19

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U23/ZN (INVX0)                           0.09       0.47 r
  U24/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.13 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.13 f
  FA0/S (FullAdder_3)                      0.00       1.13 f
  SUM[0] (out)                             0.08       1.20 f
  data arrival time                                   1.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U23/ZN (INVX0)                           0.09       0.48 f
  U24/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U1/Q (XOR2X1)                    0.54       1.14 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.14 f
  FA0/S (FullAdder_3)                      0.00       1.14 f
  SUM[0] (out)                             0.08       1.22 f
  data arrival time                                   1.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U23/ZN (INVX0)                           0.09       0.48 f
  U24/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.21 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.21 f
  FA0/S (FullAdder_3)                      0.00       1.21 f
  SUM[0] (out)                             0.08       1.29 f
  data arrival time                                   1.29

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U23/ZN (INVX0)                           0.09       0.47 r
  U24/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.21 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.21 r
  FA0/S (FullAdder_3)                      0.00       1.21 r
  SUM[0] (out)                             0.08       1.29 r
  data arrival time                                   1.29

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: RST (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  RST (in)                                 0.01       0.39 f
  U25/ZN (INVX0)                           0.12       0.50 r
  U6/Q (AND2X1)                            0.61       1.11 r
  i1_reg/D (DFFX1)                         0.05       1.16 r
  data arrival time                                   1.16

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: RST (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  RST (in)                                 0.01       0.39 f
  U25/ZN (INVX0)                           0.12       0.50 r
  U5/Q (AND2X1)                            0.61       1.11 r
  i2_reg/D (DFFX1)                         0.05       1.16 r
  data arrival time                                   1.16

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: RST (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  RST (in)                                 0.01       0.39 f
  U25/ZN (INVX0)                           0.12       0.50 r
  U4/Q (AND2X1)                            0.61       1.11 r
  i3_reg/D (DFFX1)                         0.05       1.16 r
  data arrival time                                   1.16

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U21/ZN (INVX0)                           0.09       0.48 f
  U22/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.06 r
  FA3/U1/Q (OR2X1)                         0.21       1.27 r
  FA3/Cout (FullAdder_0)                   0.00       1.27 r
  COUT (out)                               0.08       1.34 r
  data arrival time                                   1.34

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.06 r
  FA3/U1/Q (OR2X1)                         0.21       1.27 r
  FA3/Cout (FullAdder_0)                   0.00       1.27 r
  COUT (out)                               0.08       1.34 r
  data arrival time                                   1.34

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.03 f
  FA3/U1/Q (OR2X1)                         0.24       1.27 f
  FA3/Cout (FullAdder_0)                   0.00       1.27 f
  COUT (out)                               0.08       1.34 f
  data arrival time                                   1.34

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U21/ZN (INVX0)                           0.09       0.47 r
  U22/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.03 f
  FA3/U1/Q (OR2X1)                         0.24       1.27 f
  FA3/Cout (FullAdder_0)                   0.00       1.27 f
  COUT (out)                               0.08       1.35 f
  data arrival time                                   1.35

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.03 f
  FA0/U1/Q (OR2X1)                         0.22       1.26 f
  FA0/Cout (FullAdder_3)                   0.00       1.26 f
  U6/Q (AND2X1)                            0.21       1.46 f
  i1_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA1/HA1/Cout (HalfAdder_5)               0.00       1.03 f
  FA1/U1/Q (OR2X1)                         0.22       1.26 f
  FA1/Cout (FullAdder_2)                   0.00       1.26 f
  U5/Q (AND2X1)                            0.21       1.46 f
  i2_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.03 f
  FA2/U1/Q (OR2X1)                         0.22       1.26 f
  FA2/Cout (FullAdder_1)                   0.00       1.26 f
  U4/Q (AND2X1)                            0.21       1.46 f
  i3_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U15/ZN (INVX0)                           0.09       0.47 r
  U16/ZN (INVX0)                           0.12       0.60 f
  FA0/A (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.03 f
  FA0/U1/Q (OR2X1)                         0.22       1.26 f
  FA0/Cout (FullAdder_3)                   0.00       1.26 f
  U6/Q (AND2X1)                            0.21       1.46 f
  i1_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U17/ZN (INVX0)                           0.09       0.47 r
  U18/ZN (INVX0)                           0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA1/HA1/Cout (HalfAdder_5)               0.00       1.03 f
  FA1/U1/Q (OR2X1)                         0.22       1.26 f
  FA1/Cout (FullAdder_2)                   0.00       1.26 f
  U5/Q (AND2X1)                            0.21       1.46 f
  i2_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U19/ZN (INVX0)                           0.09       0.47 r
  U20/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U2/Q (AND2X1)                    0.43       1.03 f
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.03 f
  FA2/U1/Q (OR2X1)                         0.22       1.26 f
  FA2/Cout (FullAdder_1)                   0.00       1.26 f
  U4/Q (AND2X1)                            0.21       1.46 f
  i3_reg/D (DFFX1)                         0.05       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.60       0.98 r
  FA1/Cin (FullAdder_2)                    0.00       0.98 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.98 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.48 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.48 r
  FA1/S (FullAdder_2)                      0.00       1.48 r
  SUM[1] (out)                             0.08       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.60       0.98 r
  FA2/Cin (FullAdder_1)                    0.00       0.98 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.48 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.48 r
  FA2/S (FullAdder_1)                      0.00       1.48 r
  SUM[2] (out)                             0.08       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.60       0.98 r
  FA3/Cin (FullAdder_0)                    0.00       0.98 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       0.98 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.48 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.48 r
  FA3/S (FullAdder_0)                      0.00       1.48 r
  SUM[3] (out)                             0.08       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: CIN (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U23/ZN (INVX0)                           0.09       0.47 r
  U24/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U2/Q (AND2X1)                    0.43       1.03 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.03 f
  FA0/U1/Q (OR2X1)                         0.24       1.28 f
  FA0/Cout (FullAdder_3)                   0.00       1.28 f
  U6/Q (AND2X1)                            0.21       1.48 f
  i1_reg/D (DFFX1)                         0.05       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.04       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.60       0.98 r
  FA1/Cin (FullAdder_2)                    0.00       0.98 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.98 r
  FA1/HA2/U1/Q (XOR2X1)                    0.54       1.51 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.51 f
  FA1/S (FullAdder_2)                      0.00       1.51 f
  SUM[1] (out)                             0.08       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.60       0.98 r
  FA2/Cin (FullAdder_1)                    0.00       0.98 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U1/Q (XOR2X1)                    0.54       1.51 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.51 f
  FA2/S (FullAdder_1)                      0.00       1.51 f
  SUM[2] (out)                             0.08       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.60       0.98 r
  FA3/Cin (FullAdder_0)                    0.00       0.98 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       0.98 r
  FA3/HA2/U1/Q (XOR2X1)                    0.54       1.51 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.51 f
  FA3/S (FullAdder_0)                      0.00       1.51 f
  SUM[3] (out)                             0.08       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.66       1.04 f
  FA1/Cin (FullAdder_2)                    0.00       1.04 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.04 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.53 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.53 r
  FA1/S (FullAdder_2)                      0.00       1.53 r
  SUM[1] (out)                             0.08       1.61 r
  data arrival time                                   1.61

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.66       1.04 f
  FA2/Cin (FullAdder_1)                    0.00       1.04 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.53 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.53 r
  FA2/S (FullAdder_1)                      0.00       1.53 r
  SUM[2] (out)                             0.08       1.61 r
  data arrival time                                   1.61

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.66       1.04 f
  FA3/Cin (FullAdder_0)                    0.00       1.04 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.04 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.53 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.53 r
  FA3/S (FullAdder_0)                      0.00       1.53 r
  SUM[3] (out)                             0.08       1.61 r
  data arrival time                                   1.61

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.03


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.66       1.04 f
  FA1/Cin (FullAdder_2)                    0.00       1.04 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.04 f
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.08       1.65 f
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.66       1.04 f
  FA2/Cin (FullAdder_1)                    0.00       1.04 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.08       1.65 f
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.66       1.04 f
  FA3/Cin (FullAdder_0)                    0.00       1.04 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.04 f
  FA3/HA2/U1/Q (XOR2X1)                    0.53       1.57 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.57 f
  FA3/S (FullAdder_0)                      0.00       1.57 f
  SUM[3] (out)                             0.08       1.65 f
  data arrival time                                   1.65

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.60       0.98 r
  FA1/Cin (FullAdder_2)                    0.00       0.98 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.98 r
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.58 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.58 f
  FA1/S (FullAdder_2)                      0.00       1.58 f
  SUM[1] (out)                             0.08       1.66 f
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.60       0.98 r
  FA2/Cin (FullAdder_1)                    0.00       0.98 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.58 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.58 f
  FA2/S (FullAdder_1)                      0.00       1.58 f
  SUM[2] (out)                             0.08       1.66 f
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.60       0.98 r
  FA3/Cin (FullAdder_0)                    0.00       0.98 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       0.98 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.58 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.58 f
  FA3/S (FullAdder_0)                      0.00       1.58 f
  SUM[3] (out)                             0.08       1.66 f
  data arrival time                                   1.66

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.66
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U15/ZN (INVX0)                           0.09       0.48 f
  U16/ZN (INVX0)                           0.12       0.60 r
  FA0/A (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.06 r
  FA0/U1/Q (OR2X1)                         0.20       1.26 r
  FA0/Cout (FullAdder_3)                   0.00       1.26 r
  U6/Q (AND2X1)                            0.21       1.47 r
  i1_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U17/ZN (INVX0)                           0.09       0.48 f
  U18/ZN (INVX0)                           0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA1/HA1/Cout (HalfAdder_5)               0.00       1.06 r
  FA1/U1/Q (OR2X1)                         0.20       1.26 r
  FA1/Cout (FullAdder_2)                   0.00       1.26 r
  U5/Q (AND2X1)                            0.21       1.47 r
  i2_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U19/ZN (INVX0)                           0.09       0.48 f
  U20/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.06 r
  FA2/U1/Q (OR2X1)                         0.20       1.26 r
  FA2/Cout (FullAdder_1)                   0.00       1.26 r
  U4/Q (AND2X1)                            0.21       1.47 r
  i3_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.06 r
  FA0/U1/Q (OR2X1)                         0.20       1.26 r
  FA0/Cout (FullAdder_3)                   0.00       1.26 r
  U6/Q (AND2X1)                            0.21       1.47 r
  i1_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA1/HA1/Cout (HalfAdder_5)               0.00       1.06 r
  FA1/U1/Q (OR2X1)                         0.20       1.26 r
  FA1/Cout (FullAdder_2)                   0.00       1.26 r
  U5/Q (AND2X1)                            0.21       1.47 r
  i2_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i2_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U2/Q (AND2X1)                    0.46       1.06 r
  FA2/HA1/Cout (HalfAdder_3)               0.00       1.06 r
  FA2/U1/Q (OR2X1)                         0.20       1.26 r
  FA2/Cout (FullAdder_1)                   0.00       1.26 r
  U4/Q (AND2X1)                            0.21       1.47 r
  i3_reg/D (DFFX1)                         0.05       1.52 r
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i3_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.61 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.61 r
  FA0/S (FullAdder_3)                      0.00       1.61 r
  SUM[0] (out)                             0.08       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.61 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.61 r
  FA1/S (FullAdder_2)                      0.00       1.61 r
  SUM[1] (out)                             0.08       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.61 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.61 r
  FA2/S (FullAdder_1)                      0.00       1.61 r
  SUM[2] (out)                             0.08       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.61 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.61 r
  FA3/S (FullAdder_0)                      0.00       1.61 r
  SUM[3] (out)                             0.08       1.68 r
  data arrival time                                   1.68

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: CIN (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U23/ZN (INVX0)                           0.09       0.48 f
  U24/ZN (INVX0)                           0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U2/Q (AND2X1)                    0.46       1.06 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.06 r
  FA0/U1/Q (OR2X1)                         0.22       1.28 r
  FA0/Cout (FullAdder_3)                   0.00       1.28 r
  U6/Q (AND2X1)                            0.21       1.49 r
  i1_reg/D (DFFX1)                         0.05       1.54 r
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  i1_reg/CLK (DFFX1)                       0.00       0.58 r
  library hold time                       -0.15       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.62 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.62 r
  FA0/S (FullAdder_3)                      0.00       1.62 r
  SUM[0] (out)                             0.08       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.62 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.62 r
  FA1/S (FullAdder_2)                      0.00       1.62 r
  SUM[1] (out)                             0.08       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.62 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.62 r
  FA2/S (FullAdder_1)                      0.00       1.62 r
  SUM[2] (out)                             0.08       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.62 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.62 r
  FA3/S (FullAdder_0)                      0.00       1.62 r
  SUM[3] (out)                             0.08       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.63 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.63 f
  FA0/S (FullAdder_3)                      0.00       1.63 f
  SUM[0] (out)                             0.08       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.63 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 f
  FA1/S (FullAdder_2)                      0.00       1.63 f
  SUM[1] (out)                             0.08       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.63 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.63 f
  FA2/S (FullAdder_1)                      0.00       1.63 f
  SUM[2] (out)                             0.08       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 r
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.63 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.63 f
  FA3/S (FullAdder_0)                      0.00       1.63 f
  SUM[3] (out)                             0.08       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U15/ZN (INVX0)                           0.09       0.47 r
  U16/ZN (INVX0)                           0.12       0.60 f
  FA0/A (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.63 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.63 r
  FA0/S (FullAdder_3)                      0.00       1.63 r
  SUM[0] (out)                             0.08       1.71 r
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U17/ZN (INVX0)                           0.09       0.47 r
  U18/ZN (INVX0)                           0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.63 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.63 r
  FA1/S (FullAdder_2)                      0.00       1.63 r
  SUM[1] (out)                             0.08       1.71 r
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U19/ZN (INVX0)                           0.09       0.47 r
  U20/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.63 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.63 r
  FA2/S (FullAdder_1)                      0.00       1.63 r
  SUM[2] (out)                             0.08       1.71 r
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U21/ZN (INVX0)                           0.09       0.47 r
  U22/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.63 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.63 r
  FA3/S (FullAdder_0)                      0.00       1.63 r
  SUM[3] (out)                             0.08       1.71 r
  data arrival time                                   1.71

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.64 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.64 r
  FA0/S (FullAdder_3)                      0.00       1.64 r
  SUM[0] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.64 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 r
  FA1/S (FullAdder_2)                      0.00       1.64 r
  SUM[1] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.64 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.64 r
  FA2/S (FullAdder_1)                      0.00       1.64 r
  SUM[2] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.64 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 r
  FA3/S (FullAdder_0)                      0.00       1.64 r
  SUM[3] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 r
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.64 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.64 f
  FA0/S (FullAdder_3)                      0.00       1.64 f
  SUM[0] (out)                             0.08       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.64 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 f
  FA1/S (FullAdder_2)                      0.00       1.64 f
  SUM[1] (out)                             0.08       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.64 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.64 f
  FA2/S (FullAdder_1)                      0.00       1.64 f
  SUM[2] (out)                             0.08       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.12 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.12 r
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.08       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U15/ZN (INVX0)                           0.09       0.48 f
  U16/ZN (INVX0)                           0.12       0.60 r
  FA0/A (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.65 r
  FA0/S (FullAdder_3)                      0.00       1.65 r
  SUM[0] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U17/ZN (INVX0)                           0.09       0.48 f
  U18/ZN (INVX0)                           0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 r
  FA1/S (FullAdder_2)                      0.00       1.65 r
  SUM[1] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U19/ZN (INVX0)                           0.09       0.48 f
  U20/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.65 r
  FA2/S (FullAdder_1)                      0.00       1.65 r
  SUM[2] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U21/ZN (INVX0)                           0.09       0.48 f
  U22/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.08       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.65 r
  FA0/S (FullAdder_3)                      0.00       1.65 r
  SUM[0] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 r
  FA1/S (FullAdder_2)                      0.00       1.65 r
  SUM[1] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.65 r
  FA2/S (FullAdder_1)                      0.00       1.65 r
  SUM[2] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U13/ZN (INVX0)                           0.09       0.48 f
  U14/ZN (INVX0)                           0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U15/ZN (INVX0)                           0.09       0.47 r
  U16/ZN (INVX0)                           0.12       0.60 f
  FA0/A (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 r
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.65 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.65 f
  FA0/S (FullAdder_3)                      0.00       1.65 f
  SUM[0] (out)                             0.08       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U17/ZN (INVX0)                           0.09       0.47 r
  U18/ZN (INVX0)                           0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 r
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.65 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 f
  FA1/S (FullAdder_2)                      0.00       1.65 f
  SUM[1] (out)                             0.08       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U19/ZN (INVX0)                           0.09       0.47 r
  U20/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 r
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.65 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.65 f
  FA2/S (FullAdder_1)                      0.00       1.65 f
  SUM[2] (out)                             0.08       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U21/ZN (INVX0)                           0.09       0.47 r
  U22/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.53       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.65 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 f
  FA3/S (FullAdder_0)                      0.00       1.65 f
  SUM[3] (out)                             0.08       1.73 f
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.66       1.04 f
  FA1/Cin (FullAdder_2)                    0.00       1.04 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.04 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.65 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 r
  FA1/S (FullAdder_2)                      0.00       1.65 r
  SUM[1] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.66       1.04 f
  FA2/Cin (FullAdder_1)                    0.00       1.04 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.65 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.65 r
  FA2/S (FullAdder_1)                      0.00       1.65 r
  SUM[2] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.66       1.04 f
  FA3/Cin (FullAdder_0)                    0.00       1.04 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       1.04 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U15/ZN (INVX0)                           0.09       0.47 r
  U16/ZN (INVX0)                           0.12       0.60 f
  FA0/A (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.66 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.66 r
  FA0/S (FullAdder_3)                      0.00       1.66 r
  SUM[0] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U17/ZN (INVX0)                           0.09       0.47 r
  U18/ZN (INVX0)                           0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.66 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.66 r
  FA1/S (FullAdder_2)                      0.00       1.66 r
  SUM[1] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U19/ZN (INVX0)                           0.09       0.47 r
  U20/ZN (INVX0)                           0.12       0.60 f
  FA2/A (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.66 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.66 r
  FA2/S (FullAdder_1)                      0.00       1.66 r
  SUM[2] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U21/ZN (INVX0)                           0.09       0.47 r
  U22/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.66 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 r
  FA3/S (FullAdder_0)                      0.00       1.66 r
  SUM[3] (out)                             0.08       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.66 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.66 f
  FA0/S (FullAdder_3)                      0.00       1.66 f
  SUM[0] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.66 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.66 f
  FA1/S (FullAdder_2)                      0.00       1.66 f
  SUM[1] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.66 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.66 f
  FA2/S (FullAdder_1)                      0.00       1.66 f
  SUM[2] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.66 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 f
  FA3/S (FullAdder_0)                      0.00       1.66 f
  SUM[3] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i3_reg/CLK (DFFX1)                       0.00       0.38 r
  i3_reg/Q (DFFX1)                         0.60       0.98 r
  FA3/Cin (FullAdder_0)                    0.00       0.98 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       0.98 r
  FA3/HA2/U2/Q (AND2X1)                    0.45       1.43 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.43 r
  FA3/U1/Q (OR2X1)                         0.23       1.66 r
  FA3/Cout (FullAdder_0)                   0.00       1.66 r
  COUT (out)                               0.08       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U15/ZN (INVX0)                           0.09       0.48 f
  U16/ZN (INVX0)                           0.12       0.60 r
  FA0/A (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 f
  FA0/HA2/U1/Q (XOR2X1)                    0.50       1.67 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.67 r
  FA0/S (FullAdder_3)                      0.00       1.67 r
  SUM[0] (out)                             0.08       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U17/ZN (INVX0)                           0.09       0.48 f
  U18/ZN (INVX0)                           0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U1/Q (XOR2X1)                    0.50       1.67 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.67 r
  FA1/S (FullAdder_2)                      0.00       1.67 r
  SUM[1] (out)                             0.08       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U19/ZN (INVX0)                           0.09       0.48 f
  U20/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U1/Q (XOR2X1)                    0.50       1.67 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.67 r
  FA2/S (FullAdder_1)                      0.00       1.67 r
  SUM[2] (out)                             0.08       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U21/ZN (INVX0)                           0.09       0.48 f
  U22/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.67 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 r
  FA3/S (FullAdder_0)                      0.00       1.67 r
  SUM[3] (out)                             0.08       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U15/ZN (INVX0)                           0.09       0.48 f
  U16/ZN (INVX0)                           0.12       0.60 r
  FA0/A (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U1/Q (XOR2X1)                    0.52       1.67 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.67 f
  FA0/S (FullAdder_3)                      0.00       1.67 f
  SUM[0] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U17/ZN (INVX0)                           0.09       0.48 f
  U18/ZN (INVX0)                           0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U1/Q (XOR2X1)                    0.52       1.67 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.67 f
  FA1/S (FullAdder_2)                      0.00       1.67 f
  SUM[1] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U19/ZN (INVX0)                           0.09       0.48 f
  U20/ZN (INVX0)                           0.12       0.60 r
  FA2/A (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/Q (XOR2X1)                    0.52       1.67 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.67 f
  FA2/S (FullAdder_1)                      0.00       1.67 f
  SUM[2] (out)                             0.08       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         1.16


1
