#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar 13 08:59:31 2021
# Process ID: 41608
# Current directory: D:/2021Spring/Arch/Project/RISC-V CPU/RV32i
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35444 D:\2021Spring\Arch\Project\RISC-V CPU\RV32i\RV32i.xpr
# Log file: D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/vivado.log
# Journal file: D:/2021Spring/Arch/Project/RISC-V CPU/RV32i\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.xpr}
INFO: [Project 1-313] Project file moved from 'D:/2021Spring/Arch/Project/RV32i' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.270 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Get_rw_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Zero_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUI_or_AUIPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Mux2to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1b32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32iPCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_Stall
Compiling module xil_defaultlib.Control_Stall
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Mux4to1b32
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.Get_rw_regs
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.Mux2to1b32
Compiling module xil_defaultlib.ID_Zero_Generator
Compiling module xil_defaultlib.REG_ID_EXE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EXE_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.LUI_or_AUIPC
Compiling module xil_defaultlib.RV32iPCPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -view {{D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/Top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/Top_behav.wcfg}
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 1700 ps : File "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 88
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1033.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.sim/sim_1/behav/xsim'
"xelab -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8c0da72728544b8a9865fae7ef12569a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 1700 ps : File "D:/2021Spring/Arch/Project/RISC-V CPU/RV32i/RV32i.srcs/sim_1/new/Top.v" Line 88
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.270 ; gain = 0.000
