#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005B1008 .scope module, "Exercicio004" "Exercicio004" 2 44;
 .timescale 0 0;
L_0059E140/0/0 .functor OR 1, L_0059E108, L_005A1998, L_0059E258, L_005D7C10;
L_0059E140/0/4 .functor OR 1, L_005D7C68, C4<0>, C4<0>, C4<0>;
L_0059E140 .functor NOR 1, L_0059E140/0/0, L_0059E140/0/4, C4<0>, C4<0>;
L_0059E108 .functor NOT 1, L_005A1940, C4<0>, C4<0>, C4<0>;
L_0059E258 .functor NOT 1, L_005A19F0, C4<0>, C4<0>, C4<0>;
L_0059E338 .functor NOR 1, v005A1730_0, L_0059E338, C4<0>, C4<0>;
v005A14C8_0 .net *"_s1", 0 0, L_005A1940; 1 drivers
v005A1520_0 .net *"_s11", 0 0, L_005D7C10; 1 drivers
v005A1578_0 .net *"_s13", 0 0, L_005D7C68; 1 drivers
v005A15D0_0 .net *"_s2", 0 0, L_0059E108; 1 drivers
v005A1628_0 .net *"_s5", 0 0, L_005A1998; 1 drivers
v005A1680_0 .net *"_s7", 0 0, L_005A19F0; 1 drivers
v005A16D8_0 .net *"_s8", 0 0, L_0059E258; 1 drivers
v005A1730_0 .var "clear", 0 0;
v005A1788_0 .var "clk", 0 0;
RS_005B231C/0/0 .resolv tri, L_005D7CC0, L_005D7D70, L_005D7E78, L_005D7F80;
RS_005B231C/0/4 .resolv tri, L_005D8088, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B231C .resolv tri, RS_005B231C/0/0, RS_005B231C/0/4, C4<zzzzz>, C4<zzzzz>;
v005A17E0_0 .net8 "s", 4 0, RS_005B231C; 5 drivers
v005A1838_0 .net "s1", 0 0, L_0059E140; 1 drivers
v005A1890_0 .net "s2", 0 0, L_0059E338; 1 drivers
RS_005B234C/0/0 .resolv tri, L_005D7D18, L_005D7DC8, L_005D7ED0, L_005D7FD8;
RS_005B234C/0/4 .resolv tri, L_005D80E0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B234C .resolv tri, RS_005B234C/0/0, RS_005B234C/0/4, C4<zzzzz>, C4<zzzzz>;
v005A18E8_0 .net8 "snot", 4 0, RS_005B234C; 5 drivers
E_0059FB18 .event posedge, v005A12B8_0;
L_005A1940 .part RS_005B231C, 0, 1;
L_005A1998 .part RS_005B231C, 1, 1;
L_005A19F0 .part RS_005B231C, 2, 1;
L_005D7C10 .part RS_005B231C, 3, 1;
L_005D7C68 .part RS_005B231C, 4, 1;
L_005D7CC0 .part/pv v005A1418_0, 0, 1, 5;
L_005D7D18 .part/pv v005A1470_0, 0, 1, 5;
L_005D7D70 .part/pv v005A1208_0, 1, 1, 5;
L_005D7DC8 .part/pv v005A1260_0, 1, 1, 5;
L_005D7E20 .part RS_005B234C, 0, 1;
L_005D7E78 .part/pv v005A0FF8_0, 2, 1, 5;
L_005D7ED0 .part/pv v005A1050_0, 2, 1, 5;
L_005D7F28 .part RS_005B234C, 1, 1;
L_005D7F80 .part/pv v005A0DE8_0, 3, 1, 5;
L_005D7FD8 .part/pv v005A0E40_0, 3, 1, 5;
L_005D8030 .part RS_005B234C, 2, 1;
L_005D8088 .part/pv v005A0BD8_0, 4, 1, 5;
L_005D80E0 .part/pv v005A0C30_0, 4, 1, 5;
L_005D8138 .part RS_005B234C, 3, 1;
S_005B0D60 .scope module, "a1" "jkff" 2 59, 2 12, S_005B1008;
 .timescale 0 0;
v005A12B8_0 .net "clk", 0 0, v005A1788_0; 1 drivers
v005A1310_0 .alias "clr", 0 0, v005A1890_0;
v005A1368_0 .net "j", 0 0, C4<1>; 1 drivers
v005A13C0_0 .net "k", 0 0, C4<1>; 1 drivers
v005A1418_0 .var "q", 0 0;
v005A1470_0 .var "qnot", 0 0;
E_0059FD58 .event posedge, v005A0AD0_0, v005A12B8_0;
S_005B0DE8 .scope module, "a2" "jkff" 2 60, 2 12, S_005B1008;
 .timescale 0 0;
v005A10A8_0 .net "clk", 0 0, L_005D7E20; 1 drivers
v005A1100_0 .alias "clr", 0 0, v005A1890_0;
v005A1158_0 .net "j", 0 0, C4<1>; 1 drivers
v005A11B0_0 .net "k", 0 0, C4<1>; 1 drivers
v005A1208_0 .var "q", 0 0;
v005A1260_0 .var "qnot", 0 0;
E_0059FCD8 .event posedge, v005A0AD0_0, v005A10A8_0;
S_005B0E70 .scope module, "a3" "jkff" 2 61, 2 12, S_005B1008;
 .timescale 0 0;
v005A0E98_0 .net "clk", 0 0, L_005D7F28; 1 drivers
v005A0EF0_0 .alias "clr", 0 0, v005A1890_0;
v005A0F48_0 .net "j", 0 0, C4<1>; 1 drivers
v005A0FA0_0 .net "k", 0 0, C4<1>; 1 drivers
v005A0FF8_0 .var "q", 0 0;
v005A1050_0 .var "qnot", 0 0;
E_0059FCF8 .event posedge, v005A0AD0_0, v005A0E98_0;
S_005B0EF8 .scope module, "a4" "jkff" 2 62, 2 12, S_005B1008;
 .timescale 0 0;
v005A0C88_0 .net "clk", 0 0, L_005D8030; 1 drivers
v005A0CE0_0 .alias "clr", 0 0, v005A1890_0;
v005A0D38_0 .net "j", 0 0, C4<1>; 1 drivers
v005A0D90_0 .net "k", 0 0, C4<1>; 1 drivers
v005A0DE8_0 .var "q", 0 0;
v005A0E40_0 .var "qnot", 0 0;
E_0059FAF8 .event posedge, v005A0AD0_0, v005A0C88_0;
S_005B0F80 .scope module, "a5" "jkff" 2 63, 2 12, S_005B1008;
 .timescale 0 0;
v005A0A78_0 .net "clk", 0 0, L_005D8138; 1 drivers
v005A0AD0_0 .alias "clr", 0 0, v005A1890_0;
v005A0B28_0 .net "j", 0 0, C4<1>; 1 drivers
v005A0B80_0 .net "k", 0 0, C4<1>; 1 drivers
v005A0BD8_0 .var "q", 0 0;
v005A0C30_0 .var "qnot", 0 0;
E_0059FA98 .event posedge, v005A0AD0_0, v005A0A78_0;
    .scope S_005B0D60;
T_0 ;
    %wait E_0059FD58;
    %load/v 8, v005A1310_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v005A1418_0, 0, 1;
    %set/v v005A1470_0, 1, 1;
T_0.0 ;
    %load/v 8, v005A1368_0, 1;
    %load/v 9, v005A13C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1418_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1470_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005A1368_0, 1;
    %inv 8, 1;
    %load/v 9, v005A13C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1470_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v005A1368_0, 1;
    %load/v 9, v005A13C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v005A1418_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1418_0, 0, 8;
    %load/v 8, v005A1470_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1470_0, 0, 8;
T_0.6 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005B0DE8;
T_1 ;
    %wait E_0059FCD8;
    %load/v 8, v005A1100_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v005A1208_0, 0, 1;
    %set/v v005A1260_0, 1, 1;
T_1.0 ;
    %load/v 8, v005A1158_0, 1;
    %load/v 9, v005A11B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1208_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1260_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005A1158_0, 1;
    %inv 8, 1;
    %load/v 9, v005A11B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1208_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1260_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v005A1158_0, 1;
    %load/v 9, v005A11B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v005A1208_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1208_0, 0, 8;
    %load/v 8, v005A1260_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1260_0, 0, 8;
T_1.6 ;
T_1.5 ;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005B0E70;
T_2 ;
    %wait E_0059FCF8;
    %load/v 8, v005A0EF0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005A0FF8_0, 0, 1;
    %set/v v005A1050_0, 1, 1;
T_2.0 ;
    %load/v 8, v005A0F48_0, 1;
    %load/v 9, v005A0FA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0FF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1050_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005A0F48_0, 1;
    %inv 8, 1;
    %load/v 9, v005A0FA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1050_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005A0F48_0, 1;
    %load/v 9, v005A0FA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v005A0FF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0FF8_0, 0, 8;
    %load/v 8, v005A1050_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1050_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005B0EF8;
T_3 ;
    %wait E_0059FAF8;
    %load/v 8, v005A0CE0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005A0DE8_0, 0, 1;
    %set/v v005A0E40_0, 1, 1;
T_3.0 ;
    %load/v 8, v005A0D38_0, 1;
    %load/v 9, v005A0D90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0DE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0E40_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005A0D38_0, 1;
    %inv 8, 1;
    %load/v 9, v005A0D90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0DE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0E40_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005A0D38_0, 1;
    %load/v 9, v005A0D90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v005A0DE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0DE8_0, 0, 8;
    %load/v 8, v005A0E40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0E40_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005B0F80;
T_4 ;
    %wait E_0059FA98;
    %load/v 8, v005A0AD0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005A0BD8_0, 0, 1;
    %set/v v005A0C30_0, 1, 1;
T_4.0 ;
    %load/v 8, v005A0B28_0, 1;
    %load/v 9, v005A0B80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0BD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0C30_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005A0B28_0, 1;
    %inv 8, 1;
    %load/v 9, v005A0B80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0BD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0C30_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005A0B28_0, 1;
    %load/v 9, v005A0B80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v005A0BD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0BD8_0, 0, 8;
    %load/v 8, v005A0C30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A0C30_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005B1008;
T_5 ;
    %set/v v005A1788_0, 0, 1;
    %set/v v005A1730_0, 0, 1;
    %delay 1, 0;
    %set/v v005A1730_0, 1, 1;
    %delay 1, 0;
    %set/v v005A1730_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 76 "$finish";
    %end;
    .thread T_5;
    .scope S_005B1008;
T_6 ;
    %delay 5, 0;
    %load/v 8, v005A1788_0, 1;
    %inv 8, 1;
    %set/v v005A1788_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_005B1008;
T_7 ;
    %wait E_0059FB18;
    %vpi_call 2 85 "$display", "Exercicio004 - Circuitos sequenciais - Flip-Flops";
    %vpi_call 2 86 "$monitor", "%4d %4b  %4b", $time, v005A1788_0, v005A17E0_0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Samuel\Documents\Faculdade\AC I\Guias\Guia09\Exercicio004.v";
