library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Summer is
port (
			clk : in std_logic;
			reset : in std_logic;
			datainA : in std_logic_vector(7 downto 0);
			datainB : in std_logic_vector(7 downto 0);
			dataout : out std_logic_vector(8 downto 0);
);
end Summer;

architecture behavior of Summer is
begin	
	process (clk)
	begin
	if(clk'event and clk = '1') then
		dataout <= std_logic_vector(unsigned(datainA) + unsigned(datainB));
	end process;
	
end behavior;
	

	