// Seed: 251610708
module module_0 #(
    parameter id_6 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire _id_6 = -1;
  wire [id_6 : -1  *  -1  -  1 'b0] id_7 = id_4;
  wire id_8 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri0  id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
