;redcode
;assert 1
	SPL 0, #-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @3, 0
	ADD 30, 0
	JMZ 300, 90
	SUB @3, 0
	SUB #-127, 700
	JMZ 300, 90
	CMP 100, 90
	SUB -207, <-120
	SUB #0, -1
	SUB @-127, 100
	SUB -0, 100
	SLT 30, 0
	SUB -207, <-120
	SUB -207, <-120
	SUB -10, 7
	JMP -17, @-20
	SUB #90, -61
	JMZ 1, 20
	SUB -207, <-110
	MOV -7, <-20
	MOV -17, <-20
	SUB #0, -4
	SUB @-127, 100
	SUB @-127, 100
	SUB 100, -100
	SUB @-127, 100
	SUB @127, 106
	SUB @-122, 102
	ADD -202, <-120
	MOV -17, <-20
	ADD -202, <-120
	MOV -17, <-20
	JMZ 300, 90
	SUB #0, -4
	SUB #0, -4
	SUB #0, -4
	SUB #0, -4
	MOV -7, <-20
	SUB -207, <-120
	ADD 210, 30
	SUB -207, <-120
	SUB @127, @106
	ADD 210, 30
	ADD 100, 60
	DJN -1, @-20
	DJN -1, @-20
