{
  "Top": "Transposed_Folded_FIR_HLS",
  "RtlTop": "Transposed_Folded_FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "Transposed_Folded_FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -display_name=Transposed_Folded_FIR_HLS",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Transposed_Folded_FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Transposed_Folded_FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Transposed_Folded_FIR_HLS",
    "Revision": "2114350934",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Transposed_Folded_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/Transposed_Folded_FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Transposed_Folded_FIR_HLS_FIR_filter.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS_regslice_both.v",
      "impl\/verilog\/Transposed_Folded_FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Transposed_Folded_FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Transposed_Folded_FIR_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "p_0_FIR_filter_fu_827",
          "BindInstances": "mul_16s_10s_26_1_1_U1 add_ln26_fu_1108_p2 mul_16s_8ns_24_1_1_U2 add_ln31_fu_1142_p2 mul_16s_8ns_24_1_1_U3 add_ln31_1_fu_1172_p2 FIR_delays3_3_fu_1208_p2 add_ln31_2_fu_1226_p2 mul_16s_8ns_24_1_1_U4 add_ln31_3_fu_1256_p2 mul_16s_8ns_24_1_1_U5 add_ln31_4_fu_1286_p2 FIR_delays3_6_fu_1310_p2 add_ln31_5_fu_1328_p2 FIR_delays3_7_fu_1356_p2 add_ln31_6_fu_1374_p2 FIR_delays3_8_fu_1398_p2 add_ln31_7_fu_1416_p2 FIR_delays3_9_fu_1436_p2 add_ln31_8_fu_1454_p2 FIR_delays3_10_fu_1474_p2 add_ln31_9_fu_1492_p2 FIR_delays3_11_fu_1504_p2 add_ln31_10_fu_1518_p2 mul_16s_6s_22_1_1_U6 add_ln31_11_fu_1544_p2 FIR_delays3_13_fu_1568_p2 add_ln31_12_fu_1582_p2 FIR_delays3_14_fu_1598_p2 add_ln31_13_fu_1612_p2 mul_16s_6s_22_1_1_U7 add_ln31_14_fu_1638_p2 FIR_delays3_16_fu_1658_p2 add_ln31_15_fu_1672_p2 FIR_delays3_17_fu_1694_p2 add_ln31_16_fu_1708_p2 FIR_delays3_18_fu_1720_p2 add_ln31_17_fu_1734_p2 add_ln31_18_fu_1750_p2 mul_16s_7ns_23_1_1_U8 add_ln31_19_fu_1776_p2 mul_16s_7ns_23_1_1_U9 add_ln31_20_fu_1802_p2 add_ln31_21_fu_1822_p2 FIR_delays3_22_fu_1838_p2 add_ln31_22_fu_1852_p2 add_ln31_23_fu_1894_p2 sub_ln29_12_fu_1906_p2 FIR_delays3_24_fu_1916_p2 add_ln31_24_fu_1930_p2 mul_16s_7s_23_1_1_U10 add_ln31_25_fu_1956_p2 mul_16s_7s_23_1_1_U11 add_ln31_26_fu_1982_p2 add_ln31_27_fu_1998_p2 FIR_delays3_27_fu_2014_p2 add_ln31_28_fu_2028_p2 FIR_delays3_28_fu_2040_p2 add_ln31_29_fu_2054_p2 add_ln31_30_fu_2070_p2 mul_16s_6ns_22_1_1_U12 add_ln31_31_fu_2096_p2 add_ln31_32_fu_2112_p2 mul_16s_7ns_23_1_1_U13 add_ln31_33_fu_2138_p2 add_ln31_34_fu_2154_p2 FIR_delays3_31_fu_2170_p2 add_ln31_35_fu_2184_p2 add_ln31_36_fu_2200_p2 FIR_delays3_32_fu_2216_p2 add_ln31_37_fu_2230_p2 add_ln31_38_fu_2246_p2 mul_16s_7s_23_1_1_U14 add_ln31_39_fu_2272_p2 FIR_delays3_34_fu_2284_p2 add_ln31_40_fu_2298_p2 sub_ln29_18_fu_2310_p2 FIR_delays3_35_fu_2316_p2 add_ln31_41_fu_2330_p2 add_ln31_42_fu_2346_p2 mul_16s_7s_23_1_1_U15 add_ln31_43_fu_2372_p2 add_ln31_44_fu_2388_p2 add_ln31_45_fu_2404_p2 mul_16s_6ns_22_1_1_U16 add_ln31_46_fu_2430_p2 add_ln31_47_fu_2446_p2 add_ln31_48_fu_2462_p2 add_ln31_49_fu_2478_p2 mul_16s_8ns_24_1_1_U17 add_ln31_50_fu_2504_p2 add_ln31_51_fu_2520_p2 FIR_delays3_39_fu_2532_p2 add_ln31_52_fu_2546_p2 sub_ln29_fu_2562_p2 add_ln31_53_fu_2584_p2 add_ln31_54_fu_2600_p2 FIR_delays3_41_fu_2612_p2 add_ln31_55_fu_2626_p2 FIR_delays3_42_fu_2638_p2 add_ln31_56_fu_2652_p2 mul_16s_8s_24_1_1_U18 add_ln31_57_fu_2678_p2 add_ln31_58_fu_2694_p2 mul_16s_7s_23_1_1_U19 add_ln31_59_fu_2720_p2 add_ln31_60_fu_2736_p2 add_ln31_61_fu_2752_p2 mul_16s_7ns_23_1_1_U20 add_ln31_62_fu_2778_p2 mul_16s_8ns_24_1_1_U21 add_ln31_63_fu_2804_p2 mul_16s_8ns_24_1_1_U22 add_ln31_64_fu_2830_p2 FIR_delays3_48_fu_2858_p2 add_ln31_65_fu_2872_p2 add_ln31_66_fu_2888_p2 add_ln31_67_fu_2904_p2 add_ln31_68_fu_2920_p2 FIR_delays3_49_fu_2932_p2 add_ln31_69_fu_2946_p2 FIR_delays3_50_fu_2958_p2 add_ln31_70_fu_2972_p2 mul_16s_8s_24_1_1_U23 add_ln31_71_fu_2998_p2 mul_16s_8s_24_1_1_U24 add_ln31_72_fu_3024_p2 add_ln31_73_fu_3040_p2 mul_16s_8s_24_1_1_U25 add_ln31_74_fu_3066_p2 add_ln31_75_fu_3082_p2 FIR_delays3_54_fu_3098_p2 add_ln31_76_fu_3112_p2 FIR_delays3_55_fu_3124_p2 add_ln31_77_fu_3138_p2 add_ln31_78_fu_3154_p2 mul_16s_8ns_24_1_1_U26 add_ln31_79_fu_3180_p2 FIR_delays3_57_fu_3196_p2 add_ln31_80_fu_3210_p2 mul_16s_8ns_24_1_1_U27 add_ln31_81_fu_3236_p2 add_ln31_82_fu_3252_p2 mul_16s_7ns_23_1_1_U28 add_ln31_83_fu_3278_p2 add_ln31_84_fu_3294_p2 add_ln31_85_fu_3310_p2 mul_16s_8s_24_1_1_U29 add_ln31_86_fu_3336_p2 mul_16s_9s_25_1_1_U30 add_ln31_87_fu_3362_p2 sub_ln29_28_fu_3378_p2 FIR_delays3_62_fu_3388_p2 add_ln31_88_fu_3402_p2 FIR_delays3_63_fu_3418_p2 add_ln31_89_fu_3432_p2 FIR_delays3_64_fu_3444_p2 add_ln31_90_fu_3458_p2 mul_16s_7s_23_1_1_U31 add_ln31_91_fu_3484_p2 add_ln31_92_fu_3504_p2 add_ln31_93_fu_3520_p2 add_ln31_94_fu_3536_p2 mul_16s_9ns_25_1_1_U32 add_ln31_95_fu_3562_p2 FIR_delays3_68_fu_3578_p2 add_ln31_96_fu_3592_p2 mul_16s_9ns_25_1_1_U33 add_ln31_97_fu_3618_p2 add_ln31_98_fu_3634_p2 add_ln31_99_fu_3650_p2 add_ln31_100_fu_3666_p2 mul_16s_8s_24_1_1_U34 add_ln31_101_fu_3692_p2 mul_16s_9s_25_1_1_U35 add_ln31_102_fu_3718_p2 mul_16s_9s_25_1_1_U36 add_ln31_103_fu_3744_p2 mul_16s_9s_25_1_1_U37 add_ln31_104_fu_3770_p2 mul_16s_9s_25_1_1_U38 add_ln31_105_fu_3796_p2 add_ln31_106_fu_3812_p2 add_ln31_107_fu_3828_p2 FIR_delays3_75_fu_3840_p2 add_ln31_108_fu_3854_p2 FIR_delays3_76_fu_3866_p2 add_ln31_109_fu_3880_p2 mul_16s_9ns_25_1_1_U39 add_ln31_110_fu_3906_p2 mul_16s_9ns_25_1_1_U40 add_ln31_111_fu_3932_p2 mul_16s_9ns_25_1_1_U41 add_ln31_112_fu_3958_p2 mul_16s_9ns_25_1_1_U42 add_ln31_113_fu_3984_p2 add_ln31_114_fu_4000_p2 add_ln31_115_fu_4016_p2 mul_16s_8s_24_1_1_U43 add_ln31_116_fu_4042_p2 mul_16s_9s_25_1_1_U44 add_ln31_117_fu_4068_p2 FIR_delays3_83_fu_4092_p2 add_ln31_118_fu_4106_p2 mul_16s_9s_25_1_1_U45 add_ln31_119_fu_4132_p2 mul_16s_9s_25_1_1_U46 add_ln31_120_fu_4158_p2 mul_16s_9s_25_1_1_U47 add_ln31_121_fu_4184_p2 mul_16s_8s_24_1_1_U48 add_ln31_122_fu_4210_p2 add_ln31_123_fu_4226_p2 FIR_delays3_88_fu_4242_p2 add_ln31_124_fu_4256_p2 mul_16s_9ns_25_1_1_U49 add_ln31_125_fu_4282_p2 mul_16s_10ns_26_1_1_U50 add_ln31_126_fu_4308_p2 mul_16s_10ns_26_1_1_U51 add_ln31_127_fu_4334_p2 FIR_delays3_92_fu_4346_p2 add_ln31_128_fu_4360_p2 mul_16s_9ns_25_1_1_U52 add_ln31_129_fu_4386_p2 mul_16s_7ns_23_1_1_U53 add_ln31_130_fu_4412_p2 add_ln31_131_fu_4428_p2 add_ln31_132_fu_4444_p2 mul_16s_10s_26_1_1_U54 add_ln31_133_fu_4470_p2 add_ln31_134_fu_4510_p2 add_ln31_135_fu_4526_p2 mul_16s_10s_26_1_1_U55 add_ln31_136_fu_4552_p2 mul_16s_9s_25_1_1_U56 add_ln31_137_fu_4578_p2 add_ln31_138_fu_4594_p2 mul_16s_8ns_24_1_1_U57 add_ln31_139_fu_4620_p2 add_ln31_140_fu_4636_p2 mul_16s_10ns_26_1_1_U58 add_ln31_141_fu_4662_p2 mul_16s_10ns_26_1_1_U59 add_ln31_142_fu_4688_p2 mul_16s_10ns_26_1_1_U60 add_ln31_143_fu_4714_p2 FIR_delays3_103_fu_4730_p2 add_ln31_144_fu_4744_p2 add_ln31_145_fu_4760_p2 add_ln31_146_fu_4776_p2 add_ln31_147_fu_4792_p2 mul_16s_10s_26_1_1_U61 add_ln31_148_fu_4818_p2 mul_16s_10s_26_1_1_U62 add_ln31_149_fu_4844_p2 mul_16s_10s_26_1_1_U63 add_ln31_150_fu_4870_p2 mul_16s_10s_26_1_1_U64 add_ln31_151_fu_4896_p2 add_ln31_152_fu_4912_p2 add_ln31_153_fu_4928_p2 add_ln31_154_fu_4944_p2 FIR_delays3_108_fu_4960_p2 add_ln31_155_fu_4974_p2 mul_16s_10ns_26_1_1_U65 add_ln31_156_fu_5000_p2 mul_16s_11ns_27_1_1_U66 add_ln31_157_fu_5026_p2 FIR_delays3_111_fu_5054_p2 add_ln31_158_fu_5068_p2 FIR_delays3_112_fu_5088_p2 add_ln31_159_fu_5102_p2 mul_16s_10ns_26_1_1_U67 add_ln31_160_fu_5128_p2 FIR_delays3_114_fu_5140_p2 add_ln31_161_fu_5154_p2 FIR_delays3_115_fu_5170_p2 add_ln31_162_fu_5184_p2 mul_16s_10s_26_1_1_U68 add_ln31_163_fu_5210_p2 mul_16s_11s_27_1_1_U69 add_ln31_164_fu_5236_p2 mul_16s_11s_27_1_1_U70 add_ln31_165_fu_5262_p2 mul_16s_11s_27_1_1_U71 add_ln31_166_fu_5288_p2 mul_16s_11s_27_1_1_U72 add_ln31_167_fu_5314_p2 mul_16s_10s_26_1_1_U73 add_ln31_168_fu_5340_p2 add_ln31_169_fu_5356_p2 mul_16s_10ns_26_1_1_U74 add_ln31_170_fu_5382_p2 mul_16s_11ns_27_1_1_U75 add_ln31_171_fu_5408_p2 mul_16s_11ns_27_1_1_U76 add_ln31_172_fu_5434_p2 FIR_delays3_125_fu_5462_p2 add_ln31_173_fu_5476_p2 mul_16s_12ns_28_1_1_U77 add_ln31_174_fu_5502_p2 mul_16s_11ns_27_1_1_U78 add_ln31_175_fu_5528_p2 mul_16s_10ns_26_1_1_U79 add_ln31_176_fu_5554_p2 FIR_delays3_129_fu_5570_p2 add_ln31_177_fu_5584_p2 mul_16s_11s_27_1_1_U80 add_ln31_178_fu_5610_p2 mul_16s_12s_28_1_1_U81 add_ln31_179_fu_5636_p2 mul_16s_12s_28_1_1_U82 add_ln31_180_fu_5662_p2 mul_16s_12s_28_1_1_U83 add_ln31_181_fu_5688_p2 mul_16s_12s_28_1_1_U84 add_ln31_182_fu_5714_p2 mul_16s_12s_28_1_1_U85 add_ln31_183_fu_5740_p2 mul_16s_11s_27_1_1_U86 add_ln31_184_fu_5766_p2 mul_16s_10ns_26_1_1_U87 add_ln31_185_fu_5792_p2 mul_16s_12ns_28_1_1_U88 add_ln31_186_fu_5818_p2 mul_16s_13ns_29_1_1_U89 add_ln31_187_fu_5844_p2 mul_16s_14ns_30_1_1_U90 add_ln31_188_fu_5870_p2 mul_16s_14ns_30_1_1_U91 add_ln31_189_fu_5896_p2 mul_16s_14ns_30_1_1_U92 add_ln31_190_fu_5922_p2 mul_16s_14ns_30_1_1_U93 add_ln31_191_fu_5948_p2 mul_16s_15ns_31_1_1_U94 add_ln31_192_fu_5974_p2 add_ln34_fu_5990_p2 add_ln34_1_fu_6006_p2 add_ln34_2_fu_6022_p2 add_ln34_3_fu_6038_p2 add_ln34_4_fu_6054_p2 add_ln34_5_fu_6070_p2 add_ln34_6_fu_6086_p2 add_ln34_7_fu_6102_p2 add_ln34_8_fu_6118_p2 add_ln34_9_fu_6134_p2 add_ln34_10_fu_6150_p2 add_ln34_11_fu_6166_p2 add_ln34_12_fu_6182_p2 add_ln34_13_fu_6198_p2 add_ln34_14_fu_6214_p2 add_ln34_15_fu_6230_p2 add_ln34_16_fu_6246_p2 add_ln34_17_fu_6262_p2 add_ln34_18_fu_6278_p2 add_ln34_19_fu_6294_p2 add_ln34_20_fu_6310_p2 add_ln34_21_fu_6326_p2 add_ln34_22_fu_6342_p2 add_ln34_23_fu_6358_p2 add_ln34_24_fu_6374_p2 add_ln34_25_fu_6390_p2 add_ln34_26_fu_6406_p2 add_ln34_27_fu_6422_p2 add_ln34_28_fu_6438_p2 add_ln34_29_fu_6454_p2 add_ln34_30_fu_6470_p2 add_ln34_31_fu_6486_p2 add_ln34_32_fu_6502_p2 add_ln34_33_fu_6518_p2 add_ln34_34_fu_6534_p2 add_ln34_35_fu_6550_p2 add_ln34_36_fu_6566_p2 add_ln34_37_fu_6582_p2 add_ln34_38_fu_6598_p2 add_ln34_39_fu_6614_p2 add_ln34_40_fu_6630_p2 add_ln34_41_fu_6646_p2 add_ln34_42_fu_6662_p2 add_ln34_43_fu_6678_p2 add_ln34_44_fu_6694_p2 add_ln34_45_fu_6710_p2 add_ln34_46_fu_6726_p2 add_ln34_47_fu_6742_p2 add_ln34_48_fu_6758_p2 add_ln34_49_fu_6774_p2 add_ln34_50_fu_6790_p2 add_ln34_51_fu_6806_p2 add_ln34_52_fu_6822_p2 add_ln34_53_fu_6838_p2 add_ln34_54_fu_6854_p2 add_ln34_55_fu_6870_p2 add_ln34_56_fu_6886_p2 add_ln34_57_fu_6902_p2 add_ln34_58_fu_6918_p2 add_ln34_59_fu_6934_p2 add_ln34_60_fu_6950_p2 add_ln34_61_fu_6966_p2 add_ln34_62_fu_6982_p2 add_ln34_63_fu_6998_p2 add_ln34_64_fu_7014_p2 add_ln34_65_fu_7030_p2 add_ln34_66_fu_7046_p2 add_ln34_67_fu_7062_p2 add_ln34_68_fu_7078_p2 add_ln34_69_fu_7094_p2 add_ln34_70_fu_7110_p2 add_ln34_71_fu_7126_p2 add_ln34_72_fu_7142_p2 add_ln34_73_fu_7158_p2 add_ln34_74_fu_7174_p2 add_ln34_75_fu_7190_p2 add_ln34_76_fu_7206_p2 add_ln34_77_fu_7222_p2 add_ln34_78_fu_7238_p2 add_ln34_79_fu_7254_p2 add_ln34_80_fu_7270_p2 add_ln34_81_fu_7286_p2 add_ln34_82_fu_7302_p2 add_ln34_83_fu_7318_p2 add_ln34_84_fu_7334_p2 add_ln34_85_fu_7350_p2 add_ln34_86_fu_7366_p2 add_ln34_87_fu_7382_p2 add_ln34_88_fu_7398_p2 add_ln34_89_fu_7414_p2 add_ln34_90_fu_7430_p2 add_ln34_91_fu_7446_p2 add_ln34_92_fu_7462_p2 add_ln34_93_fu_7478_p2 add_ln34_94_fu_7494_p2 add_ln34_95_fu_7510_p2 add_ln34_96_fu_7526_p2 add_ln34_97_fu_7542_p2 add_ln34_98_fu_7558_p2 add_ln34_99_fu_7574_p2 add_ln34_100_fu_7590_p2 add_ln34_101_fu_7606_p2 add_ln34_102_fu_7622_p2 add_ln34_103_fu_7638_p2 add_ln34_104_fu_7654_p2 add_ln34_105_fu_7670_p2 add_ln34_106_fu_7686_p2 add_ln34_107_fu_7702_p2 add_ln34_108_fu_7718_p2 add_ln34_109_fu_7734_p2 add_ln34_110_fu_7750_p2 add_ln34_111_fu_7766_p2 add_ln34_112_fu_7782_p2 add_ln34_113_fu_7798_p2 add_ln34_114_fu_7814_p2 add_ln34_115_fu_7830_p2 add_ln34_116_fu_7846_p2 add_ln34_117_fu_7862_p2 add_ln34_118_fu_7878_p2 add_ln34_119_fu_7894_p2 add_ln34_120_fu_7910_p2 add_ln34_121_fu_7926_p2 add_ln34_122_fu_7942_p2 add_ln34_123_fu_7958_p2 add_ln34_124_fu_7974_p2 add_ln34_125_fu_7990_p2 add_ln34_126_fu_8006_p2 add_ln34_127_fu_8022_p2 add_ln34_128_fu_8038_p2 add_ln34_129_fu_8054_p2 add_ln34_130_fu_8070_p2 add_ln34_131_fu_8086_p2 add_ln34_132_fu_8102_p2 add_ln34_133_fu_8118_p2 add_ln34_134_fu_8134_p2 add_ln34_135_fu_8150_p2 add_ln34_136_fu_8166_p2 add_ln34_137_fu_8182_p2 add_ln34_138_fu_8198_p2 add_ln34_139_fu_8214_p2 add_ln34_140_fu_8230_p2 add_ln34_141_fu_8246_p2 add_ln34_142_fu_8262_p2 add_ln34_143_fu_8278_p2 add_ln34_144_fu_8294_p2 add_ln34_145_fu_8310_p2 add_ln34_146_fu_8326_p2 add_ln34_147_fu_8342_p2 add_ln34_148_fu_8358_p2 add_ln34_149_fu_8374_p2 add_ln34_150_fu_8390_p2 add_ln34_151_fu_8406_p2 add_ln34_152_fu_8422_p2 add_ln34_153_fu_8438_p2 add_ln34_154_fu_8454_p2 add_ln34_155_fu_8470_p2 add_ln34_156_fu_8486_p2 add_ln34_157_fu_8502_p2 add_ln34_158_fu_8518_p2 add_ln34_159_fu_8534_p2 add_ln34_160_fu_8550_p2 add_ln34_161_fu_8566_p2 add_ln34_162_fu_8582_p2 add_ln34_163_fu_8598_p2 add_ln34_164_fu_8614_p2 add_ln34_165_fu_8630_p2 add_ln34_166_fu_8646_p2 add_ln34_167_fu_8662_p2 add_ln34_168_fu_8678_p2 add_ln34_169_fu_8694_p2 add_ln34_170_fu_8720_p2 add_ln34_171_fu_8736_p2 add_ln34_172_fu_8752_p2 add_ln34_173_fu_8768_p2 add_ln34_174_fu_8784_p2 add_ln34_175_fu_8800_p2 add_ln34_176_fu_8816_p2 add_ln34_177_fu_8842_p2 add_ln34_178_fu_8858_p2 add_ln34_179_fu_8874_p2 add_ln34_180_fu_8890_p2 add_ln34_181_fu_8906_p2 sub_ln34_fu_8930_p2 add_ln34_182_fu_8950_p2 add_ln34_183_fu_8970_p2 add_ln34_184_fu_8990_p2 add_ln34_185_fu_9006_p2 add_ln34_186_fu_9026_p2 add_ln34_187_fu_9042_p2 add_ln34_188_fu_9062_p2 add_ln34_189_fu_9078_p2 add_ln34_190_fu_9098_p2 add_ln34_191_fu_9118_p2"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Transposed_Folded_FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "94",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "12464",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "17128",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Transposed_Folded_FIR_HLS": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.928"
        },
        "Area": {
          "DSP": "94",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "12466",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "17164",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:14:33 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
