git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/Cache_Controller_Randomize-transactions-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/494079413
git clone --depth 1 --no-tags https://github.com/acmpesuecc/aes-128-sysverilog-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/501107480
git clone --depth 1 --no-tags https://github.com/HSIAOYEUCHERN/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/502789971
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/502774384
git clone --depth 1 --no-tags https://github.com/obogevik/approximate_multiplication_for_DNN.git f:/verilog_sva_gh_scraper/data/full_repos/503922398
git clone --depth 1 --no-tags https://github.com/gostbit/mianshi_project.git f:/verilog_sva_gh_scraper/data/full_repos/499509891
git clone --depth 1 --no-tags https://github.com/seongjae20/Security_System.git f:/verilog_sva_gh_scraper/data/full_repos/500682365
git clone --depth 1 --no-tags https://github.com/31415pi/PSU_ECE586_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/524270593
git clone --depth 1 --no-tags https://github.com/NoahHanks/BYU_ECEN323.git f:/verilog_sva_gh_scraper/data/full_repos/539202022
git clone --depth 1 --no-tags https://github.com/VuGal/arithmetic_codec.git f:/verilog_sva_gh_scraper/data/full_repos/539244918
git clone --depth 1 --no-tags https://github.com/tmct-web/basic_uart_tmct.git f:/verilog_sva_gh_scraper/data/full_repos/538320752
git clone --depth 1 --no-tags https://github.com/07yhxiaxy/ece554_miniprojects.git f:/verilog_sva_gh_scraper/data/full_repos/539287969
git clone --depth 1 --no-tags https://github.com/recepgemalmaz/BLM-202-RISC-V-islemci-main.git f:/verilog_sva_gh_scraper/data/full_repos/532263293
git clone --depth 1 --no-tags https://github.com/minecraftdixit/protocols.git f:/verilog_sva_gh_scraper/data/full_repos/531919212
git clone --depth 1 --no-tags https://github.com/nithinbhargav007/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/524877974
git clone --depth 1 --no-tags https://github.com/astuaTEC/sastua_computer_architecture_1_2022.git f:/verilog_sva_gh_scraper/data/full_repos/526762298
git clone --depth 1 --no-tags https://github.com/parashur21/Design-of-a-Data-path-and-its-respective-Controller-for-a-16-bit-Multiplier..git f:/verilog_sva_gh_scraper/data/full_repos/528948128
git clone --depth 1 --no-tags https://github.com/ikar298/Memory-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/528747320
git clone --depth 1 --no-tags https://github.com/shwetamutalikdesai/ADLV.git f:/verilog_sva_gh_scraper/data/full_repos/531483262
git clone --depth 1 --no-tags https://github.com/Sam-0403/2022Fall_DCLab.git f:/verilog_sva_gh_scraper/data/full_repos/536113408
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_ModelSim_SystemVerilog_Text_Files_ADD1.git f:/verilog_sva_gh_scraper/data/full_repos/525052194
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_ModelSim_SystemVerilog_Text_Files_ADD2.git f:/verilog_sva_gh_scraper/data/full_repos/525078877
git clone --depth 1 --no-tags https://github.com/masonadams25/Booth_R4_Encoding_Module.git f:/verilog_sva_gh_scraper/data/full_repos/528243201
git clone --depth 1 --no-tags https://github.com/riser44/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/528589701
git clone --depth 1 --no-tags https://github.com/BinaryLust/pipelined-fpu.git f:/verilog_sva_gh_scraper/data/full_repos/540757820
git clone --depth 1 --no-tags https://github.com/1eethink/KU-Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/511803784
git clone --depth 1 --no-tags https://github.com/Xuchaku/scr1.git f:/verilog_sva_gh_scraper/data/full_repos/501624536
git clone --depth 1 --no-tags https://github.com/Dileon44/Mechatronic-module.git f:/verilog_sva_gh_scraper/data/full_repos/503374162
git clone --depth 1 --no-tags https://github.com/yanlin0526/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/492667249
git clone --depth 1 --no-tags https://github.com/Cagin-karatas/CS223-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/491556841
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/Cache_Controller_Environment-test-topTestbench.git f:/verilog_sva_gh_scraper/data/full_repos/494172833
git clone --depth 1 --no-tags https://github.com/MSaqi/System_verilog_coding.git f:/verilog_sva_gh_scraper/data/full_repos/508315145
git clone --depth 1 --no-tags https://github.com/Johann-Schmid/BCDcounter.git f:/verilog_sva_gh_scraper/data/full_repos/506692350
git clone --depth 1 --no-tags https://github.com/kevinpinto98/100_days_of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/505907579
git clone --depth 1 --no-tags https://github.com/albingomes/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/507759203
git clone --depth 1 --no-tags https://github.com/AmanPrakash09/Baccarat-Gambling-Game---Simple-Datapaths-and-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/510895817
git clone --depth 1 --no-tags https://github.com/JJY-99/uvma_apb.git f:/verilog_sva_gh_scraper/data/full_repos/516199198
git clone --depth 1 --no-tags https://github.com/AhmedMaagdy/AhmedMaagdy.git f:/verilog_sva_gh_scraper/data/full_repos/516321387
git clone --depth 1 --no-tags https://github.com/merledu/Rev-SoC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/519276638
git clone --depth 1 --no-tags https://github.com/lm-chinhtran/uvm_training.git f:/verilog_sva_gh_scraper/data/full_repos/516204278
git clone --depth 1 --no-tags https://github.com/anushagh/ALU-4b.git f:/verilog_sva_gh_scraper/data/full_repos/516407392
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Vending-Machine_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/520347198
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS_FULL-_PROCESSOR_MULTICYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/520725160
git clone --depth 1 --no-tags https://github.com/sarawiRTLDV/SystemVerilog-for-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/514619681
git clone --depth 1 --no-tags https://github.com/Pathfinder-86/IC_design.git f:/verilog_sva_gh_scraper/data/full_repos/506297088
git clone --depth 1 --no-tags https://github.com/nebhrajani-a/sfifo.git f:/verilog_sva_gh_scraper/data/full_repos/513524161
git clone --depth 1 --no-tags https://github.com/jefferyxu1/RV32I-Core.git f:/verilog_sva_gh_scraper/data/full_repos/516667849
git clone --depth 1 --no-tags https://github.com/nefelimet/SystemVerilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/518645945
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/518687214
git clone --depth 1 --no-tags https://github.com/MANOJKUMAR-CM/Parallel_Prefix_Adders.git f:/verilog_sva_gh_scraper/data/full_repos/514221459
git clone --depth 1 --no-tags https://github.com/01FE21MVE003/ADLV.git f:/verilog_sva_gh_scraper/data/full_repos/531344284
git clone --depth 1 --no-tags https://github.com/IEncinas10/PA.git f:/verilog_sva_gh_scraper/data/full_repos/538163310
git clone --depth 1 --no-tags https://github.com/aditya2812singh/sv_uvm_work.git f:/verilog_sva_gh_scraper/data/full_repos/524733822
git clone --depth 1 --no-tags https://github.com/Sireeshakuruba2/RTL_Design_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/522665521
git clone --depth 1 --no-tags https://github.com/ZexuanLi0318/UW-EE-371.git f:/verilog_sva_gh_scraper/data/full_repos/524235546
git clone --depth 1 --no-tags https://github.com/RotemShezaf/SIM1.git f:/verilog_sva_gh_scraper/data/full_repos/526856539
git clone --depth 1 --no-tags https://github.com/acoskuner500/CSCE616_Team24.git f:/verilog_sva_gh_scraper/data/full_repos/532373044
git clone --depth 1 --no-tags https://github.com/Anshuman0029/5.1.git f:/verilog_sva_gh_scraper/data/full_repos/529874200
git clone --depth 1 --no-tags https://github.com/lucasooliveiranh/2022-2-Arquitetura-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/539138797
git clone --depth 1 --no-tags https://github.com/weichungchen/sv_test.git f:/verilog_sva_gh_scraper/data/full_repos/539858332
git clone --depth 1 --no-tags https://github.com/timelightup/arbiter-interface.git f:/verilog_sva_gh_scraper/data/full_repos/540740903
git clone --depth 1 --no-tags https://github.com/denSmashh/pipeline-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/533465110
git clone --depth 1 --no-tags https://github.com/nulface/KRV32I.git f:/verilog_sva_gh_scraper/data/full_repos/535581525
git clone --depth 1 --no-tags https://github.com/varghese-rahul/UVM_AHB_UVC_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/506818613
git clone --depth 1 --no-tags https://github.com/marc-off/3-Stage-Caesar-Cypher.git f:/verilog_sva_gh_scraper/data/full_repos/510067009
git clone --depth 1 --no-tags https://github.com/djtayag/ISA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/495631974
git clone --depth 1 --no-tags https://github.com/agithubber777/dv.git f:/verilog_sva_gh_scraper/data/full_repos/527904745
git clone --depth 1 --no-tags https://github.com/fengyefengye/circuit_lab.git f:/verilog_sva_gh_scraper/data/full_repos/491734550
git clone --depth 1 --no-tags https://github.com/yunchiaaa/Homework5.git f:/verilog_sva_gh_scraper/data/full_repos/492675931
git clone --depth 1 --no-tags https://github.com/Richard-Voragen/ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/492652752
git clone --depth 1 --no-tags https://github.com/SokAnn/project-3.git f:/verilog_sva_gh_scraper/data/full_repos/521655192
git clone --depth 1 --no-tags https://github.com/padung99/Lab_handshake_sync.git f:/verilog_sva_gh_scraper/data/full_repos/518782342
git clone --depth 1 --no-tags https://github.com/EgemenBaykan/FIR_Filter_Core.git f:/verilog_sva_gh_scraper/data/full_repos/520035180
git clone --depth 1 --no-tags https://github.com/BrunoHL4/INAOE-Pre-Si-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/516080332
git clone --depth 1 --no-tags https://github.com/tpacini/simplified-RC4.git f:/verilog_sva_gh_scraper/data/full_repos/509536713
git clone --depth 1 --no-tags https://github.com/nagavar2/uvm_try_1.git f:/verilog_sva_gh_scraper/data/full_repos/513693899
git clone --depth 1 --no-tags https://github.com/MSaqi/AHB_lite_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/515078688
git clone --depth 1 --no-tags https://github.com/suyash-20/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/524473880
git clone --depth 1 --no-tags https://github.com/IsaiahGrace/VerilatorSims.git f:/verilog_sva_gh_scraper/data/full_repos/524538163
git clone --depth 1 --no-tags https://github.com/lpatel29/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/529120382
git clone --depth 1 --no-tags https://github.com/ikar298/FIFO-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/528749519
git clone --depth 1 --no-tags https://github.com/ptwestmoreland/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/496414463
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/Lab5-Starter-Code.git f:/verilog_sva_gh_scraper/data/full_repos/493933953
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW-4.git f:/verilog_sva_gh_scraper/data/full_repos/502770257
git clone --depth 1 --no-tags https://github.com/adrianmartinez-cg/sv-statemachines.git f:/verilog_sva_gh_scraper/data/full_repos/510951071
git clone --depth 1 --no-tags https://github.com/jArnke/CSE-141L-Prog-2.git f:/verilog_sva_gh_scraper/data/full_repos/526733427
git clone --depth 1 --no-tags https://github.com/phymooc/learn-digital-IC.git f:/verilog_sva_gh_scraper/data/full_repos/508502319
git clone --depth 1 --no-tags https://github.com/Redha-Aouadja/HookKaks.git f:/verilog_sva_gh_scraper/data/full_repos/508608765
git clone --depth 1 --no-tags https://github.com/Antonios-C/8-Bit-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/524799940
git clone --depth 1 --no-tags https://github.com/IamDestruction/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/526146643
git clone --depth 1 --no-tags https://github.com/shaswat2428/SPI-Protocol-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/540116315
git clone --depth 1 --no-tags https://github.com/somayamansourrr/ALU-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/532589392
git clone --depth 1 --no-tags https://github.com/usman1515/UVM_Testbench_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/539460003
git clone --depth 1 --no-tags https://github.com/Adeen317/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/536773006
git clone --depth 1 --no-tags https://github.com/chrystianrbueno/Arquitetura-TGA.git f:/verilog_sva_gh_scraper/data/full_repos/537623093
git clone --depth 1 --no-tags https://github.com/edward88421/h5.git f:/verilog_sva_gh_scraper/data/full_repos/495114337
git clone --depth 1 --no-tags https://github.com/XarkLabs/upduino-gpiotest.git f:/verilog_sva_gh_scraper/data/full_repos/497210148
git clone --depth 1 --no-tags https://github.com/ykhodke/ece260c.git f:/verilog_sva_gh_scraper/data/full_repos/501074329
git clone --depth 1 --no-tags https://github.com/SamuelEbbz07/ibex.git f:/verilog_sva_gh_scraper/data/full_repos/501196010
git clone --depth 1 --no-tags https://github.com/Xuchaku/lab2scr1.git f:/verilog_sva_gh_scraper/data/full_repos/501625790
