Metric,Value
design__instance__count,77505
design__instance__area,1370970
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 2520.0 740.0
design__core__bbox,5.52 10.88 2514.36 728.96
design__io,706
design__die__area,1864800
design__core__area,1801550
design__instance__count__stdcell,77503
design__instance__area__stdcell,443952
design__instance__count__macros,2
design__instance__area__macros,927015
design__instance__utilization,0.760994
design__instance__utilization__stdcell,0.507645
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1668680
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3
antenna__violating__nets,63
antenna__violating__pins,67
route__antenna_violation__count,63
route__net,28589
route__net__special,2
route__drc_errors__iter:1,64151
route__wirelength__iter:1,1965702
route__drc_errors__iter:2,37663
route__wirelength__iter:2,1955049
route__drc_errors__iter:3,36431
route__wirelength__iter:3,1950895
route__drc_errors__iter:4,6894
route__wirelength__iter:4,1947046
route__drc_errors__iter:5,1601
route__wirelength__iter:5,1946753
route__drc_errors__iter:6,717
route__wirelength__iter:6,1946771
route__drc_errors__iter:7,375
route__wirelength__iter:7,1946594
route__drc_errors__iter:8,271
route__wirelength__iter:8,1946587
route__drc_errors__iter:9,196
route__wirelength__iter:9,1946649
route__drc_errors__iter:10,91
route__wirelength__iter:10,1946530
route__drc_errors__iter:11,0
route__wirelength__iter:11,1946547
route__drc_errors,0
route__wirelength,1946547
route__vias,308914
route__vias__singlecut,308914
route__vias__multicut,0
design__disconnected_pin__count,20
design__critical_disconnected_pin__count,0
route__wirelength__max,1704.36
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00034203194081783295
power__switching__total,0.00023113118368200958
power__leakage__total,1.425270738764084e-06
power__total,0.0005745884263888001
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.352619
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.455935
timing__hold__ws__corner:nom_tt_025C_1v80,0.241713
timing__setup__ws__corner:nom_tt_025C_1v80,93.400955
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.241713
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,93.400955
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_tt_025C_1v80,801
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,210
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,547
clock__skew__worst_hold__corner:nom_ss_100C_1v60,6.025655
clock__skew__worst_setup__corner:nom_ss_100C_1v60,8.150452
timing__hold__ws__corner:nom_ss_100C_1v60,0.696829
timing__setup__ws__corner:nom_ss_100C_1v60,87.702477
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.696829
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,87.702477
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,801
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,2.250479
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,2.951849
timing__hold__ws__corner:nom_ff_n40C_1v95,0.130891
timing__setup__ws__corner:nom_ff_n40C_1v95,95.743645
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.130891
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.743645
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,801
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,3.191902
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.252317
timing__hold__ws__corner:min_tt_025C_1v80,0.288447
timing__setup__ws__corner:min_tt_025C_1v80,93.768211
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.288447
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,93.768211
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,801
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,23
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,86
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.759309
clock__skew__worst_setup__corner:min_ss_100C_1v60,7.809584
timing__hold__ws__corner:min_ss_100C_1v60,0.757405
timing__setup__ws__corner:min_ss_100C_1v60,88.370834
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.757405
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,88.370834
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,801
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,2.142015
clock__skew__worst_setup__corner:min_ff_n40C_1v95,2.817795
timing__hold__ws__corner:min_ff_n40C_1v95,0.155472
timing__setup__ws__corner:min_ff_n40C_1v95,95.96772
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.155472
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.96772
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,801
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.418454
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.544991
timing__hold__ws__corner:max_tt_025C_1v80,0.234953
timing__setup__ws__corner:max_tt_025C_1v80,93.178101
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.234953
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,93.178101
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,801
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,753
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,1397
clock__skew__worst_hold__corner:max_ss_100C_1v60,6.12209
clock__skew__worst_setup__corner:max_ss_100C_1v60,8.289602
timing__hold__ws__corner:max_ss_100C_1v60,0.674967
timing__setup__ws__corner:max_ss_100C_1v60,87.270752
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.674967
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,87.270752
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,801
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,2.300339
clock__skew__worst_setup__corner:max_ff_n40C_1v95,3.014757
timing__hold__ws__corner:max_ff_n40C_1v95,0.128798
timing__setup__ws__corner:max_ff_n40C_1v95,95.604431
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.128798
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.604431
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,801
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,753
design__max_fanout_violation__count,0
design__max_cap_violation__count,1397
clock__skew__worst_hold,6.12209
clock__skew__worst_setup,2.817795
timing__hold__ws,0.128798
timing__setup__ws,87.270752
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.128798
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,87.270752
timing__setup_r2r_vio__count,0
timing__unannotated_net__count,801
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:max_ss_100C_1v60,1.59991
design_powergrid__drop__average__net:VPWR__corner:max_ss_100C_1v60,8.97509E-7
design_powergrid__drop__worst__net:VPWR__corner:max_ss_100C_1v60,0.0000853889
design_powergrid__voltage__worst__net:VGND__corner:max_ss_100C_1v60,0.0000665144
design_powergrid__drop__average__net:VGND__corner:max_ss_100C_1v60,8.76354E-7
design_powergrid__drop__worst__net:VGND__corner:max_ss_100C_1v60,0.0000665144
ir__voltage__worst,1.600000000000000088817841970012523233890533447265625
ir__drop__avg,8.980000000000000207736930955826348821346982731483876705169677734375E-7
ir__drop__worst,0.000085400000000000002276477617524363949996768496930599212646484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
