{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645018605747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645018605763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 19:06:45 2022 " "Processing started: Wed Feb 16 19:06:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645018605763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018605763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_1038_TASK_5 -c SM_1038_TASK_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_1038_TASK_5 -c SM_1038_TASK_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018605763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645018606544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645018606544 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(266) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(266): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 266 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(271) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(271): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 271 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(280) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(280): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 280 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(285) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(285): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 285 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(296) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(296): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 296 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(301) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(301): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 301 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(348) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(348): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 348 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(355) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(355): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 355 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(367) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(367): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 367 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(372) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(372): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 372 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(382) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(382): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 382 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(387) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(387): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 387 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(397) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(397): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 397 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(402) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(402): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 402 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(413) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(413): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 413 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SM_1038_LINE_FOLLOW.v(418) " "Verilog HDL syntax warning at SM_1038_LINE_FOLLOW.v(418): extra block comment delimiter characters /* within block comment" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 418 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1645018617813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_line_follow.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_line_follow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_bot " "Found entity 1: control_bot" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1038_ADC_CONVERT.v(69) " "Verilog HDL information at SM_1038_ADC_CONVERT.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_adc_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_adc_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_convert " "Found entity 1: adc_convert" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_motor_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_motor_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_color_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_color_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 colour_sensor " "Found entity 1: colour_sensor" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_message_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_message_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "SM_1038_MESSAGE_TRANSFER.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_1038_UART.v(41) " "Verilog HDL information at SM_1038_UART.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "SM_1038_UART.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "SM_1038_UART.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1038_block_daigram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sm_1038_block_daigram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1038_BLOCK_DAIGRAM " "Found entity 1: SM_1038_BLOCK_DAIGRAM" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018617844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018617844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_1038_BLOCK_DAIGRAM " "Elaborating entity \"SM_1038_BLOCK_DAIGRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645018617953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst5 " "Elaborating entity \"uart\" for hierarchy \"uart:inst5\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst5" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 488 1144 1392 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1038_UART.v(95) " "Verilog HDL assignment warning at SM_1038_UART.v(95): truncated value with size 32 to match size of target (4)" {  } { { "SM_1038_UART.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_UART.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618031 "|SM_1038_BLOCK_DAIGRAM|uart:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller uart_controller:inst4 " "Elaborating entity \"uart_controller\" for hierarchy \"uart_controller:inst4\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst4" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 480 672 912 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618109 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temp_msg SM_1038_MESSAGE_TRANSFER.v(69) " "Verilog HDL warning at SM_1038_MESSAGE_TRANSFER.v(69): initial value for variable temp_msg should be constant" {  } { { "SM_1038_MESSAGE_TRANSFER.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v" 69 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1645018618109 "|SM_1038_BLOCK_DAIGRAM|uart_controller:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SM_1038_MESSAGE_TRANSFER.v(94) " "Verilog HDL Case Statement information at SM_1038_MESSAGE_TRANSFER.v(94): all case item expressions in this case statement are onehot" {  } { { "SM_1038_MESSAGE_TRANSFER.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MESSAGE_TRANSFER.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645018618109 "|SM_1038_BLOCK_DAIGRAM|uart_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bot control_bot:inst1 " "Elaborating entity \"control_bot\" for hierarchy \"control_bot:inst1\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst1" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 120 728 952 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_speed_a1_a SM_1038_LINE_FOLLOW.v(48) " "Verilog HDL warning at SM_1038_LINE_FOLLOW.v(48): object r_speed_a1_a used but never assigned" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_speed_a1_b SM_1038_LINE_FOLLOW.v(49) " "Verilog HDL warning at SM_1038_LINE_FOLLOW.v(49): object r_speed_a1_b used but never assigned" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 49 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_speed_b1_a SM_1038_LINE_FOLLOW.v(50) " "Verilog HDL warning at SM_1038_LINE_FOLLOW.v(50): object r_speed_b1_a used but never assigned" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_speed_b1_b SM_1038_LINE_FOLLOW.v(51) " "Verilog HDL warning at SM_1038_LINE_FOLLOW.v(51): object r_speed_b1_b used but never assigned" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_d SM_1038_LINE_FOLLOW.v(54) " "Verilog HDL warning at SM_1038_LINE_FOLLOW.v(54): object c_d used but never assigned" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter SM_1038_LINE_FOLLOW.v(55) " "Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(55): object \"counter\" assigned a value but never read" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_node SM_1038_LINE_FOLLOW.v(56) " "Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(56): object \"current_node\" assigned a value but never read" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_node SM_1038_LINE_FOLLOW.v(57) " "Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(57): object \"next_node\" assigned a value but never read" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action_to_take SM_1038_LINE_FOLLOW.v(61) " "Verilog HDL or VHDL warning at SM_1038_LINE_FOLLOW.v(61): object \"action_to_take\" assigned a value but never read" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_1038_LINE_FOLLOW.v(187) " "Verilog HDL assignment warning at SM_1038_LINE_FOLLOW.v(187): truncated value with size 32 to match size of target (21)" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_speed_a1_a 0 SM_1038_LINE_FOLLOW.v(48) " "Net \"r_speed_a1_a\" at SM_1038_LINE_FOLLOW.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_speed_a1_b 0 SM_1038_LINE_FOLLOW.v(49) " "Net \"r_speed_a1_b\" at SM_1038_LINE_FOLLOW.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_speed_b1_a 0 SM_1038_LINE_FOLLOW.v(50) " "Net \"r_speed_b1_a\" at SM_1038_LINE_FOLLOW.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_speed_b1_b 0 SM_1038_LINE_FOLLOW.v(51) " "Net \"r_speed_b1_b\" at SM_1038_LINE_FOLLOW.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_d 0 SM_1038_LINE_FOLLOW.v(54) " "Net \"c_d\" at SM_1038_LINE_FOLLOW.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1038_LINE_FOLLOW.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_LINE_FOLLOW.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645018618203 "|SM_1038_BLOCK_DAIGRAM|control_bot:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_convert adc_convert:inst " "Elaborating entity \"adc_convert\" for hierarchy \"adc_convert:inst\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 120 184 376 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SM_1038_ADC_CONVERT.v(35) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(35): truncated value with size 2 to match size of target (1)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1038_ADC_CONVERT.v(57) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(57): truncated value with size 32 to match size of target (4)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1038_ADC_CONVERT.v(77) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(77): truncated value with size 32 to match size of target (5)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_1038_ADC_CONVERT.v(81) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(81): truncated value with size 32 to match size of target (5)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SM_1038_ADC_CONVERT.v(130) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(130): truncated value with size 32 to match size of target (12)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1038_ADC_CONVERT.v(180) " "Verilog HDL assignment warning at SM_1038_ADC_CONVERT.v(180): truncated value with size 32 to match size of target (3)" {  } { { "SM_1038_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_ADC_CONVERT.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618219 "|SM_1038_BLOCK_DAIGRAM|adc_convert:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour_sensor colour_sensor:inst3 " "Elaborating entity \"colour_sensor\" for hierarchy \"colour_sensor:inst3\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst3" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 488 184 344 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_COLOR_DETECTION.v(30) " "Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(30): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 "|SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_COLOR_DETECTION.v(31) " "Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(31): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 "|SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_COLOR_DETECTION.v(32) " "Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(32): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 "|SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1038_COLOR_DETECTION.v(40) " "Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(40): truncated value with size 32 to match size of target (7)" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 "|SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SM_1038_COLOR_DETECTION.v(76) " "Verilog HDL assignment warning at SM_1038_COLOR_DETECTION.v(76): truncated value with size 32 to match size of target (20)" {  } { { "SM_1038_COLOR_DETECTION.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_COLOR_DETECTION.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618234 "|SM_1038_BLOCK_DAIGRAM|colour_sensor:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst2 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst2\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "inst2" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 104 1200 1392 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1038_MOTOR_SPEED.v(34) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(34): truncated value with size 32 to match size of target (4)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_MOTOR_SPEED.v(47) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(47): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_MOTOR_SPEED.v(48) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_MOTOR_SPEED.v(49) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(49): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1038_MOTOR_SPEED.v(50) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(50): truncated value with size 32 to match size of target (1)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1038_MOTOR_SPEED.v(57) " "Verilog HDL assignment warning at SM_1038_MOTOR_SPEED.v(57): truncated value with size 32 to match size of target (7)" {  } { { "SM_1038_MOTOR_SPEED.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_MOTOR_SPEED.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645018618250 "|SM_1038_BLOCK_DAIGRAM|pwm:inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a824 " "Found entity 1: altsyncram_a824" {  } { { "db/altsyncram_a824.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/altsyncram_a824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018623209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018623209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018623689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018623689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018623892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018623892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ii " "Found entity 1: cntr_5ii" {  } { { "db/cntr_5ii.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_5ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018624408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018624408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018624595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018624595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018624705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018624705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018625048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018625048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018625173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018625173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018625282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018625282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018625376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018625376 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018626126 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645018626345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.16.19:07:11 Progress: Loading sld13c5db92/alt_sld_fab_wrapper_hw.tcl " "2022.02.16.19:07:11 Progress: Loading sld13c5db92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018631432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018634983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018635123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018639694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645018640475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld13c5db92/alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018640803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018640803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018640928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018640928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018640943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018640943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018641037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018641037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018641162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018641162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018641162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/db/ip/sld13c5db92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645018641271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018641271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S0 VCC " "Pin \"S0\" is stuck at VCC" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 512 384 560 528 "S0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|S0"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1 GND " "Pin \"S1\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 528 384 560 544 "S1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_1 GND " "Pin \"l_1\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 208 960 1136 224 "l_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|l_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_2 GND " "Pin \"l_2\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 224 968 1144 240 "l_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|l_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_3 GND " "Pin \"l_3\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 240 968 1144 256 "l_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|l_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "l_4 GND " "Pin \"l_4\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 256 968 1144 272 "l_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|l_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1_A GND " "Pin \"A1_A\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 128 1440 1616 144 "A1_A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|A1_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1_B GND " "Pin \"A1_B\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 144 1432 1608 160 "A1_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|A1_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1_A GND " "Pin \"B1_A\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 160 1432 1608 176 "B1_A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|B1_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2_B GND " "Pin \"B2_B\" is stuck at GND" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 176 1432 1608 192 "B2_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645018644393 "|SM_1038_BLOCK_DAIGRAM|B2_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645018644393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018644533 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645018645314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_TASK_5.map.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_TASK_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018645689 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 251 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 251 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1645018647439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645018647501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645018647501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "signal " "No output dependent on input pin \"signal\"" {  } { { "SM_1038_BLOCK_DAIGRAM.bdf" "" { Schematic "C:/Users/Nipun/Desktop/eYANTRA3/SM_1038_TASK5/SM_1038_BLOCK_DAIGRAM.bdf" { { 528 -72 96 544 "signal" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645018648129 "|SM_1038_BLOCK_DAIGRAM|signal"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645018648129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2612 " "Implemented 2612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645018648129 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645018648129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2472 " "Implemented 2472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645018648129 ""} { "Info" "ICUT_CUT_TM_RAMS" "109 " "Implemented 109 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645018648129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645018648129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645018648176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 19:07:28 2022 " "Processing ended: Wed Feb 16 19:07:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645018648176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645018648176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645018648176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645018648176 ""}
