{"vcs1":{"timestamp_begin":1700198120.760109603, "rt":8.83, "ut":7.99, "st":0.59}}
{"vcselab":{"timestamp_begin":1700198129.685183574, "rt":51.41, "ut":0.01, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700198119.925607909}
{"VCS_COMP_START_TIME": 1700198119.925607909}
{"VCS_COMP_END_TIME": 1700198181.139848974}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370204}}
