<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>sysdeps/powerpc/powerpc32/power6/memset.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/18977.html'>sysdeps</a>/<a href='../files/19149.html'>powerpc</a>/<a href='../files/19157.html'>powerpc32</a>/<a href='../files/19168.html'>power6</a>/memset.S</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/* Optimized 32-bit memset implementation for POWER6.</em>
<a id='L2' name='L2'></a>   2 <em class='comment'>   Copyright (C) 1997-2022 Free Software Foundation, Inc.</em>
<a id='L3' name='L3'></a>   3 <em class='comment'>   This file is part of the GNU C Library.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'></em>
<a id='L5' name='L5'></a>   5 <em class='comment'>   The GNU C Library is free software; you can redistribute it and/or</em>
<a id='L6' name='L6'></a>   6 <em class='comment'>   modify it under the terms of the GNU Lesser General Public</em>
<a id='L7' name='L7'></a>   7 <em class='comment'>   License as published by the Free Software Foundation; either</em>
<a id='L8' name='L8'></a>   8 <em class='comment'>   version 2.1 of the License, or (at your option) any later version.</em>
<a id='L9' name='L9'></a>   9 <em class='comment'></em>
<a id='L10' name='L10'></a>  10 <em class='comment'>   The GNU C Library is distributed in the hope that it will be useful,</em>
<a id='L11' name='L11'></a>  11 <em class='comment'>   but WITHOUT ANY WARRANTY; without even the implied warranty of</em>
<a id='L12' name='L12'></a>  12 <em class='comment'>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</em>
<a id='L13' name='L13'></a>  13 <em class='comment'>   Lesser General Public License for more details.</em>
<a id='L14' name='L14'></a>  14 <em class='comment'></em>
<a id='L15' name='L15'></a>  15 <em class='comment'>   You should have received a copy of the GNU Lesser General Public</em>
<a id='L16' name='L16'></a>  16 <em class='comment'>   License along with the GNU C Library; if not, see</em>
<a id='L17' name='L17'></a>  17 <em class='comment'>   &lt;https://www.gnu.org/licenses/&gt;.  */</em>
<a id='L18' name='L18'></a>  18 
<a id='L19' name='L19'></a>  19 <em class='sharp'>#include</em> &lt;<a href='../I/5967.html'>sysdep.h</a>&gt;
<a id='L20' name='L20'></a>  20 
<a id='L21' name='L21'></a>  21 <em class='comment'>/* void * [r3] memset (void *s [r3], int c [r4], size_t n [r5]));</em>
<a id='L22' name='L22'></a>  22 <em class='comment'>   Returns 's'.</em>
<a id='L23' name='L23'></a>  23 <em class='comment'></em>
<a id='L24' name='L24'></a>  24 <em class='comment'>   The memset is done in three sizes: byte (8 bits), word (32 bits),</em>
<a id='L25' name='L25'></a>  25 <em class='comment'>   cache line (1024 bits). There is a special case for setting cache lines</em>
<a id='L26' name='L26'></a>  26 <em class='comment'>   to 0, to take advantage of the dcbz instruction.  */</em>
<a id='L27' name='L27'></a>  27 
<a id='L28' name='L28'></a>  28     .machine power6
<a id='L29' name='L29'></a>  29 EALIGN (memset, 7, 0)
<a id='L30' name='L30'></a>  30     CALL_MCOUNT
<a id='L31' name='L31'></a>  31 
<a id='L32' name='L32'></a>  32 <em class='sharp'>#define</em> rTMP    r0
<a id='L33' name='L33'></a>  33 <em class='sharp'>#define</em> rRTN    r3  <em class='comment'>/* Initial value of 1st argument.  */</em>
<a id='L34' name='L34'></a>  34 <em class='sharp'>#define</em> rMEMP0  r3  <em class='comment'>/* Original value of 1st arg.  */</em>
<a id='L35' name='L35'></a>  35 <em class='sharp'>#define</em> rCHR    r4  <em class='comment'>/* Char to set in each byte.  */</em>
<a id='L36' name='L36'></a>  36 <em class='sharp'>#define</em> rLEN    r5  <em class='comment'>/* Length of region to set.  */</em>
<a id='L37' name='L37'></a>  37 <em class='sharp'>#define</em> rMEMP   r6  <em class='comment'>/* Address at which we are storing.  */</em>
<a id='L38' name='L38'></a>  38 <em class='sharp'>#define</em> rALIGN  r7  <em class='comment'>/* Number of bytes we are setting now (when aligning). */</em>
<a id='L39' name='L39'></a>  39 <em class='sharp'>#define</em> rMEMP2  r8
<a id='L40' name='L40'></a>  40 
<a id='L41' name='L41'></a>  41 <em class='sharp'>#define</em> rNEG64  r8  <em class='comment'>/* Constant -64 for clearing with dcbz.  */</em>
<a id='L42' name='L42'></a>  42 <em class='sharp'>#define</em> rMEMP3  r9  <em class='comment'>/* Alt mem pointer.  */</em>
<a id='L43' name='L43'></a>  43 L(_memset):
<a id='L44' name='L44'></a>  44 <em class='comment'>/* Take care of case for size &lt;= 4.  */</em>
<a id='L45' name='L45'></a>  45     cmplwi  cr1, rLEN, 4
<a id='L46' name='L46'></a>  46     andi.   rALIGN, rMEMP0, 3
<a id='L47' name='L47'></a>  47     mr  rMEMP, rMEMP0
<a id='L48' name='L48'></a>  48     ble-    cr1, L(small)
<a id='L49' name='L49'></a>  49 <em class='comment'>/* Align to word boundary.  */</em>
<a id='L50' name='L50'></a>  50     cmplwi  cr5, rLEN, 31
<a id='L51' name='L51'></a>  51     insrwi  rCHR, rCHR, 8, 16   <em class='comment'>/* Replicate byte to halfword.  */</em>
<a id='L52' name='L52'></a>  52     beq+    L(aligned)
<a id='L53' name='L53'></a>  53     mtcrf   0x01, rMEMP0
<a id='L54' name='L54'></a>  54     subfic  rALIGN, rALIGN, 4
<a id='L55' name='L55'></a>  55     add rMEMP, rMEMP, rALIGN
<a id='L56' name='L56'></a>  56     sub rLEN, rLEN, rALIGN
<a id='L57' name='L57'></a>  57     bf+ 31, L(g0)
<a id='L58' name='L58'></a>  58     stb rCHR, 0(rMEMP0)
<a id='L59' name='L59'></a>  59     bt  30, L(aligned)
<a id='L60' name='L60'></a>  60 L(g0):
<a id='L61' name='L61'></a>  61     sth rCHR, -2(rMEMP)
<a id='L62' name='L62'></a>  62 
<a id='L63' name='L63'></a>  63         .align 4
<a id='L64' name='L64'></a>  64 <em class='comment'>/* Handle the case of size &lt; 31.  */</em>
<a id='L65' name='L65'></a>  65 L(aligned):
<a id='L66' name='L66'></a>  66     mtcrf   0x01, rLEN
<a id='L67' name='L67'></a>  67     insrwi  rCHR, rCHR, 16, 0   <em class='comment'>/* Replicate halfword to word.  */</em>
<a id='L68' name='L68'></a>  68     ble cr5, L(medium)
<a id='L69' name='L69'></a>  69 <em class='comment'>/* Align to 32-byte boundary.  */</em>
<a id='L70' name='L70'></a>  70     andi.   rALIGN, rMEMP, 0x1C
<a id='L71' name='L71'></a>  71     subfic  rALIGN, rALIGN, 0x20
<a id='L72' name='L72'></a>  72     beq L(caligned)
<a id='L73' name='L73'></a>  73     mtcrf   0x01, rALIGN
<a id='L74' name='L74'></a>  74     add rMEMP, rMEMP, rALIGN
<a id='L75' name='L75'></a>  75     sub rLEN, rLEN, rALIGN
<a id='L76' name='L76'></a>  76     cmplwi  cr1, rALIGN, 0x10
<a id='L77' name='L77'></a>  77     mr  rMEMP2, rMEMP
<a id='L78' name='L78'></a>  78     bf  28, L(a1)
<a id='L79' name='L79'></a>  79         stw     rCHR, -4(rMEMP2)
<a id='L80' name='L80'></a>  80     stwu    rCHR, -8(rMEMP2)
<a id='L81' name='L81'></a>  81     nop
<a id='L82' name='L82'></a>  82 L(a1):  blt cr1, L(a2)
<a id='L83' name='L83'></a>  83         stw     rCHR, -4(rMEMP2)
<a id='L84' name='L84'></a>  84     stw rCHR, -8(rMEMP2)
<a id='L85' name='L85'></a>  85     stw rCHR, -12(rMEMP2)
<a id='L86' name='L86'></a>  86     stwu    rCHR, -16(rMEMP2)
<a id='L87' name='L87'></a>  87 L(a2):  bf      29, L(caligned)
<a id='L88' name='L88'></a>  88         stw     rCHR, -4(rMEMP2)
<a id='L89' name='L89'></a>  89 
<a id='L90' name='L90'></a>  90         .align 3
<a id='L91' name='L91'></a>  91 <em class='comment'>/* Now aligned to a 32 byte boundary.  */</em>
<a id='L92' name='L92'></a>  92 L(caligned):
<a id='L93' name='L93'></a>  93     cmplwi  cr1, rCHR, 0
<a id='L94' name='L94'></a>  94     clrrwi. rALIGN, rLEN, 5
<a id='L95' name='L95'></a>  95     mtcrf   0x01, rLEN
<a id='L96' name='L96'></a>  96     beq cr1, L(zloopstart) <em class='comment'>/* Special case for clearing memory using dcbz.  */</em>
<a id='L97' name='L97'></a>  97 L(nondcbz):
<a id='L98' name='L98'></a>  98     beq L(medium)   <em class='comment'>/* We may not actually get to do a full line.  */</em>
<a id='L99' name='L99'></a>  99     nop
<a id='L100' name='L100'></a> 100 <em class='comment'>/* Storing a non-zero "c" value. We are aligned at a sector (32-byte)</em>
<a id='L101' name='L101'></a> 101 <em class='comment'>   boundary may not be at cache line (128-byte) boundary.  */</em>
<a id='L102' name='L102'></a> 102 L(nzloopstart):
<a id='L103' name='L103'></a> 103 <em class='comment'>/* memset in 32-byte chunks until we get to a cache line boundary.</em>
<a id='L104' name='L104'></a> 104 <em class='comment'>   If rLEN is less than the distance to the next cache-line boundary use</em>
<a id='L105' name='L105'></a> 105 <em class='comment'>   cacheAligned1 code to finish the tail.  */</em>
<a id='L106' name='L106'></a> 106     cmplwi  cr1,rLEN,128
<a id='L107' name='L107'></a> 107 
<a id='L108' name='L108'></a> 108     andi.   rTMP,rMEMP,127
<a id='L109' name='L109'></a> 109     blt cr1,L(cacheAligned1)
<a id='L110' name='L110'></a> 110     addi    rMEMP3,rMEMP,32
<a id='L111' name='L111'></a> 111     beq L(nzCacheAligned)
<a id='L112' name='L112'></a> 112     addi    rLEN,rLEN,-32
<a id='L113' name='L113'></a> 113     stw rCHR,0(rMEMP)
<a id='L114' name='L114'></a> 114         stw     rCHR,4(rMEMP)
<a id='L115' name='L115'></a> 115     stw rCHR,8(rMEMP)
<a id='L116' name='L116'></a> 116     stw     rCHR,12(rMEMP)
<a id='L117' name='L117'></a> 117     stw rCHR,16(rMEMP)
<a id='L118' name='L118'></a> 118         stw     rCHR,20(rMEMP)
<a id='L119' name='L119'></a> 119     addi    rMEMP,rMEMP,32
<a id='L120' name='L120'></a> 120     andi.   rTMP,rMEMP3,127
<a id='L121' name='L121'></a> 121     stw rCHR,-8(rMEMP3)
<a id='L122' name='L122'></a> 122         stw     rCHR,-4(rMEMP3)
<a id='L123' name='L123'></a> 123 
<a id='L124' name='L124'></a> 124     beq L(nzCacheAligned)
<a id='L125' name='L125'></a> 125     addi    rLEN,rLEN,-32
<a id='L126' name='L126'></a> 126     stw rCHR,0(rMEMP3)
<a id='L127' name='L127'></a> 127         stw     rCHR,4(rMEMP3)
<a id='L128' name='L128'></a> 128     addi    rMEMP,rMEMP,32
<a id='L129' name='L129'></a> 129     stw rCHR,8(rMEMP3)
<a id='L130' name='L130'></a> 130     stw     rCHR,12(rMEMP3)
<a id='L131' name='L131'></a> 131     andi.   rTMP,rMEMP,127
<a id='L132' name='L132'></a> 132     stw rCHR,16(rMEMP3)
<a id='L133' name='L133'></a> 133         stw     rCHR,20(rMEMP3)
<a id='L134' name='L134'></a> 134     stw rCHR,24(rMEMP3)
<a id='L135' name='L135'></a> 135         stw     rCHR,28(rMEMP3)
<a id='L136' name='L136'></a> 136 
<a id='L137' name='L137'></a> 137     beq L(nzCacheAligned)
<a id='L138' name='L138'></a> 138     addi    rLEN,rLEN,-32
<a id='L139' name='L139'></a> 139 <em class='comment'>/* At this point we can overrun the store queue (pipe reject) so it is</em>
<a id='L140' name='L140'></a> 140 <em class='comment'>   time to slow things down. The store queue can merge two adjacent</em>
<a id='L141' name='L141'></a> 141 <em class='comment'>   stores into a single L1/L2 op, but the L2 is clocked at 1/2 the CPU.</em>
<a id='L142' name='L142'></a> 142 <em class='comment'>   So we add "group ending nops" to guarantee that we dispatch only two</em>
<a id='L143' name='L143'></a> 143 <em class='comment'>   stores every other cycle. */</em>
<a id='L144' name='L144'></a> 144     ori r1,r1,0
<a id='L145' name='L145'></a> 145     ori r1,r1,0
<a id='L146' name='L146'></a> 146     stw rCHR,32(rMEMP3)
<a id='L147' name='L147'></a> 147         stw     rCHR,36(rMEMP3)
<a id='L148' name='L148'></a> 148     addi    rMEMP,rMEMP,32
<a id='L149' name='L149'></a> 149     cmplwi  cr1,rLEN,128
<a id='L150' name='L150'></a> 150     ori r1,r1,0
<a id='L151' name='L151'></a> 151     ori r1,r1,0
<a id='L152' name='L152'></a> 152     stw rCHR,40(rMEMP3)
<a id='L153' name='L153'></a> 153     stw     rCHR,44(rMEMP3)
<a id='L154' name='L154'></a> 154     ori r1,r1,0
<a id='L155' name='L155'></a> 155     ori r1,r1,0
<a id='L156' name='L156'></a> 156     stw rCHR,48(rMEMP3)
<a id='L157' name='L157'></a> 157         stw     rCHR,52(rMEMP3)
<a id='L158' name='L158'></a> 158     ori r1,r1,0
<a id='L159' name='L159'></a> 159     ori r1,r1,0
<a id='L160' name='L160'></a> 160     stw rCHR,56(rMEMP3)
<a id='L161' name='L161'></a> 161         stw     rCHR,60(rMEMP3)
<a id='L162' name='L162'></a> 162     blt cr1,L(cacheAligned1)
<a id='L163' name='L163'></a> 163     b   L(nzCacheAligned)
<a id='L164' name='L164'></a> 164 
<a id='L165' name='L165'></a> 165 <em class='comment'>/* Now we are aligned to the cache line and can use dcbtst.  */</em>
<a id='L166' name='L166'></a> 166         .align 5
<a id='L167' name='L167'></a> 167 L(nzCacheAligned):
<a id='L168' name='L168'></a> 168     cmplwi  cr1,rLEN,128
<a id='L169' name='L169'></a> 169     cmplwi  cr6,rLEN,256
<a id='L170' name='L170'></a> 170     blt cr1,L(cacheAligned1)
<a id='L171' name='L171'></a> 171     blt cr6,L(nzCacheAligned128)
<a id='L172' name='L172'></a> 172         .align 4
<a id='L173' name='L173'></a> 173 L(nzCacheAligned128):
<a id='L174' name='L174'></a> 174     nop
<a id='L175' name='L175'></a> 175     addi    rMEMP3,rMEMP,64
<a id='L176' name='L176'></a> 176     stw rCHR,0(rMEMP)
<a id='L177' name='L177'></a> 177         stw     rCHR,4(rMEMP)
<a id='L178' name='L178'></a> 178     stw rCHR,8(rMEMP)
<a id='L179' name='L179'></a> 179     stw     rCHR,12(rMEMP)
<a id='L180' name='L180'></a> 180     stw rCHR,16(rMEMP)
<a id='L181' name='L181'></a> 181         stw     rCHR,20(rMEMP)
<a id='L182' name='L182'></a> 182     stw rCHR,24(rMEMP)
<a id='L183' name='L183'></a> 183         stw     rCHR,28(rMEMP)
<a id='L184' name='L184'></a> 184     stw rCHR,32(rMEMP)
<a id='L185' name='L185'></a> 185         stw     rCHR,36(rMEMP)
<a id='L186' name='L186'></a> 186     stw rCHR,40(rMEMP)
<a id='L187' name='L187'></a> 187     stw     rCHR,44(rMEMP)
<a id='L188' name='L188'></a> 188     stw rCHR,48(rMEMP)
<a id='L189' name='L189'></a> 189         stw     rCHR,52(rMEMP)
<a id='L190' name='L190'></a> 190     stw rCHR,56(rMEMP)
<a id='L191' name='L191'></a> 191         stw     rCHR,60(rMEMP)
<a id='L192' name='L192'></a> 192     addi    rMEMP,rMEMP3,64
<a id='L193' name='L193'></a> 193     addi    rLEN,rLEN,-128
<a id='L194' name='L194'></a> 194 <em class='comment'>/* At this point we can overrun the store queue (pipe reject) so it is</em>
<a id='L195' name='L195'></a> 195 <em class='comment'>   time to slow things down. The store queue can merge two adjacent</em>
<a id='L196' name='L196'></a> 196 <em class='comment'>   stores into a single L1/L2 op, but the L2 is clocked at 1/2 the CPU.</em>
<a id='L197' name='L197'></a> 197 <em class='comment'>   So we add "group ending nops" to guarantee that we dispatch only one</em>
<a id='L198' name='L198'></a> 198 <em class='comment'>   store per cycle. */</em>
<a id='L199' name='L199'></a> 199     stw rCHR,0(rMEMP3)
<a id='L200' name='L200'></a> 200     ori r1,r1,0
<a id='L201' name='L201'></a> 201         stw     rCHR,4(rMEMP3)
<a id='L202' name='L202'></a> 202     ori r1,r1,0
<a id='L203' name='L203'></a> 203     stw rCHR,8(rMEMP3)
<a id='L204' name='L204'></a> 204     ori r1,r1,0
<a id='L205' name='L205'></a> 205     stw     rCHR,12(rMEMP3)
<a id='L206' name='L206'></a> 206     ori r1,r1,0
<a id='L207' name='L207'></a> 207     stw rCHR,16(rMEMP3)
<a id='L208' name='L208'></a> 208     ori r1,r1,0
<a id='L209' name='L209'></a> 209         stw     rCHR,20(rMEMP3)
<a id='L210' name='L210'></a> 210     ori r1,r1,0
<a id='L211' name='L211'></a> 211     stw rCHR,24(rMEMP3)
<a id='L212' name='L212'></a> 212     ori r1,r1,0
<a id='L213' name='L213'></a> 213         stw     rCHR,28(rMEMP3)
<a id='L214' name='L214'></a> 214     ori r1,r1,0
<a id='L215' name='L215'></a> 215     stw rCHR,32(rMEMP3)
<a id='L216' name='L216'></a> 216     ori r1,r1,0
<a id='L217' name='L217'></a> 217         stw     rCHR,36(rMEMP3)
<a id='L218' name='L218'></a> 218     ori r1,r1,0
<a id='L219' name='L219'></a> 219     stw rCHR,40(rMEMP3)
<a id='L220' name='L220'></a> 220     ori r1,r1,0
<a id='L221' name='L221'></a> 221     stw     rCHR,44(rMEMP3)
<a id='L222' name='L222'></a> 222     ori r1,r1,0
<a id='L223' name='L223'></a> 223     stw rCHR,48(rMEMP3)
<a id='L224' name='L224'></a> 224     ori r1,r1,0
<a id='L225' name='L225'></a> 225         stw     rCHR,52(rMEMP3)
<a id='L226' name='L226'></a> 226     ori r1,r1,0
<a id='L227' name='L227'></a> 227     stw rCHR,56(rMEMP3)
<a id='L228' name='L228'></a> 228     ori r1,r1,0
<a id='L229' name='L229'></a> 229         stw     rCHR,60(rMEMP3)
<a id='L230' name='L230'></a> 230     blt cr6,L(cacheAligned1)
<a id='L231' name='L231'></a> 231 <em class='sharp'>#if</em> <a href='../D/6753.html' title='Multiple defined in 3 places.'>IS_IN</a> (<a href='../D/32623.html' title='Multiple defined in 2 places.'>libc</a>)
<a id='L232' name='L232'></a> 232     lfd 0,-128(rMEMP)
<a id='L233' name='L233'></a> 233 <em class='sharp'>#endif</em>
<a id='L234' name='L234'></a> 234     b   L(nzCacheAligned256)
<a id='L235' name='L235'></a> 235         .align 5
<a id='L236' name='L236'></a> 236 L(nzCacheAligned256):
<a id='L237' name='L237'></a> 237     cmplwi  cr1,rLEN,256
<a id='L238' name='L238'></a> 238     addi    rMEMP3,rMEMP,64
<a id='L239' name='L239'></a> 239 <em class='sharp'>#if</em> !<a href='../D/6753.html' title='Multiple defined in 3 places.'>IS_IN</a> (<a href='../D/32623.html' title='Multiple defined in 2 places.'>libc</a>)
<a id='L240' name='L240'></a> 240 <em class='comment'>/* When we are not in libc we should use only GPRs to avoid the FPU lock</em>
<a id='L241' name='L241'></a> 241 <em class='comment'>   interrupt.  */</em>
<a id='L242' name='L242'></a> 242     stw rCHR,0(rMEMP)
<a id='L243' name='L243'></a> 243         stw     rCHR,4(rMEMP)
<a id='L244' name='L244'></a> 244     stw rCHR,8(rMEMP)
<a id='L245' name='L245'></a> 245     stw     rCHR,12(rMEMP)
<a id='L246' name='L246'></a> 246     stw rCHR,16(rMEMP)
<a id='L247' name='L247'></a> 247         stw     rCHR,20(rMEMP)
<a id='L248' name='L248'></a> 248     stw rCHR,24(rMEMP)
<a id='L249' name='L249'></a> 249         stw     rCHR,28(rMEMP)
<a id='L250' name='L250'></a> 250     stw rCHR,32(rMEMP)
<a id='L251' name='L251'></a> 251         stw     rCHR,36(rMEMP)
<a id='L252' name='L252'></a> 252     stw rCHR,40(rMEMP)
<a id='L253' name='L253'></a> 253     stw     rCHR,44(rMEMP)
<a id='L254' name='L254'></a> 254     stw rCHR,48(rMEMP)
<a id='L255' name='L255'></a> 255         stw     rCHR,52(rMEMP)
<a id='L256' name='L256'></a> 256     stw rCHR,56(rMEMP)
<a id='L257' name='L257'></a> 257         stw     rCHR,60(rMEMP)
<a id='L258' name='L258'></a> 258     addi    rMEMP,rMEMP3,64
<a id='L259' name='L259'></a> 259     addi    rLEN,rLEN,-128
<a id='L260' name='L260'></a> 260     stw rCHR,0(rMEMP3)
<a id='L261' name='L261'></a> 261         stw     rCHR,4(rMEMP3)
<a id='L262' name='L262'></a> 262     stw rCHR,8(rMEMP3)
<a id='L263' name='L263'></a> 263     stw     rCHR,12(rMEMP3)
<a id='L264' name='L264'></a> 264     stw rCHR,16(rMEMP3)
<a id='L265' name='L265'></a> 265         stw     rCHR,20(rMEMP3)
<a id='L266' name='L266'></a> 266     stw rCHR,24(rMEMP3)
<a id='L267' name='L267'></a> 267         stw     rCHR,28(rMEMP3)
<a id='L268' name='L268'></a> 268     stw rCHR,32(rMEMP3)
<a id='L269' name='L269'></a> 269         stw     rCHR,36(rMEMP3)
<a id='L270' name='L270'></a> 270     stw rCHR,40(rMEMP3)
<a id='L271' name='L271'></a> 271     stw     rCHR,44(rMEMP3)
<a id='L272' name='L272'></a> 272     stw rCHR,48(rMEMP3)
<a id='L273' name='L273'></a> 273         stw     rCHR,52(rMEMP3)
<a id='L274' name='L274'></a> 274     stw rCHR,56(rMEMP3)
<a id='L275' name='L275'></a> 275         stw     rCHR,60(rMEMP3)
<a id='L276' name='L276'></a> 276 <em class='sharp'>#else</em>
<a id='L277' name='L277'></a> 277 <em class='comment'>/* We are in libc and this is a long memset so we can use FPRs and can afford</em>
<a id='L278' name='L278'></a> 278 <em class='comment'>   occasional FPU locked interrupts.  */</em>
<a id='L279' name='L279'></a> 279     stfd    0,0(rMEMP)
<a id='L280' name='L280'></a> 280     stfd    0,8(rMEMP)
<a id='L281' name='L281'></a> 281     stfd    0,16(rMEMP)
<a id='L282' name='L282'></a> 282     stfd    0,24(rMEMP)
<a id='L283' name='L283'></a> 283     stfd    0,32(rMEMP)
<a id='L284' name='L284'></a> 284     stfd    0,40(rMEMP)
<a id='L285' name='L285'></a> 285     stfd    0,48(rMEMP)
<a id='L286' name='L286'></a> 286     stfd    0,56(rMEMP)
<a id='L287' name='L287'></a> 287     addi    rMEMP,rMEMP3,64
<a id='L288' name='L288'></a> 288     addi    rLEN,rLEN,-128
<a id='L289' name='L289'></a> 289     stfd    0,0(rMEMP3)
<a id='L290' name='L290'></a> 290     stfd    0,8(rMEMP3)
<a id='L291' name='L291'></a> 291     stfd    0,16(rMEMP3)
<a id='L292' name='L292'></a> 292     stfd    0,24(rMEMP3)
<a id='L293' name='L293'></a> 293     stfd    0,32(rMEMP3)
<a id='L294' name='L294'></a> 294     stfd    0,40(rMEMP3)
<a id='L295' name='L295'></a> 295     stfd    0,48(rMEMP3)
<a id='L296' name='L296'></a> 296     stfd    0,56(rMEMP3)
<a id='L297' name='L297'></a> 297 <em class='sharp'>#endif</em>
<a id='L298' name='L298'></a> 298     bge cr1,L(nzCacheAligned256)
<a id='L299' name='L299'></a> 299     dcbtst  0,rMEMP
<a id='L300' name='L300'></a> 300     b   L(cacheAligned1)
<a id='L301' name='L301'></a> 301 
<a id='L302' name='L302'></a> 302     .align 4
<a id='L303' name='L303'></a> 303 <em class='comment'>/* Storing a zero "c" value. We are aligned at a sector (32-byte)</em>
<a id='L304' name='L304'></a> 304 <em class='comment'>   boundary but may not be at cache line (128-byte) boundary.  If the</em>
<a id='L305' name='L305'></a> 305 <em class='comment'>   remaining length spans a full cache line we can use the Data cache</em>
<a id='L306' name='L306'></a> 306 <em class='comment'>   block zero instruction. */</em>
<a id='L307' name='L307'></a> 307 L(zloopstart):
<a id='L308' name='L308'></a> 308 <em class='comment'>/* memset in 32-byte chunks until we get to a cache line boundary.</em>
<a id='L309' name='L309'></a> 309 <em class='comment'>   If rLEN is less than the distance to the next cache-line boundary use</em>
<a id='L310' name='L310'></a> 310 <em class='comment'>   cacheAligned1 code to finish the tail.  */</em>
<a id='L311' name='L311'></a> 311     cmplwi  cr1,rLEN,128
<a id='L312' name='L312'></a> 312     beq L(medium)
<a id='L313' name='L313'></a> 313 L(getCacheAligned):
<a id='L314' name='L314'></a> 314     andi.   rTMP,rMEMP,127
<a id='L315' name='L315'></a> 315     blt cr1,L(cacheAligned1)
<a id='L316' name='L316'></a> 316     addi    rMEMP3,rMEMP,32
<a id='L317' name='L317'></a> 317     beq L(cacheAligned)
<a id='L318' name='L318'></a> 318     addi    rLEN,rLEN,-32
<a id='L319' name='L319'></a> 319     stw rCHR,0(rMEMP)
<a id='L320' name='L320'></a> 320         stw     rCHR,4(rMEMP)
<a id='L321' name='L321'></a> 321     stw rCHR,8(rMEMP)
<a id='L322' name='L322'></a> 322     stw     rCHR,12(rMEMP)
<a id='L323' name='L323'></a> 323     stw rCHR,16(rMEMP)
<a id='L324' name='L324'></a> 324         stw     rCHR,20(rMEMP)
<a id='L325' name='L325'></a> 325     addi    rMEMP,rMEMP,32
<a id='L326' name='L326'></a> 326     andi.   rTMP,rMEMP3,127
<a id='L327' name='L327'></a> 327     stw rCHR,-8(rMEMP3)
<a id='L328' name='L328'></a> 328         stw     rCHR,-4(rMEMP3)
<a id='L329' name='L329'></a> 329 L(getCacheAligned2):
<a id='L330' name='L330'></a> 330     beq L(cacheAligned)
<a id='L331' name='L331'></a> 331     addi    rLEN,rLEN,-32
<a id='L332' name='L332'></a> 332     addi    rMEMP,rMEMP,32
<a id='L333' name='L333'></a> 333     stw rCHR,0(rMEMP3)
<a id='L334' name='L334'></a> 334         stw     rCHR,4(rMEMP3)
<a id='L335' name='L335'></a> 335     stw rCHR,8(rMEMP3)
<a id='L336' name='L336'></a> 336     stw     rCHR,12(rMEMP3)
<a id='L337' name='L337'></a> 337     andi.   rTMP,rMEMP,127
<a id='L338' name='L338'></a> 338     nop
<a id='L339' name='L339'></a> 339     stw rCHR,16(rMEMP3)
<a id='L340' name='L340'></a> 340         stw     rCHR,20(rMEMP3)
<a id='L341' name='L341'></a> 341     stw rCHR,24(rMEMP3)
<a id='L342' name='L342'></a> 342         stw     rCHR,28(rMEMP3)
<a id='L343' name='L343'></a> 343 L(getCacheAligned3):
<a id='L344' name='L344'></a> 344     beq L(cacheAligned)
<a id='L345' name='L345'></a> 345 <em class='comment'>/* At this point we can overrun the store queue (pipe reject) so it is</em>
<a id='L346' name='L346'></a> 346 <em class='comment'>   time to slow things down. The store queue can merge two adjacent</em>
<a id='L347' name='L347'></a> 347 <em class='comment'>   stores into a single L1/L2 op, but the L2 is clocked at 1/2 the CPU.</em>
<a id='L348' name='L348'></a> 348 <em class='comment'>   So we add "group ending nops" to guarantee that we dispatch only two</em>
<a id='L349' name='L349'></a> 349 <em class='comment'>   stores every other cycle. */</em>
<a id='L350' name='L350'></a> 350     addi    rLEN,rLEN,-32
<a id='L351' name='L351'></a> 351     ori r1,r1,0
<a id='L352' name='L352'></a> 352     ori r1,r1,0
<a id='L353' name='L353'></a> 353     stw rCHR,32(rMEMP3)
<a id='L354' name='L354'></a> 354         stw     rCHR,36(rMEMP3)
<a id='L355' name='L355'></a> 355     addi    rMEMP,rMEMP,32
<a id='L356' name='L356'></a> 356     cmplwi  cr1,rLEN,128
<a id='L357' name='L357'></a> 357     ori r1,r1,0
<a id='L358' name='L358'></a> 358     stw rCHR,40(rMEMP3)
<a id='L359' name='L359'></a> 359     stw     rCHR,44(rMEMP3)
<a id='L360' name='L360'></a> 360     cmplwi  cr6,rLEN,256
<a id='L361' name='L361'></a> 361     li  rMEMP2,128
<a id='L362' name='L362'></a> 362     ori r1,r1,0
<a id='L363' name='L363'></a> 363     stw rCHR,48(rMEMP3)
<a id='L364' name='L364'></a> 364         stw     rCHR,52(rMEMP3)
<a id='L365' name='L365'></a> 365     ori r1,r1,0
<a id='L366' name='L366'></a> 366     ori r1,r1,0
<a id='L367' name='L367'></a> 367     stw rCHR,56(rMEMP3)
<a id='L368' name='L368'></a> 368         stw     rCHR,60(rMEMP3)
<a id='L369' name='L369'></a> 369     blt cr1,L(cacheAligned1)
<a id='L370' name='L370'></a> 370     blt cr6,L(cacheAligned128)
<a id='L371' name='L371'></a> 371     b   L(cacheAlignedx)
<a id='L372' name='L372'></a> 372 
<a id='L373' name='L373'></a> 373 <em class='comment'>/* Now we are aligned to the cache line and can use dcbz.  */</em>
<a id='L374' name='L374'></a> 374         .align 4
<a id='L375' name='L375'></a> 375 L(cacheAligned):
<a id='L376' name='L376'></a> 376     cmplwi  cr1,rLEN,128
<a id='L377' name='L377'></a> 377     cmplwi  cr6,rLEN,256
<a id='L378' name='L378'></a> 378     blt cr1,L(cacheAligned1)
<a id='L379' name='L379'></a> 379     li  rMEMP2,128
<a id='L380' name='L380'></a> 380 L(cacheAlignedx):
<a id='L381' name='L381'></a> 381     cmplwi  cr5,rLEN,640
<a id='L382' name='L382'></a> 382     blt cr6,L(cacheAligned128)
<a id='L383' name='L383'></a> 383     bgt cr5,L(cacheAligned512)
<a id='L384' name='L384'></a> 384     cmplwi  cr6,rLEN,512
<a id='L385' name='L385'></a> 385     dcbz    0,rMEMP
<a id='L386' name='L386'></a> 386     cmplwi  cr1,rLEN,384
<a id='L387' name='L387'></a> 387     dcbz    rMEMP2,rMEMP
<a id='L388' name='L388'></a> 388     addi    rMEMP,rMEMP,256
<a id='L389' name='L389'></a> 389     addi    rLEN,rLEN,-256
<a id='L390' name='L390'></a> 390     blt cr1,L(cacheAligned1)
<a id='L391' name='L391'></a> 391     blt cr6,L(cacheAligned128)
<a id='L392' name='L392'></a> 392     b   L(cacheAligned256)
<a id='L393' name='L393'></a> 393     .align 5
<a id='L394' name='L394'></a> 394 <em class='comment'>/* A simple loop for the longer (&gt;640 bytes) lengths.  This form limits</em>
<a id='L395' name='L395'></a> 395 <em class='comment'>   the branch miss-predicted to exactly 1 at loop exit.*/</em>
<a id='L396' name='L396'></a> 396 L(cacheAligned512):
<a id='L397' name='L397'></a> 397     cmplwi  cr1,rLEN,128
<a id='L398' name='L398'></a> 398     blt cr1,L(cacheAligned1)
<a id='L399' name='L399'></a> 399     dcbz    0,rMEMP
<a id='L400' name='L400'></a> 400     addi    rLEN,rLEN,-128
<a id='L401' name='L401'></a> 401     addi    rMEMP,rMEMP,128
<a id='L402' name='L402'></a> 402     b   L(cacheAligned512)
<a id='L403' name='L403'></a> 403         .align 5
<a id='L404' name='L404'></a> 404 L(cacheAligned256):
<a id='L405' name='L405'></a> 405     cmplwi  cr6,rLEN,512
<a id='L406' name='L406'></a> 406     dcbz    0,rMEMP
<a id='L407' name='L407'></a> 407     cmplwi  cr1,rLEN,384
<a id='L408' name='L408'></a> 408     dcbz    rMEMP2,rMEMP
<a id='L409' name='L409'></a> 409     addi    rMEMP,rMEMP,256
<a id='L410' name='L410'></a> 410     addi    rLEN,rLEN,-256
<a id='L411' name='L411'></a> 411     bge cr6,L(cacheAligned256)
<a id='L412' name='L412'></a> 412     blt cr1,L(cacheAligned1)
<a id='L413' name='L413'></a> 413         .align 4
<a id='L414' name='L414'></a> 414 L(cacheAligned128):
<a id='L415' name='L415'></a> 415     dcbz    0,rMEMP
<a id='L416' name='L416'></a> 416     addi    rMEMP,rMEMP,128
<a id='L417' name='L417'></a> 417     addi    rLEN,rLEN,-128
<a id='L418' name='L418'></a> 418         .align 4
<a id='L419' name='L419'></a> 419 L(cacheAligned1):
<a id='L420' name='L420'></a> 420     cmplwi  cr1,rLEN,32
<a id='L421' name='L421'></a> 421     blt cr1,L(handletail32)
<a id='L422' name='L422'></a> 422     addi    rMEMP3,rMEMP,32
<a id='L423' name='L423'></a> 423     addi    rLEN,rLEN,-32
<a id='L424' name='L424'></a> 424     stw rCHR,0(rMEMP)
<a id='L425' name='L425'></a> 425         stw     rCHR,4(rMEMP)
<a id='L426' name='L426'></a> 426     stw rCHR,8(rMEMP)
<a id='L427' name='L427'></a> 427     stw     rCHR,12(rMEMP)
<a id='L428' name='L428'></a> 428     stw rCHR,16(rMEMP)
<a id='L429' name='L429'></a> 429         stw     rCHR,20(rMEMP)
<a id='L430' name='L430'></a> 430     addi    rMEMP,rMEMP,32
<a id='L431' name='L431'></a> 431     cmplwi  cr1,rLEN,32
<a id='L432' name='L432'></a> 432     stw rCHR,-8(rMEMP3)
<a id='L433' name='L433'></a> 433         stw     rCHR,-4(rMEMP3)
<a id='L434' name='L434'></a> 434 L(cacheAligned2):
<a id='L435' name='L435'></a> 435     blt cr1,L(handletail32)
<a id='L436' name='L436'></a> 436     addi    rLEN,rLEN,-32
<a id='L437' name='L437'></a> 437     stw rCHR,0(rMEMP3)
<a id='L438' name='L438'></a> 438         stw     rCHR,4(rMEMP3)
<a id='L439' name='L439'></a> 439     stw rCHR,8(rMEMP3)
<a id='L440' name='L440'></a> 440     stw     rCHR,12(rMEMP3)
<a id='L441' name='L441'></a> 441     addi    rMEMP,rMEMP,32
<a id='L442' name='L442'></a> 442     cmplwi  cr1,rLEN,32
<a id='L443' name='L443'></a> 443     stw rCHR,16(rMEMP3)
<a id='L444' name='L444'></a> 444         stw     rCHR,20(rMEMP3)
<a id='L445' name='L445'></a> 445     stw rCHR,24(rMEMP3)
<a id='L446' name='L446'></a> 446         stw     rCHR,28(rMEMP3)
<a id='L447' name='L447'></a> 447     nop
<a id='L448' name='L448'></a> 448 L(cacheAligned3):
<a id='L449' name='L449'></a> 449     blt cr1,L(handletail32)
<a id='L450' name='L450'></a> 450 <em class='comment'>/* At this point we can overrun the store queue (pipe reject) so it is</em>
<a id='L451' name='L451'></a> 451 <em class='comment'>   time to slow things down. The store queue can merge two adjacent</em>
<a id='L452' name='L452'></a> 452 <em class='comment'>   stores into a single L1/L2 op, but the L2 is clocked at 1/2 the CPU.</em>
<a id='L453' name='L453'></a> 453 <em class='comment'>   So we add "group ending nops" to guarantee that we dispatch only two</em>
<a id='L454' name='L454'></a> 454 <em class='comment'>   stores every other cycle. */</em>
<a id='L455' name='L455'></a> 455     ori r1,r1,0
<a id='L456' name='L456'></a> 456     ori r1,r1,0
<a id='L457' name='L457'></a> 457     addi    rMEMP,rMEMP,32
<a id='L458' name='L458'></a> 458     addi    rLEN,rLEN,-32
<a id='L459' name='L459'></a> 459     ori r1,r1,0
<a id='L460' name='L460'></a> 460     ori r1,r1,0
<a id='L461' name='L461'></a> 461     stw rCHR,32(rMEMP3)
<a id='L462' name='L462'></a> 462         stw     rCHR,36(rMEMP3)
<a id='L463' name='L463'></a> 463     ori r1,r1,0
<a id='L464' name='L464'></a> 464     ori r1,r1,0
<a id='L465' name='L465'></a> 465     stw rCHR,40(rMEMP3)
<a id='L466' name='L466'></a> 466     stw     rCHR,44(rMEMP3)
<a id='L467' name='L467'></a> 467     ori r1,r1,0
<a id='L468' name='L468'></a> 468     ori r1,r1,0
<a id='L469' name='L469'></a> 469     stw rCHR,48(rMEMP3)
<a id='L470' name='L470'></a> 470         stw     rCHR,52(rMEMP3)
<a id='L471' name='L471'></a> 471     ori r1,r1,0
<a id='L472' name='L472'></a> 472     ori r1,r1,0
<a id='L473' name='L473'></a> 473     stw rCHR,56(rMEMP3)
<a id='L474' name='L474'></a> 474         stw     rCHR,60(rMEMP3)
<a id='L475' name='L475'></a> 475 
<a id='L476' name='L476'></a> 476 <em class='comment'>/* We are here because the length or remainder (rLEN) is less than the</em>
<a id='L477' name='L477'></a> 477 <em class='comment'>   cache line/sector size and does not justify aggressive loop unrolling.</em>
<a id='L478' name='L478'></a> 478 <em class='comment'>   So set up the preconditions for L(medium) and go there.  */</em>
<a id='L479' name='L479'></a> 479         .align 3
<a id='L480' name='L480'></a> 480 L(handletail32):
<a id='L481' name='L481'></a> 481     cmplwi  cr1,rLEN,0
<a id='L482' name='L482'></a> 482     beqlr   cr1
<a id='L483' name='L483'></a> 483     b   L(medium)
<a id='L484' name='L484'></a> 484 
<a id='L485' name='L485'></a> 485     .align 4
<a id='L486' name='L486'></a> 486 L(small):
<a id='L487' name='L487'></a> 487 <em class='comment'>/* Memset of 4 bytes or less.  */</em>
<a id='L488' name='L488'></a> 488     cmplwi  cr5, rLEN, 1
<a id='L489' name='L489'></a> 489     cmplwi  cr1, rLEN, 3
<a id='L490' name='L490'></a> 490     bltlr   cr5
<a id='L491' name='L491'></a> 491     stb rCHR, 0(rMEMP)
<a id='L492' name='L492'></a> 492     beqlr   cr5
<a id='L493' name='L493'></a> 493     stb rCHR, 1(rMEMP)
<a id='L494' name='L494'></a> 494     bltlr   cr1
<a id='L495' name='L495'></a> 495     stb rCHR, 2(rMEMP)
<a id='L496' name='L496'></a> 496     beqlr   cr1
<a id='L497' name='L497'></a> 497     stb rCHR, 3(rMEMP)
<a id='L498' name='L498'></a> 498     blr
<a id='L499' name='L499'></a> 499 
<a id='L500' name='L500'></a> 500 <em class='comment'>/* Memset of 0-31 bytes.  */</em>
<a id='L501' name='L501'></a> 501     .align 5
<a id='L502' name='L502'></a> 502 L(medium):
<a id='L503' name='L503'></a> 503     cmplwi  cr1, rLEN, 16
<a id='L504' name='L504'></a> 504 L(medium_tail2):
<a id='L505' name='L505'></a> 505     add rMEMP, rMEMP, rLEN
<a id='L506' name='L506'></a> 506 L(medium_tail):
<a id='L507' name='L507'></a> 507     bt- 31, L(medium_31t)
<a id='L508' name='L508'></a> 508     bt- 30, L(medium_30t)
<a id='L509' name='L509'></a> 509 L(medium_30f):
<a id='L510' name='L510'></a> 510     bt  29, L(medium_29t)
<a id='L511' name='L511'></a> 511 L(medium_29f):
<a id='L512' name='L512'></a> 512     bge cr1, L(medium_27t)
<a id='L513' name='L513'></a> 513     bflr    28
<a id='L514' name='L514'></a> 514         stw     rCHR, -4(rMEMP)
<a id='L515' name='L515'></a> 515     stw rCHR, -8(rMEMP)
<a id='L516' name='L516'></a> 516     blr
<a id='L517' name='L517'></a> 517 
<a id='L518' name='L518'></a> 518 L(medium_31t):
<a id='L519' name='L519'></a> 519     stbu    rCHR, -1(rMEMP)
<a id='L520' name='L520'></a> 520     bf- 30, L(medium_30f)
<a id='L521' name='L521'></a> 521 L(medium_30t):
<a id='L522' name='L522'></a> 522     sthu    rCHR, -2(rMEMP)
<a id='L523' name='L523'></a> 523     bf- 29, L(medium_29f)
<a id='L524' name='L524'></a> 524 L(medium_29t):
<a id='L525' name='L525'></a> 525     stwu    rCHR, -4(rMEMP)
<a id='L526' name='L526'></a> 526     blt cr1, L(medium_27f)
<a id='L527' name='L527'></a> 527 L(medium_27t):
<a id='L528' name='L528'></a> 528         stw     rCHR, -4(rMEMP)
<a id='L529' name='L529'></a> 529     stw rCHR, -8(rMEMP)
<a id='L530' name='L530'></a> 530         stw     rCHR, -12(rMEMP)
<a id='L531' name='L531'></a> 531     stwu    rCHR, -16(rMEMP)
<a id='L532' name='L532'></a> 532 L(medium_27f):
<a id='L533' name='L533'></a> 533     bflr    28
<a id='L534' name='L534'></a> 534 L(medium_28t):
<a id='L535' name='L535'></a> 535         stw     rCHR, -4(rMEMP)
<a id='L536' name='L536'></a> 536     stw rCHR, -8(rMEMP)
<a id='L537' name='L537'></a> 537     blr
<a id='L538' name='L538'></a> 538 END (memset)
<a id='L539' name='L539'></a> 539 libc_hidden_builtin_def (memset)
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
