

================================================================
== Vitis HLS Report for 'TableHandler'
================================================================
* Date:           Wed Mar  8 19:15:03 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  2.253 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.15ns)   --->   "%SocketTable_valid_15_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_15"   --->   Operation 5 'read' 'SocketTable_valid_15_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.15ns)   --->   "%SocketTable_valid_14_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_14"   --->   Operation 7 'read' 'SocketTable_valid_14_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.15ns)   --->   "%SocketTable_valid_13_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_13"   --->   Operation 9 'read' 'SocketTable_valid_13_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.15ns)   --->   "%SocketTable_valid_12_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_12"   --->   Operation 11 'read' 'SocketTable_valid_12_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%SocketTable_valid_11_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_11"   --->   Operation 13 'read' 'SocketTable_valid_11_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.15ns)   --->   "%SocketTable_valid_10_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_10"   --->   Operation 15 'read' 'SocketTable_valid_10_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.15ns)   --->   "%SocketTable_valid_9_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_9"   --->   Operation 17 'read' 'SocketTable_valid_9_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.15ns)   --->   "%SocketTable_valid_8_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_8"   --->   Operation 19 'read' 'SocketTable_valid_8_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.15ns)   --->   "%SocketTable_valid_7_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_7"   --->   Operation 21 'read' 'SocketTable_valid_7_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.15ns)   --->   "%SocketTable_valid_6_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_6"   --->   Operation 23 'read' 'SocketTable_valid_6_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.15ns)   --->   "%SocketTable_valid_5_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_5"   --->   Operation 25 'read' 'SocketTable_valid_5_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.15ns)   --->   "%SocketTable_valid_4_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_4"   --->   Operation 27 'read' 'SocketTable_valid_4_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.15ns)   --->   "%SocketTable_valid_3_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_3"   --->   Operation 29 'read' 'SocketTable_valid_3_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%SocketTable_valid_2_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_2"   --->   Operation 31 'read' 'SocketTable_valid_2_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.15ns)   --->   "%SocketTable_valid_1_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_1"   --->   Operation 33 'read' 'SocketTable_valid_1_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SocketTable_valid_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.15ns)   --->   "%SocketTable_valid_0_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %SocketTable_valid_0"   --->   Operation 35 'read' 'SocketTable_valid_0_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%SocketTable_myPort_15_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_15"   --->   Operation 37 'read' 'SocketTable_myPort_15_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.15ns)   --->   "%SocketTable_myPort_14_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_14"   --->   Operation 39 'read' 'SocketTable_myPort_14_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.15ns)   --->   "%SocketTable_myPort_13_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_13"   --->   Operation 41 'read' 'SocketTable_myPort_13_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%SocketTable_myPort_12_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_12"   --->   Operation 43 'read' 'SocketTable_myPort_12_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.15ns)   --->   "%SocketTable_myPort_11_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_11"   --->   Operation 45 'read' 'SocketTable_myPort_11_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%SocketTable_myPort_10_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_10"   --->   Operation 47 'read' 'SocketTable_myPort_10_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%SocketTable_myPort_9_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_9"   --->   Operation 49 'read' 'SocketTable_myPort_9_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%SocketTable_myPort_8_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_8"   --->   Operation 51 'read' 'SocketTable_myPort_8_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.15ns)   --->   "%SocketTable_myPort_7_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_7"   --->   Operation 53 'read' 'SocketTable_myPort_7_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.15ns)   --->   "%SocketTable_myPort_6_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_6"   --->   Operation 55 'read' 'SocketTable_myPort_6_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.15ns)   --->   "%SocketTable_myPort_5_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_5"   --->   Operation 57 'read' 'SocketTable_myPort_5_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.15ns)   --->   "%SocketTable_myPort_4_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_4"   --->   Operation 59 'read' 'SocketTable_myPort_4_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.15ns)   --->   "%SocketTable_myPort_3_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_3"   --->   Operation 61 'read' 'SocketTable_myPort_3_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.15ns)   --->   "%SocketTable_myPort_2_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_2"   --->   Operation 63 'read' 'SocketTable_myPort_2_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.15ns)   --->   "%SocketTable_myPort_1_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_1"   --->   Operation 65 'read' 'SocketTable_myPort_1_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_myPort_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.15ns)   --->   "%SocketTable_myPort_0_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_myPort_0"   --->   Operation 67 'read' 'SocketTable_myPort_0_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_15_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_15"   --->   Operation 69 'read' 'SocketTable_theirPort_15_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_14_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_14"   --->   Operation 71 'read' 'SocketTable_theirPort_14_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_13_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_13"   --->   Operation 73 'read' 'SocketTable_theirPort_13_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_12_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_12"   --->   Operation 75 'read' 'SocketTable_theirPort_12_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_11_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_11"   --->   Operation 77 'read' 'SocketTable_theirPort_11_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_10_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_10"   --->   Operation 79 'read' 'SocketTable_theirPort_10_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_9_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_9"   --->   Operation 81 'read' 'SocketTable_theirPort_9_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_8_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_8"   --->   Operation 83 'read' 'SocketTable_theirPort_8_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_7_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_7"   --->   Operation 85 'read' 'SocketTable_theirPort_7_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_6_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_6"   --->   Operation 87 'read' 'SocketTable_theirPort_6_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_5_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_5"   --->   Operation 89 'read' 'SocketTable_theirPort_5_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_4_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_4"   --->   Operation 91 'read' 'SocketTable_theirPort_4_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_3_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_3"   --->   Operation 93 'read' 'SocketTable_theirPort_3_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_2_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_2"   --->   Operation 95 'read' 'SocketTable_theirPort_2_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_1_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_1"   --->   Operation 97 'read' 'SocketTable_theirPort_1_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SocketTable_theirPort_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.15ns)   --->   "%SocketTable_theirPort_0_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %SocketTable_theirPort_0"   --->   Operation 99 'read' 'SocketTable_theirPort_0_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_15_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_15"   --->   Operation 101 'read' 'SocketTable_theirIP_15_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_14_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_14"   --->   Operation 103 'read' 'SocketTable_theirIP_14_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_13_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_13"   --->   Operation 105 'read' 'SocketTable_theirIP_13_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_12_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_12"   --->   Operation 107 'read' 'SocketTable_theirIP_12_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_11_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_11"   --->   Operation 109 'read' 'SocketTable_theirIP_11_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_10_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_10"   --->   Operation 111 'read' 'SocketTable_theirIP_10_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_9_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_9"   --->   Operation 113 'read' 'SocketTable_theirIP_9_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_8_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_8"   --->   Operation 115 'read' 'SocketTable_theirIP_8_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_7_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_7"   --->   Operation 117 'read' 'SocketTable_theirIP_7_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_6_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_6"   --->   Operation 119 'read' 'SocketTable_theirIP_6_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_5_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_5"   --->   Operation 121 'read' 'SocketTable_theirIP_5_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_4_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_4"   --->   Operation 123 'read' 'SocketTable_theirIP_4_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_3_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_3"   --->   Operation 125 'read' 'SocketTable_theirIP_3_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_2"   --->   Operation 127 'read' 'SocketTable_theirIP_2_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_1"   --->   Operation 129 'read' 'SocketTable_theirIP_1_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SocketTable_theirIP_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.15ns)   --->   "%SocketTable_theirIP_0_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %SocketTable_theirIP_0"   --->   Operation 131 'read' 'SocketTable_theirIP_0_read' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.15ns)   --->   "%inputVector_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:40]   --->   Operation 133 'read' 'inputVector_V' <Predicate = true> <Delay = 1.15> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdIdOut, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_11, i32 0, i32 0, void @empty_65, i32 0, i32 0, void @empty_65, void @empty_65, void @empty_65, i32 0, i32 0, i32 0, i32 0, void @empty_65, void @empty_65"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_65" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:40]   --->   Operation 150 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %ureMetaData, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 151 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:56]   --->   Operation 152 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.15ns)   --->   "%ureMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ureMetaData" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 153 'read' 'ureMetaData_read' <Predicate = (tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%currRxMeta_theirIP_V = trunc i128 %ureMetaData_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 154 'trunc' 'currRxMeta_theirIP_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%currRxMeta_myIP_V = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ureMetaData_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 155 'partselect' 'currRxMeta_myIP_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%currRxMeta_theirPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %ureMetaData_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 156 'partselect' 'currRxMeta_theirPort_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%currRxMeta_myPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %ureMetaData_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 157 'partselect' 'currRxMeta_myPort_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %SocketTable_theirIP_0_read, i32 %currRxMeta_theirIP_V"   --->   Operation 158 'icmp' 'icmp_ln1064' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.67ns)   --->   "%icmp_ln1064_1 = icmp_eq  i16 %SocketTable_theirPort_0_read, i16 %currRxMeta_theirPort_V"   --->   Operation 159 'icmp' 'icmp_ln1064_1' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.67ns)   --->   "%icmp_ln1064_2 = icmp_eq  i16 %SocketTable_myPort_0_read, i16 %currRxMeta_myPort_V"   --->   Operation 160 'icmp' 'icmp_ln1064_2' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln60)   --->   "%and_ln60_16 = and i1 %icmp_ln1064_1, i1 %icmp_ln1064_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 161 'and' 'and_ln60_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60 = and i1 %and_ln60_16, i1 %icmp_ln1064" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 162 'and' 'and_ln60' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.85ns)   --->   "%icmp_ln1064_3 = icmp_eq  i32 %SocketTable_theirIP_1_read, i32 %currRxMeta_theirIP_V"   --->   Operation 163 'icmp' 'icmp_ln1064_3' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.67ns)   --->   "%icmp_ln1064_4 = icmp_eq  i16 %SocketTable_theirPort_1_read, i16 %currRxMeta_theirPort_V"   --->   Operation 164 'icmp' 'icmp_ln1064_4' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.67ns)   --->   "%icmp_ln1064_5 = icmp_eq  i16 %SocketTable_myPort_1_read, i16 %currRxMeta_myPort_V"   --->   Operation 165 'icmp' 'icmp_ln1064_5' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_1)   --->   "%and_ln60_17 = and i1 %icmp_ln1064_4, i1 %icmp_ln1064_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 166 'and' 'and_ln60_17' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_1 = and i1 %and_ln60_17, i1 %icmp_ln1064_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 167 'and' 'and_ln60_1' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.85ns)   --->   "%icmp_ln1064_6 = icmp_eq  i32 %SocketTable_theirIP_2_read, i32 %currRxMeta_theirIP_V"   --->   Operation 168 'icmp' 'icmp_ln1064_6' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.67ns)   --->   "%icmp_ln1064_7 = icmp_eq  i16 %SocketTable_theirPort_2_read, i16 %currRxMeta_theirPort_V"   --->   Operation 169 'icmp' 'icmp_ln1064_7' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.67ns)   --->   "%icmp_ln1064_8 = icmp_eq  i16 %SocketTable_myPort_2_read, i16 %currRxMeta_myPort_V"   --->   Operation 170 'icmp' 'icmp_ln1064_8' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_2)   --->   "%and_ln60_18 = and i1 %icmp_ln1064_7, i1 %icmp_ln1064_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 171 'and' 'and_ln60_18' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_2 = and i1 %and_ln60_18, i1 %icmp_ln1064_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 172 'and' 'and_ln60_2' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln1064_9 = icmp_eq  i32 %SocketTable_theirIP_3_read, i32 %currRxMeta_theirIP_V"   --->   Operation 173 'icmp' 'icmp_ln1064_9' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.67ns)   --->   "%icmp_ln1064_10 = icmp_eq  i16 %SocketTable_theirPort_3_read, i16 %currRxMeta_theirPort_V"   --->   Operation 174 'icmp' 'icmp_ln1064_10' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.67ns)   --->   "%icmp_ln1064_11 = icmp_eq  i16 %SocketTable_myPort_3_read, i16 %currRxMeta_myPort_V"   --->   Operation 175 'icmp' 'icmp_ln1064_11' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_3)   --->   "%and_ln60_19 = and i1 %icmp_ln1064_10, i1 %icmp_ln1064_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 176 'and' 'and_ln60_19' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_3 = and i1 %and_ln60_19, i1 %icmp_ln1064_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 177 'and' 'and_ln60_3' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.85ns)   --->   "%icmp_ln1064_12 = icmp_eq  i32 %SocketTable_theirIP_4_read, i32 %currRxMeta_theirIP_V"   --->   Operation 178 'icmp' 'icmp_ln1064_12' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.67ns)   --->   "%icmp_ln1064_13 = icmp_eq  i16 %SocketTable_theirPort_4_read, i16 %currRxMeta_theirPort_V"   --->   Operation 179 'icmp' 'icmp_ln1064_13' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.67ns)   --->   "%icmp_ln1064_14 = icmp_eq  i16 %SocketTable_myPort_4_read, i16 %currRxMeta_myPort_V"   --->   Operation 180 'icmp' 'icmp_ln1064_14' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_4)   --->   "%and_ln60_20 = and i1 %icmp_ln1064_13, i1 %icmp_ln1064_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 181 'and' 'and_ln60_20' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_4 = and i1 %and_ln60_20, i1 %icmp_ln1064_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 182 'and' 'and_ln60_4' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.85ns)   --->   "%icmp_ln1064_15 = icmp_eq  i32 %SocketTable_theirIP_5_read, i32 %currRxMeta_theirIP_V"   --->   Operation 183 'icmp' 'icmp_ln1064_15' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.67ns)   --->   "%icmp_ln1064_16 = icmp_eq  i16 %SocketTable_theirPort_5_read, i16 %currRxMeta_theirPort_V"   --->   Operation 184 'icmp' 'icmp_ln1064_16' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.67ns)   --->   "%icmp_ln1064_17 = icmp_eq  i16 %SocketTable_myPort_5_read, i16 %currRxMeta_myPort_V"   --->   Operation 185 'icmp' 'icmp_ln1064_17' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_5)   --->   "%and_ln60_21 = and i1 %icmp_ln1064_16, i1 %icmp_ln1064_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 186 'and' 'and_ln60_21' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_5 = and i1 %and_ln60_21, i1 %icmp_ln1064_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 187 'and' 'and_ln60_5' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.85ns)   --->   "%icmp_ln1064_18 = icmp_eq  i32 %SocketTable_theirIP_6_read, i32 %currRxMeta_theirIP_V"   --->   Operation 188 'icmp' 'icmp_ln1064_18' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.67ns)   --->   "%icmp_ln1064_19 = icmp_eq  i16 %SocketTable_theirPort_6_read, i16 %currRxMeta_theirPort_V"   --->   Operation 189 'icmp' 'icmp_ln1064_19' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.67ns)   --->   "%icmp_ln1064_20 = icmp_eq  i16 %SocketTable_myPort_6_read, i16 %currRxMeta_myPort_V"   --->   Operation 190 'icmp' 'icmp_ln1064_20' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_6)   --->   "%and_ln60_22 = and i1 %icmp_ln1064_19, i1 %icmp_ln1064_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 191 'and' 'and_ln60_22' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_6 = and i1 %and_ln60_22, i1 %icmp_ln1064_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 192 'and' 'and_ln60_6' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.85ns)   --->   "%icmp_ln1064_21 = icmp_eq  i32 %SocketTable_theirIP_7_read, i32 %currRxMeta_theirIP_V"   --->   Operation 193 'icmp' 'icmp_ln1064_21' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.67ns)   --->   "%icmp_ln1064_22 = icmp_eq  i16 %SocketTable_theirPort_7_read, i16 %currRxMeta_theirPort_V"   --->   Operation 194 'icmp' 'icmp_ln1064_22' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.67ns)   --->   "%icmp_ln1064_23 = icmp_eq  i16 %SocketTable_myPort_7_read, i16 %currRxMeta_myPort_V"   --->   Operation 195 'icmp' 'icmp_ln1064_23' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_7)   --->   "%and_ln60_23 = and i1 %icmp_ln1064_22, i1 %icmp_ln1064_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 196 'and' 'and_ln60_23' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_7 = and i1 %and_ln60_23, i1 %icmp_ln1064_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 197 'and' 'and_ln60_7' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.85ns)   --->   "%icmp_ln1064_24 = icmp_eq  i32 %SocketTable_theirIP_8_read, i32 %currRxMeta_theirIP_V"   --->   Operation 198 'icmp' 'icmp_ln1064_24' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.67ns)   --->   "%icmp_ln1064_25 = icmp_eq  i16 %SocketTable_theirPort_8_read, i16 %currRxMeta_theirPort_V"   --->   Operation 199 'icmp' 'icmp_ln1064_25' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.67ns)   --->   "%icmp_ln1064_26 = icmp_eq  i16 %SocketTable_myPort_8_read, i16 %currRxMeta_myPort_V"   --->   Operation 200 'icmp' 'icmp_ln1064_26' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_8)   --->   "%and_ln60_24 = and i1 %icmp_ln1064_25, i1 %icmp_ln1064_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 201 'and' 'and_ln60_24' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_8 = and i1 %and_ln60_24, i1 %icmp_ln1064_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 202 'and' 'and_ln60_8' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.85ns)   --->   "%icmp_ln1064_27 = icmp_eq  i32 %SocketTable_theirIP_9_read, i32 %currRxMeta_theirIP_V"   --->   Operation 203 'icmp' 'icmp_ln1064_27' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.67ns)   --->   "%icmp_ln1064_28 = icmp_eq  i16 %SocketTable_theirPort_9_read, i16 %currRxMeta_theirPort_V"   --->   Operation 204 'icmp' 'icmp_ln1064_28' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.67ns)   --->   "%icmp_ln1064_29 = icmp_eq  i16 %SocketTable_myPort_9_read, i16 %currRxMeta_myPort_V"   --->   Operation 205 'icmp' 'icmp_ln1064_29' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_9)   --->   "%and_ln60_25 = and i1 %icmp_ln1064_28, i1 %icmp_ln1064_29" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 206 'and' 'and_ln60_25' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_9 = and i1 %and_ln60_25, i1 %icmp_ln1064_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 207 'and' 'and_ln60_9' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.85ns)   --->   "%icmp_ln1064_30 = icmp_eq  i32 %SocketTable_theirIP_10_read, i32 %currRxMeta_theirIP_V"   --->   Operation 208 'icmp' 'icmp_ln1064_30' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.67ns)   --->   "%icmp_ln1064_31 = icmp_eq  i16 %SocketTable_theirPort_10_read, i16 %currRxMeta_theirPort_V"   --->   Operation 209 'icmp' 'icmp_ln1064_31' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.67ns)   --->   "%icmp_ln1064_32 = icmp_eq  i16 %SocketTable_myPort_10_read, i16 %currRxMeta_myPort_V"   --->   Operation 210 'icmp' 'icmp_ln1064_32' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_10)   --->   "%and_ln60_26 = and i1 %icmp_ln1064_31, i1 %icmp_ln1064_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 211 'and' 'and_ln60_26' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_10 = and i1 %and_ln60_26, i1 %icmp_ln1064_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 212 'and' 'and_ln60_10' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.85ns)   --->   "%icmp_ln1064_33 = icmp_eq  i32 %SocketTable_theirIP_11_read, i32 %currRxMeta_theirIP_V"   --->   Operation 213 'icmp' 'icmp_ln1064_33' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.67ns)   --->   "%icmp_ln1064_34 = icmp_eq  i16 %SocketTable_theirPort_11_read, i16 %currRxMeta_theirPort_V"   --->   Operation 214 'icmp' 'icmp_ln1064_34' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.67ns)   --->   "%icmp_ln1064_35 = icmp_eq  i16 %SocketTable_myPort_11_read, i16 %currRxMeta_myPort_V"   --->   Operation 215 'icmp' 'icmp_ln1064_35' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_11)   --->   "%and_ln60_27 = and i1 %icmp_ln1064_34, i1 %icmp_ln1064_35" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 216 'and' 'and_ln60_27' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_11 = and i1 %and_ln60_27, i1 %icmp_ln1064_33" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 217 'and' 'and_ln60_11' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.85ns)   --->   "%icmp_ln1064_36 = icmp_eq  i32 %SocketTable_theirIP_12_read, i32 %currRxMeta_theirIP_V"   --->   Operation 218 'icmp' 'icmp_ln1064_36' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.67ns)   --->   "%icmp_ln1064_37 = icmp_eq  i16 %SocketTable_theirPort_12_read, i16 %currRxMeta_theirPort_V"   --->   Operation 219 'icmp' 'icmp_ln1064_37' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.67ns)   --->   "%icmp_ln1064_38 = icmp_eq  i16 %SocketTable_myPort_12_read, i16 %currRxMeta_myPort_V"   --->   Operation 220 'icmp' 'icmp_ln1064_38' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_12)   --->   "%and_ln60_28 = and i1 %icmp_ln1064_37, i1 %icmp_ln1064_38" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 221 'and' 'and_ln60_28' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_12 = and i1 %and_ln60_28, i1 %icmp_ln1064_36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 222 'and' 'and_ln60_12' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.85ns)   --->   "%icmp_ln1064_39 = icmp_eq  i32 %SocketTable_theirIP_13_read, i32 %currRxMeta_theirIP_V"   --->   Operation 223 'icmp' 'icmp_ln1064_39' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.67ns)   --->   "%icmp_ln1064_40 = icmp_eq  i16 %SocketTable_theirPort_13_read, i16 %currRxMeta_theirPort_V"   --->   Operation 224 'icmp' 'icmp_ln1064_40' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.67ns)   --->   "%icmp_ln1064_41 = icmp_eq  i16 %SocketTable_myPort_13_read, i16 %currRxMeta_myPort_V"   --->   Operation 225 'icmp' 'icmp_ln1064_41' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_13)   --->   "%and_ln60_29 = and i1 %icmp_ln1064_40, i1 %icmp_ln1064_41" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 226 'and' 'and_ln60_29' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_13 = and i1 %and_ln60_29, i1 %icmp_ln1064_39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 227 'and' 'and_ln60_13' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.85ns)   --->   "%icmp_ln1064_42 = icmp_eq  i32 %SocketTable_theirIP_14_read, i32 %currRxMeta_theirIP_V"   --->   Operation 228 'icmp' 'icmp_ln1064_42' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.67ns)   --->   "%icmp_ln1064_43 = icmp_eq  i16 %SocketTable_theirPort_14_read, i16 %currRxMeta_theirPort_V"   --->   Operation 229 'icmp' 'icmp_ln1064_43' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.67ns)   --->   "%icmp_ln1064_44 = icmp_eq  i16 %SocketTable_myPort_14_read, i16 %currRxMeta_myPort_V"   --->   Operation 230 'icmp' 'icmp_ln1064_44' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln60_14)   --->   "%and_ln60_30 = and i1 %icmp_ln1064_43, i1 %icmp_ln1064_44" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 231 'and' 'and_ln60_30' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln60_14 = and i1 %and_ln60_30, i1 %icmp_ln1064_42" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 232 'and' 'and_ln60_14' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.85ns)   --->   "%icmp_ln1064_45 = icmp_eq  i32 %SocketTable_theirIP_15_read, i32 %currRxMeta_theirIP_V"   --->   Operation 233 'icmp' 'icmp_ln1064_45' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.67ns)   --->   "%icmp_ln1064_46 = icmp_eq  i16 %SocketTable_theirPort_15_read, i16 %currRxMeta_theirPort_V"   --->   Operation 234 'icmp' 'icmp_ln1064_46' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.67ns)   --->   "%icmp_ln1064_47 = icmp_eq  i16 %SocketTable_myPort_15_read, i16 %currRxMeta_myPort_V"   --->   Operation 235 'icmp' 'icmp_ln1064_47' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_i_650 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdIdOut, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 236 'nbreadreq' 'tmp_i_650' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %tmp_i_650, void %TableHandler.exit, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:74]   --->   Operation 237 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.15ns)   --->   "%currId_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdIdOut" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 238 'read' 'currId_V' <Predicate = (tmp_i_650)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 239 [1/1] (0.49ns)   --->   "%cS_theirIP_V = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i16, i32 %SocketTable_theirIP_0_read, i32 %SocketTable_theirIP_1_read, i32 %SocketTable_theirIP_2_read, i32 %SocketTable_theirIP_3_read, i32 %SocketTable_theirIP_4_read, i32 %SocketTable_theirIP_5_read, i32 %SocketTable_theirIP_6_read, i32 %SocketTable_theirIP_7_read, i32 %SocketTable_theirIP_8_read, i32 %SocketTable_theirIP_9_read, i32 %SocketTable_theirIP_10_read, i32 %SocketTable_theirIP_11_read, i32 %SocketTable_theirIP_12_read, i32 %SocketTable_theirIP_13_read, i32 %SocketTable_theirIP_14_read, i32 %SocketTable_theirIP_15_read, i16 %currId_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:76]   --->   Operation 239 'mux' 'cS_theirIP_V' <Predicate = (tmp_i_650)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.49ns)   --->   "%cS_theirPort_V = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i16, i16 %SocketTable_theirPort_0_read, i16 %SocketTable_theirPort_1_read, i16 %SocketTable_theirPort_2_read, i16 %SocketTable_theirPort_3_read, i16 %SocketTable_theirPort_4_read, i16 %SocketTable_theirPort_5_read, i16 %SocketTable_theirPort_6_read, i16 %SocketTable_theirPort_7_read, i16 %SocketTable_theirPort_8_read, i16 %SocketTable_theirPort_9_read, i16 %SocketTable_theirPort_10_read, i16 %SocketTable_theirPort_11_read, i16 %SocketTable_theirPort_12_read, i16 %SocketTable_theirPort_13_read, i16 %SocketTable_theirPort_14_read, i16 %SocketTable_theirPort_15_read, i16 %currId_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:76]   --->   Operation 240 'mux' 'cS_theirPort_V' <Predicate = (tmp_i_650)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.49ns)   --->   "%cS_myPort_V = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i16, i16 %SocketTable_myPort_0_read, i16 %SocketTable_myPort_1_read, i16 %SocketTable_myPort_2_read, i16 %SocketTable_myPort_3_read, i16 %SocketTable_myPort_4_read, i16 %SocketTable_myPort_5_read, i16 %SocketTable_myPort_6_read, i16 %SocketTable_myPort_7_read, i16 %SocketTable_myPort_8_read, i16 %SocketTable_myPort_9_read, i16 %SocketTable_myPort_10_read, i16 %SocketTable_myPort_11_read, i16 %SocketTable_myPort_12_read, i16 %SocketTable_myPort_13_read, i16 %SocketTable_myPort_14_read, i16 %SocketTable_myPort_15_read, i16 %currId_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:76]   --->   Operation 241 'mux' 'cS_myPort_V' <Predicate = (tmp_i_650)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.49ns)   --->   "%cS_valid_V = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i16, i1 %SocketTable_valid_0_read, i1 %SocketTable_valid_1_read, i1 %SocketTable_valid_2_read, i1 %SocketTable_valid_3_read, i1 %SocketTable_valid_4_read, i1 %SocketTable_valid_5_read, i1 %SocketTable_valid_6_read, i1 %SocketTable_valid_7_read, i1 %SocketTable_valid_8_read, i1 %SocketTable_valid_9_read, i1 %SocketTable_valid_10_read, i1 %SocketTable_valid_11_read, i1 %SocketTable_valid_12_read, i1 %SocketTable_valid_13_read, i1 %SocketTable_valid_14_read, i1 %SocketTable_valid_15_read, i16 %currId_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:76]   --->   Operation 242 'mux' 'cS_valid_V' <Predicate = (tmp_i_650)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 243 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60, void %._crit_edge1.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 243 'br' 'br_ln60' <Predicate = (tmp_i)> <Delay = 0.49>
ST_2 : Operation 244 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_1, void %._crit_edge4.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 244 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60)> <Delay = 0.49>
ST_2 : Operation 245 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_2, void %._crit_edge9.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 245 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1)> <Delay = 0.49>
ST_2 : Operation 246 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_3, void %._crit_edge13.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 246 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2)> <Delay = 0.49>
ST_2 : Operation 247 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_4, void %._crit_edge17.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 247 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3)> <Delay = 0.49>
ST_2 : Operation 248 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_5, void %._crit_edge21.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 248 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4)> <Delay = 0.49>
ST_2 : Operation 249 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_6, void %._crit_edge25.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 249 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5)> <Delay = 0.49>
ST_2 : Operation 250 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_7, void %._crit_edge29.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 250 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6)> <Delay = 0.49>
ST_2 : Operation 251 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_8, void %._crit_edge33.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 251 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7)> <Delay = 0.49>
ST_2 : Operation 252 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_9, void %._crit_edge37.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 252 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8)> <Delay = 0.49>
ST_2 : Operation 253 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_10, void %._crit_edge41.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 253 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9)> <Delay = 0.49>
ST_2 : Operation 254 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_11, void %._crit_edge45.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 254 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10)> <Delay = 0.49>
ST_2 : Operation 255 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_12, void %._crit_edge49.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 255 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11)> <Delay = 0.49>
ST_2 : Operation 256 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_13, void %._crit_edge53.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 256 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12)> <Delay = 0.49>
ST_2 : Operation 257 [1/1] (0.49ns)   --->   "%br_ln60 = br i1 %and_ln60_14, void %._crit_edge57.i, void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 257 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13)> <Delay = 0.49>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%and_ln60_31 = and i1 %icmp_ln1064_46, i1 %icmp_ln1064_47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 258 'and' 'and_ln60_31' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%and_ln60_15 = and i1 %and_ln60_31, i1 %icmp_ln1064_45" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 259 'and' 'and_ln60_15' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln60 = select i1 %and_ln60_15, i5 15, i5 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 260 'select' 'select_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.49ns)   --->   "%br_ln60 = br void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 261 'br' 'br_ln60' <Predicate = (tmp_i & !and_ln60 & !and_ln60_1 & !and_ln60_2 & !and_ln60_3 & !and_ln60_4 & !and_ln60_5 & !and_ln60_6 & !and_ln60_7 & !and_ln60_8 & !and_ln60_9 & !and_ln60_10 & !and_ln60_11 & !and_ln60_12 & !and_ln60_13 & !and_ln60_14)> <Delay = 0.49>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_50_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 24, i32 31"   --->   Operation 262 'partselect' 'p_Result_50_i' <Predicate = (tmp_i_650)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 16, i32 23"   --->   Operation 263 'partselect' 'p_Result_51_i' <Predicate = (tmp_i_650)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_52_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 8, i32 15"   --->   Operation 264 'partselect' 'p_Result_52_i' <Predicate = (tmp_i_650)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln674_13 = trunc i32 %inputVector_V"   --->   Operation 265 'trunc' 'trunc_ln674_13' <Predicate = (tmp_i_650)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i31.i1.i16.i16.i8.i8.i8.i8.i32, i31 0, i1 %cS_valid_V, i16 %cS_myPort_V, i16 %cS_theirPort_V, i8 %trunc_ln674_13, i8 %p_Result_52_i, i8 %p_Result_51_i, i8 %p_Result_50_i, i32 %cS_theirIP_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 266 'bitconcatenate' 'p_03' <Predicate = (tmp_i_650)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txthMetaData, i128 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 267 'write' 'write_ln173' <Predicate = (tmp_i_650)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln78 = br void %TableHandler.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:78]   --->   Operation 268 'br' 'br_ln78' <Predicate = (tmp_i_650)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%index_V = phi i5 0, void, i5 1, void %._crit_edge1.i, i5 2, void %._crit_edge4.i, i5 3, void %._crit_edge9.i, i5 4, void %._crit_edge13.i, i5 5, void %._crit_edge17.i, i5 6, void %._crit_edge21.i, i5 7, void %._crit_edge25.i, i5 8, void %._crit_edge29.i, i5 9, void %._crit_edge33.i, i5 10, void %._crit_edge37.i, i5 11, void %._crit_edge41.i, i5 12, void %._crit_edge45.i, i5 13, void %._crit_edge49.i, i5 14, void %._crit_edge53.i, i5 %select_ln60, void %._crit_edge57.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60]   --->   Operation 269 'phi' 'index_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 24, i32 31"   --->   Operation 270 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_i_649 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 16, i32 23"   --->   Operation 271 'partselect' 'p_Result_i_649' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_V, i32 8, i32 15"   --->   Operation 272 'partselect' 'p_Result_46_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %inputVector_V"   --->   Operation 273 'trunc' 'trunc_ln674' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674, i8 %p_Result_46_i, i8 %p_Result_i_649, i8 %p_Result_i"   --->   Operation 274 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.63ns)   --->   "%icmp_ln1068 = icmp_eq  i5 %index_V, i5 31"   --->   Operation 275 'icmp' 'icmp_ln1068' <Predicate = (tmp_i)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp_ne  i32 %currRxMeta_myIP_V, i32 %p_Result_s" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:68]   --->   Operation 276 'icmp' 'icmp_ln68' <Predicate = (tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.12ns)   --->   "%currResp_drop_V = or i1 %icmp_ln1068, i1 %icmp_ln68" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:68]   --->   Operation 277 'or' 'currResp_drop_V' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i5 %index_V"   --->   Operation 278 'sext' 'sext_ln674' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_25_i = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i1.i16.i16.i32.i8.i8.i8.i8.i16.i16, i1 %currResp_drop_V, i16 %currRxMeta_theirPort_V, i16 %currRxMeta_myPort_V, i32 %currRxMeta_theirIP_V, i8 %trunc_ln674, i8 %p_Result_46_i, i8 %p_Result_i_649, i8 %p_Result_i, i16 0, i16 %sext_ln674" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 279 'bitconcatenate' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i129 %tmp_25_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 280 'zext' 'zext_ln173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (1.15ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %rthDropFifo, i160 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 281 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 32> <FIFO>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln72 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:72]   --->   Operation 282 'br' 'br_ln72' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %numberSockets, i16 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:80]   --->   Operation 283 'write' 'write_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 284 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	fifo read operation ('SocketTable_theirIP_13_read') on port 'SocketTable_theirIP_13' [172]  (1.15 ns)
	'icmp' operation ('icmp_ln1064_39') [317]  (0.859 ns)
	'and' operation ('and_ln60_13', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:60) [321]  (0.122 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.15ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txthMetaData' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [367]  (1.15 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln68', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:68) [346]  (0.859 ns)
	'or' operation ('currResp.drop.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:68) [347]  (0.122 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rthDropFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [351]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
