#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 22 10:24:58 2018
# Process ID: 5056
# Log file: D:/lpz/shiyan3/vivado.log
# Journal file: D:/lpz/shiyan3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lpz/shiyan3/shiyan3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 730.059 ; gain = 151.438
reset_run impl_1
launch_runs impl_1
[Tue May 22 10:26:19 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1.v" into library work [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1_main.v" into library work [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v" into library work [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v" into library work [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v" into library work [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v:4]
[Tue May 22 10:26:22 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
launch_runs impl_1
[Tue May 22 10:27:20 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
ERROR: [Common 17-9] Error reading message records.
add_files -norecurse D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v
WARNING: [filemgmt 56-12] File 'D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v' cannot be added to the project because it already exists in the project, skipping this file
set_property top main [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Tue May 22 10:28:55 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:28:55 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue May 22 10:30:35 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:30:35 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue May 22 10:31:27 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:31:27 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue May 22 10:33:03 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:33:03 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 756.414 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274531895A
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v
update_compile_order -fileset sources_1
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top dynamic_scan [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Tue May 22 10:57:41 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:57:41 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue May 22 10:58:19 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 10:58:19 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 22 10:59:54 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 830.191 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274531895A
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/dynamic_scan.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/dynamic_scan.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Tue May 22 11:13:16 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 11:13:16 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 22 11:14:33 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 835.715 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274531895A
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/dynamic_scan.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/dynamic_scan.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Tue May 22 11:23:18 2018] Launched synth_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/synth_1/runme.log
[Tue May 22 11:23:18 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 22 11:24:55 2018] Launched impl_1...
Run output will be captured here: D:/lpz/shiyan3/shiyan3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/lpz/shiyan3/.Xil/Vivado-5056-803-005/dcp/dynamic_scan.xdc]
Finished Parsing XDC File [D:/lpz/shiyan3/.Xil/Vivado-5056-803-005/dcp/dynamic_scan.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1054.988 ; gain = 0.012
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1054.988 ; gain = 0.012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.676 ; gain = 315.961
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1500.258 ; gain = 306.227
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/dynamic_scan.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 22 11:37:38 2018...
