{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734835556167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734835556167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 23:45:56 2024 " "Processing started: Sat Dec 21 23:45:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734835556167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734835556167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734835556167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734835556271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734835556271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator_8bit-Behavioral " "Found design unit 1: calculator_8bit-Behavioral" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734835562143 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator_8bit " "Found entity 1: calculator_8bit" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734835562143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734835562143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734835562143 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734835562143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734835562143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator_8bit " "Elaborating entity \"calculator_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734835562174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Display Calculadora.vhd(14) " "VHDL Signal Declaration warning at Calculadora.vhd(14): used implicit default value for signal \"Display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734835562175 "|calculator_8bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_bcd Calculadora.vhd(23) " "Verilog HDL or VHDL warning at Calculadora.vhd(23): object \"result_bcd\" assigned a value but never read" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734835562175 "|calculator_8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry Calculadora.vhd(39) " "VHDL Process Statement warning at Calculadora.vhd(39): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734835562175 "|calculator_8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry Calculadora.vhd(41) " "VHDL Process Statement warning at Calculadora.vhd(41): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734835562175 "|calculator_8bit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[0\] GND " "Pin \"Display\[0\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[1\] GND " "Pin \"Display\[1\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[2\] GND " "Pin \"Display\[2\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[3\] GND " "Pin \"Display\[3\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[4\] GND " "Pin \"Display\[4\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[5\] GND " "Pin \"Display\[5\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[6\] GND " "Pin \"Display\[6\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[7\] GND " "Pin \"Display\[7\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[8\] GND " "Pin \"Display\[8\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[9\] GND " "Pin \"Display\[9\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[10\] GND " "Pin \"Display\[10\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[11\] GND " "Pin \"Display\[11\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[12\] GND " "Pin \"Display\[12\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[13\] GND " "Pin \"Display\[13\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[14\] GND " "Pin \"Display\[14\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[15\] GND " "Pin \"Display\[15\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[16\] GND " "Pin \"Display\[16\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[17\] GND " "Pin \"Display\[17\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[18\] GND " "Pin \"Display\[18\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[19\] GND " "Pin \"Display\[19\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[20\] GND " "Pin \"Display\[20\]\" is stuck at GND" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734835562494 "|calculator_8bit|Display[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734835562494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734835562556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734835562825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734835562825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734835562857 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734835562857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734835562857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734835562857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734835562861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 23:46:02 2024 " "Processing ended: Sat Dec 21 23:46:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734835562861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734835562861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734835562861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734835562861 ""}
