FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_ALPHA_FPU_H
#define __ASM_ALPHA_FPU_H

#include <asm/special_insns.h>
#include <uapi/asm/fpu.h>

/* The following two functions don't need trapb/excb instructions
/* bench 9484.0.0 5f2915e35129 */
/* bench 9484.0.1 1c83a7a5a83e */
/* bench 9484.0.2 12de70554260 */
/* bench 9484.0.3 b288d57608c8 */
/* bench 9484.0.4 d249ac41253e */
/* bench 9484.0.5 c249caf5e6d5 */
/* bench 9484.0.6 86ccb703ae5e */
/* bench 9484.0.7 abc767e81412 */
/* bench 9484.0.8 61dbee438c0d */
/* bench 9484.0.9 ff18d8ab83d4 */
/* bench 9484.0.10 7c5501bb5b5c */
/* bench 9484.0.11 aa590d1734ec */
/* bench 9484.0.12 322163cea75d */
   never generates arithmetic faults and (b) call_pal instructions
   are implied trap barriers.  */

/* bench 27927.0.0 80c2ffc6b767 */
/* bench 27927.0.1 1082eecef3a9 */
/* bench 27927.0.2 c14c1bb4589f */
/* bench 27927.0.3 d3559c17f36f */
/* bench 27927.0.4 80469969bb78 */
/* bench 27927.0.5 bfeef9b37d0e */
/* bench 27927.0.6 569b061c7080 */
/* bench 27927.0.7 d76d0f25547a */
/* bench 27927.0.8 36b8a29224fa */
/* bench 27927.0.9 5ac855c42b22 */
	unsigned long tmp, ret;

#if defined(CONFIG_ALPHA_EV6) || defined(CONFIG_ALPHA_EV67)
	__asm__ __volatile__ (
		"ftoit $f0,%0\n\t"
		"mf_fpcr $f0\n\t"
		"ftoit $f0,%1\n\t"
		"itoft %0,$f0"
		: "=r"(tmp), "=r"(ret));
#else
	__asm__ __volatile__ (
		"stt $f0,%0\n\t"
		"mf_fpcr $f0\n\t"
		"stt $f0,%1\n\t"
		"ldt $f0,%0"
		: "=m"(tmp), "=m"(ret));
#endif

	return ret;
}
/* bench 3282.1.0 125212a3ce35 */
/* bench 3282.1.1 0d11b5b107cb */
/* bench 3282.1.2 b8774bafe475 */
/* bench 3282.1.3 4a782fd4f9fe */
/* bench 3282.1.4 8fc8245fe362 */
/* bench 3282.1.5 cc8f875d6786 */
/* bench 3282.1.6 6065e4cac7af */
/* bench 3282.1.7 41d8371c867a */
/* bench 3282.1.8 6bf0e88db754 */
/* bench 3282.1.9 1bd689405b34 */
/* bench 3282.1.10 76215636ac92 */
/* bench 3282.1.11 4916eb87e983 */
/* bench 3282.1.12 b6ea77e7e818 */

static inline void
wrfpcr(unsigned long val)
{
	unsigned long tmp;

#if defined(CONFIG_ALPHA_EV6) || defined(CONFIG_ALPHA_EV67)
	__asm__ __volatile__ (
		"ftoit $f0,%0\n\t"
		"itoft %1,$f0\n\t"
		"mt_fpcr $f0\n\t"
		"itoft %0,$f0"
		: "=&r"(tmp) : "r"(val));
#else
	__asm__ __volatile__ (
		"stt $f0,%0\n\t"
		"ldt $f0,%1\n\t"
		"mt_fpcr $f0\n\t"
		"ldt $f0,%0"
		: "=m"(tmp) : "m"(val));
#endif
}

static inline unsigned long
swcr_update_status(unsigned long swcr, unsigned long fpcr)
{
	/* EV6 implements most of the bits in hardware.  Collect
	   the acrued exception bits from the real fpcr.  */
	if (implver() == IMPLVER_EV6) {
		swcr &= ~IEEE_STATUS_MASK;
		swcr |= (fpcr >> 35) & IEEE_STATUS_MASK;
	}
	return swcr;
}

extern unsigned long alpha_read_fp_reg (unsigned long reg);
extern void alpha_write_fp_reg (unsigned long reg, unsigned long val);
extern unsigned long alpha_read_fp_reg_s (unsigned long reg);
extern void alpha_write_fp_reg_s (unsigned long reg, unsigned long val);

/* bench 14857.0.0 5be671709904 */
/* bench 14857.0.1 26af1785f38c */
/* bench 14857.0.2 c3c5f91fc2aa */
/* bench 14857.0.3 fa033c870cae */
/* bench 14857.0.4 057b40ba90ea */
/* bench 14857.0.5 e16b0bfcbe0d */
/* bench 14857.0.6 4f33b4b3745a */
/* bench 14857.0.7 086bcc98016b */
/* bench 14857.0.8 51ae98d148f4 */
/* bench 14857.0.9 0c83f6935e37 */
/* bench 14857.0.10 0426309721d3 */
/* bench 14857.0.11 23271ceab162 */
/* bench 14857.0.12 2a5945d3a498 */
