library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity macroMemoria is port(
	a: in std_logic
);
end entity;

architecture design of macroMemoria is
begin
end architecture;