

================================================================
== Vitis HLS Report for 'decoding'
================================================================
* Date:           Fri Nov 29 23:45:46 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_accelerate
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  4.334 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- init_loop          |       64|       64|         1|          1|          1|      64|       yes|
        |- build_string_loop  |        4|       34|         3|          2|          2|  1 ~ 16|       yes|
        |- output_loop1       |        ?|        ?|         2|          1|          1|       ?|       yes|
        |- decode_main_loop   |        ?|        ?|         ?|          -|          -|       ?|        no|
        | + output_loop2      |        ?|        ?|         2|          1|          1|       ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 2, D = 3, States = { 4 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 2, States = { 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 13 
12 --> 14 
13 --> 14 29 
14 --> 15 
15 --> 16 29 
16 --> 17 29 
17 --> 18 29 
18 --> 19 29 
19 --> 20 29 
20 --> 21 29 
21 --> 22 29 
22 --> 23 29 
23 --> 24 29 
24 --> 25 29 
25 --> 26 29 
26 --> 27 29 
27 --> 28 29 
28 --> 29 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%table_prefix_code_0 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 33 'alloca' 'table_prefix_code_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%table_prefix_code_1 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 34 'alloca' 'table_prefix_code_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%table_prefix_code_2 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 35 'alloca' 'table_prefix_code_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%table_prefix_code_3 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 36 'alloca' 'table_prefix_code_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%table_character_0 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 37 'alloca' 'table_character_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%table_character_1 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 38 'alloca' 'table_character_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%table_character_2 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 39 'alloca' 'table_character_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%table_character_3 = alloca i64 1" [hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227]   --->   Operation 40 'alloca' 'table_character_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.16ns)   --->   "%local_output_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %local_output_size" [hls/lzw_hls.cpp:227]   --->   Operation 44 'read' 'local_output_size_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.16ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out, i32 %local_output_size_read" [hls/lzw_hls.cpp:227]   --->   Operation 46 'write' 'write_ln227' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 49 'br' 'br_ln84' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i9 %i_5, void %.split11.i.i, i9 0, void %entry"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 52 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp_17, void %.split11.i.i, void" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 54 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.92ns)   --->   "%i_5 = add i9 %i, i9 4" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 55 'add' 'i_5' <Predicate = (!tmp_17)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_61 = trunc i9 %i" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 56 'trunc' 'empty_61' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227]   --->   Operation 57 'specloopname' 'specloopname_ln84' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %i, i32 2, i32 7" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i6 %lshr_ln" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 59 'zext' 'zext_ln86' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 60 'getelementptr' 'table_prefix_code_0_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln86 = store i32 4294967295, i7 %table_prefix_code_0_addr" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 61 'store' 'store_ln86' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%table_character_0_addr = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 62 'getelementptr' 'table_character_0_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln87 = store i8 %empty_61, i7 %table_character_0_addr" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 63 'store' 'store_ln87' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 64 'getelementptr' 'table_prefix_code_1_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln86 = store i32 4294967295, i7 %table_prefix_code_1_addr" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 65 'store' 'store_ln86' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln87 = or i8 %empty_61, i8 1" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 66 'or' 'or_ln87' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%table_character_1_addr = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 67 'getelementptr' 'table_character_1_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.35ns)   --->   "%store_ln87 = store i8 %or_ln87, i7 %table_character_1_addr" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 68 'store' 'store_ln87' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 69 'getelementptr' 'table_prefix_code_2_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.35ns)   --->   "%store_ln86 = store i32 4294967295, i7 %table_prefix_code_2_addr" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 70 'store' 'store_ln86' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln87_1 = or i8 %empty_61, i8 2" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 71 'or' 'or_ln87_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%table_character_2_addr = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 72 'getelementptr' 'table_character_2_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln87 = store i8 %or_ln87_1, i7 %table_character_2_addr" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 73 'store' 'store_ln87' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 74 'getelementptr' 'table_prefix_code_3_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln86 = store i32 4294967295, i7 %table_prefix_code_3_addr" [hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227]   --->   Operation 75 'store' 'store_ln86' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln87_2 = or i8 %empty_61, i8 3" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 76 'or' 'or_ln87_2' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%table_character_3_addr = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln86" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 77 'getelementptr' 'table_character_3_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln87 = store i8 %or_ln87_2, i7 %table_character_3_addr" [hls/lzw_hls.cpp:87->hls/lzw_hls.cpp:227]   --->   Operation 78 'store' 'store_ln87' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!tmp_17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%stack_15_1 = alloca i32 1"   --->   Operation 80 'alloca' 'stack_15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%stack_15_4 = alloca i32 1"   --->   Operation 81 'alloca' 'stack_15_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%stack_15_5 = alloca i32 1"   --->   Operation 82 'alloca' 'stack_15_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%stack_15_6 = alloca i32 1"   --->   Operation 83 'alloca' 'stack_15_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%stack_15_7 = alloca i32 1"   --->   Operation 84 'alloca' 'stack_15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%stack_15_8 = alloca i32 1"   --->   Operation 85 'alloca' 'stack_15_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%stack_15_9 = alloca i32 1"   --->   Operation 86 'alloca' 'stack_15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%stack_15_10 = alloca i32 1"   --->   Operation 87 'alloca' 'stack_15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%stack_15_11 = alloca i32 1"   --->   Operation 88 'alloca' 'stack_15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%stack_15_12 = alloca i32 1"   --->   Operation 89 'alloca' 'stack_15_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%stack_15_13 = alloca i32 1"   --->   Operation 90 'alloca' 'stack_15_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%stack_15_14 = alloca i32 1"   --->   Operation 91 'alloca' 'stack_15_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%stack_15_15 = alloca i32 1"   --->   Operation 92 'alloca' 'stack_15_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%stack_15_16 = alloca i32 1"   --->   Operation 93 'alloca' 'stack_15_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%stack_15_17 = alloca i32 1"   --->   Operation 94 'alloca' 'stack_15_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%stack_15_18 = alloca i32 1"   --->   Operation 95 'alloca' 'stack_15_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.25ns)   --->   "%prev_code_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %code_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'prev_code_1' <Predicate = true> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_3 : Operation 97 [1/1] (0.48ns)   --->   "%br_ln97 = br void" [hls/lzw_hls.cpp:97->hls/lzw_hls.cpp:227]   --->   Operation 97 'br' 'br_ln97' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%k_1 = phi i5 0, void, i5 %stack_index, void"   --->   Operation 98 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%current_code_1_in_in = phi i32 %prev_code_1, void, i32 %current_code_1, void"   --->   Operation 99 'phi' 'current_code_1_in_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_1, i32 4" [hls/lzw_hls.cpp:97->hls/lzw_hls.cpp:227]   --->   Operation 100 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %current_code_1_in_in" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 101 'trunc' 'trunc_ln100' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %current_code_1_in_in, i32 2, i32 8" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 102 'partselect' 'lshr_ln3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %lshr_ln3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 103 'zext' 'zext_ln100_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%table_character_0_addr_3 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 104 'getelementptr' 'table_character_0_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 105 'load' 'table_character_0_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%table_character_1_addr_3 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 106 'getelementptr' 'table_character_1_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 107 'load' 'table_character_1_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%table_character_2_addr_3 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 108 'getelementptr' 'table_character_2_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 109 'load' 'table_character_2_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%table_character_3_addr_3 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 110 'getelementptr' 'table_character_3_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 111 'load' 'table_character_3_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i5 %k_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 112 'trunc' 'trunc_ln100_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.87ns)   --->   "%switch_ln100 = switch i4 %trunc_ln100_1, void %branch23.i.i, i4 0, void %.split9.i.i..split9696.i.i_crit_edge, i4 1, void %branch9.i.i, i4 2, void %branch10.i.i, i4 3, void %branch11.i.i, i4 4, void %branch12.i.i, i4 5, void %branch13.i.i, i4 6, void %branch14.i.i, i4 7, void %branch15.i.i, i4 8, void %branch16.i.i, i4 9, void %branch17.i.i, i4 10, void %branch18.i.i, i4 11, void %branch19.i.i, i4 12, void %branch20.i.i, i4 13, void %branch21.i.i, i4 14, void %branch22.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 113 'switch' 'switch_ln100' <Predicate = (!tmp_19)> <Delay = 0.87>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_3 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 114 'getelementptr' 'table_prefix_code_0_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 115 'load' 'table_prefix_code_0_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_3 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 116 'getelementptr' 'table_prefix_code_1_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 117 'load' 'table_prefix_code_1_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_3 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 118 'getelementptr' 'table_prefix_code_2_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 119 'load' 'table_prefix_code_2_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_3 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln100_1" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 120 'getelementptr' 'table_prefix_code_3_addr_3' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 121 'load' 'table_prefix_code_3_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%stack_15_1_load = load i8 %stack_15_1"   --->   Operation 122 'load' 'stack_15_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%stack_15_4_load = load i8 %stack_15_4"   --->   Operation 123 'load' 'stack_15_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%stack_15_5_load = load i8 %stack_15_5"   --->   Operation 124 'load' 'stack_15_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%stack_15_6_load = load i8 %stack_15_6"   --->   Operation 125 'load' 'stack_15_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%stack_15_7_load = load i8 %stack_15_7"   --->   Operation 126 'load' 'stack_15_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%stack_15_8_load = load i8 %stack_15_8"   --->   Operation 127 'load' 'stack_15_8_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%stack_15_9_load = load i8 %stack_15_9"   --->   Operation 128 'load' 'stack_15_9_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%stack_15_10_load = load i8 %stack_15_10"   --->   Operation 129 'load' 'stack_15_10_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%stack_15_11_load = load i8 %stack_15_11"   --->   Operation 130 'load' 'stack_15_11_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%stack_15_12_load = load i8 %stack_15_12"   --->   Operation 131 'load' 'stack_15_12_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%stack_15_13_load = load i8 %stack_15_13"   --->   Operation 132 'load' 'stack_15_13_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%stack_15_14_load = load i8 %stack_15_14"   --->   Operation 133 'load' 'stack_15_14_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%stack_15_15_load = load i8 %stack_15_15"   --->   Operation 134 'load' 'stack_15_15_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%stack_15_16_load = load i8 %stack_15_16"   --->   Operation 135 'load' 'stack_15_16_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%stack_15_17_load = load i8 %stack_15_17"   --->   Operation 136 'load' 'stack_15_17_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%stack_15_18_load = load i8 %stack_15_18"   --->   Operation 137 'load' 'stack_15_18_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 138 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.87ns)   --->   "%stack_index = add i5 %k_1, i5 1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 139 'add' 'stack_index' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.48ns)   --->   "%br_ln97 = br i1 %tmp_19, void %.split9.i.i, void %.lr.ph36.i.i" [hls/lzw_hls.cpp:97->hls/lzw_hls.cpp:227]   --->   Operation 140 'br' 'br_ln97' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_20" [hls/lzw_hls.cpp:97->hls/lzw_hls.cpp:227]   --->   Operation 141 'specpipeline' 'specpipeline_ln97' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [hls/lzw_hls.cpp:97->hls/lzw_hls.cpp:227]   --->   Operation 142 'specloopname' 'specloopname_ln97' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %trunc_ln100" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 143 'zext' 'zext_ln100' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_5 : Operation 144 [1/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 144 'load' 'table_character_0_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 145 [1/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 145 'load' 'table_character_1_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 146 [1/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 146 'load' 'table_character_2_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 147 [1/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_3" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 147 'load' 'table_character_3_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 148 [1/1] (0.60ns)   --->   "%stack_0_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load, i8 %table_character_1_load, i8 %table_character_2_load, i8 %table_character_3_load, i32 %zext_ln100" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 148 'mux' 'stack_0_6' <Predicate = (!tmp_19)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.86ns)   --->   "%add_ln100_1 = add i4 %trunc_ln100_1, i4 1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 149 'add' 'add_ln100_1' <Predicate = (!tmp_19)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_17" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 150 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 14)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 151 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 14)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_16" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 152 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 13)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 153 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 13)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_15" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 154 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 12)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 155 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 12)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_14" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 156 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 11)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 157 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 11)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_13" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 158 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 10)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 159 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 10)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_12" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 160 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 9)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 161 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 9)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_11" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 162 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 8)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 163 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 8)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_10" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 164 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 7)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 165 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 7)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_9" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 166 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 6)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 167 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 6)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_8" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 168 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 5)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 169 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 5)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_7" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 170 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 4)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 171 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 4)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_6" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 172 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 3)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 173 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 3)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_5" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 174 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 2)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 175 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 2)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_4" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 176 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 1)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 177 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 1)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_1" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 178 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 0)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 179 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 0)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln100 = store i8 %stack_0_6, i8 %stack_15_18" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 180 'store' 'store_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 15)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split9696.i.i" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 181 'br' 'br_ln100' <Predicate = (!tmp_19 & trunc_ln100_1 == 15)> <Delay = 0.00>
ST_5 : Operation 182 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 182 'load' 'table_prefix_code_0_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 183 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 183 'load' 'table_prefix_code_1_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 184 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 184 'load' 'table_prefix_code_2_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 185 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_3" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 185 'load' 'table_prefix_code_3_load' <Predicate = (!tmp_19)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 186 [1/1] (0.60ns)   --->   "%current_code_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load, i32 %table_prefix_code_1_load, i32 %table_prefix_code_2_load, i32 %table_prefix_code_3_load, i32 %zext_ln100" [hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227]   --->   Operation 186 'mux' 'current_code_1' <Predicate = (!tmp_19)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (1.11ns)   --->   "%icmp_ln102 = icmp_eq  i32 %current_code_1, i32 4294967295" [hls/lzw_hls.cpp:102->hls/lzw_hls.cpp:227]   --->   Operation 187 'icmp' 'icmp_ln102' <Predicate = (!tmp_19)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!tmp_19 & !icmp_ln102)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.48>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%stack_15_1_load_1 = load i8 %stack_15_1"   --->   Operation 189 'load' 'stack_15_1_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%stack_15_4_load_1 = load i8 %stack_15_4"   --->   Operation 190 'load' 'stack_15_4_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%stack_15_5_load_1 = load i8 %stack_15_5"   --->   Operation 191 'load' 'stack_15_5_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%stack_15_6_load_1 = load i8 %stack_15_6"   --->   Operation 192 'load' 'stack_15_6_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%stack_15_7_load_1 = load i8 %stack_15_7"   --->   Operation 193 'load' 'stack_15_7_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%stack_15_8_load_1 = load i8 %stack_15_8"   --->   Operation 194 'load' 'stack_15_8_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%stack_15_9_load_1 = load i8 %stack_15_9"   --->   Operation 195 'load' 'stack_15_9_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%stack_15_10_load_1 = load i8 %stack_15_10"   --->   Operation 196 'load' 'stack_15_10_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%stack_15_11_load_1 = load i8 %stack_15_11"   --->   Operation 197 'load' 'stack_15_11_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%stack_15_12_load_1 = load i8 %stack_15_12"   --->   Operation 198 'load' 'stack_15_12_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%stack_15_13_load_1 = load i8 %stack_15_13"   --->   Operation 199 'load' 'stack_15_13_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%stack_15_14_load_1 = load i8 %stack_15_14"   --->   Operation 200 'load' 'stack_15_14_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%stack_15_15_load_1 = load i8 %stack_15_15"   --->   Operation 201 'load' 'stack_15_15_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%stack_15_16_load_1 = load i8 %stack_15_16"   --->   Operation 202 'load' 'stack_15_16_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%stack_15_17_load_1 = load i8 %stack_15_17"   --->   Operation 203 'load' 'stack_15_17_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%stack_15_18_load_1 = load i8 %stack_15_18"   --->   Operation 204 'load' 'stack_15_18_load_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.48ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void, void %.lr.ph36.i.i" [hls/lzw_hls.cpp:102->hls/lzw_hls.cpp:227]   --->   Operation 205 'br' 'br_ln102' <Predicate = (!tmp_19)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 0.86>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%stack_15_2 = phi i8 %stack_15_18_load_1, void %.split9696.i.i, i8 %stack_15_18_load, void"   --->   Operation 206 'phi' 'stack_15_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%stack_14_2 = phi i8 %stack_15_17_load_1, void %.split9696.i.i, i8 %stack_15_17_load, void"   --->   Operation 207 'phi' 'stack_14_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%stack_13_2 = phi i8 %stack_15_16_load_1, void %.split9696.i.i, i8 %stack_15_16_load, void"   --->   Operation 208 'phi' 'stack_13_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%stack_12_2 = phi i8 %stack_15_15_load_1, void %.split9696.i.i, i8 %stack_15_15_load, void"   --->   Operation 209 'phi' 'stack_12_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%stack_11_2 = phi i8 %stack_15_14_load_1, void %.split9696.i.i, i8 %stack_15_14_load, void"   --->   Operation 210 'phi' 'stack_11_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%stack_10_2 = phi i8 %stack_15_13_load_1, void %.split9696.i.i, i8 %stack_15_13_load, void"   --->   Operation 211 'phi' 'stack_10_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%stack_9_2 = phi i8 %stack_15_12_load_1, void %.split9696.i.i, i8 %stack_15_12_load, void"   --->   Operation 212 'phi' 'stack_9_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%stack_8_2 = phi i8 %stack_15_11_load_1, void %.split9696.i.i, i8 %stack_15_11_load, void"   --->   Operation 213 'phi' 'stack_8_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%stack_7_2 = phi i8 %stack_15_10_load_1, void %.split9696.i.i, i8 %stack_15_10_load, void"   --->   Operation 214 'phi' 'stack_7_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%stack_6_2 = phi i8 %stack_15_9_load_1, void %.split9696.i.i, i8 %stack_15_9_load, void"   --->   Operation 215 'phi' 'stack_6_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%stack_5_2 = phi i8 %stack_15_8_load_1, void %.split9696.i.i, i8 %stack_15_8_load, void"   --->   Operation 216 'phi' 'stack_5_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%stack_4_2 = phi i8 %stack_15_7_load_1, void %.split9696.i.i, i8 %stack_15_7_load, void"   --->   Operation 217 'phi' 'stack_4_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%stack_3_2 = phi i8 %stack_15_6_load_1, void %.split9696.i.i, i8 %stack_15_6_load, void"   --->   Operation 218 'phi' 'stack_3_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%stack_2_2 = phi i8 %stack_15_5_load_1, void %.split9696.i.i, i8 %stack_15_5_load, void"   --->   Operation 219 'phi' 'stack_2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%stack_1_2 = phi i8 %stack_15_4_load_1, void %.split9696.i.i, i8 %stack_15_4_load, void"   --->   Operation 220 'phi' 'stack_1_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%stack_0_2 = phi i8 %stack_15_1_load_1, void %.split9696.i.i, i8 %stack_15_1_load, void"   --->   Operation 221 'phi' 'stack_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln109)   --->   "%stack_index_154_i_i = phi i4 %add_ln100_1, void %.split9696.i.i, i4 0, void" [hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227]   --->   Operation 222 'phi' 'stack_index_154_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln109 = add i4 %stack_index_154_i_i, i4 15" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 223 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i4 %add_ln109" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 224 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.48ns)   --->   "%br_ln109 = br void" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 225 'br' 'br_ln109' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%i_6 = phi i64 %add_ln109_1, void %.split6.i.i, i64 %zext_ln109, void %.lr.ph36.i.i" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 226 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i_6, i32 63" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 227 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_20, void %.split6.i.i, void %._crit_edge37.loopexit.i.i.preheader" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 228 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %i_6" [hls/lzw_hls.cpp:111->hls/lzw_hls.cpp:227]   --->   Operation 229 'trunc' 'trunc_ln111' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (1.47ns)   --->   "%add_ln109_1 = add i64 %i_6, i64 18446744073709551615" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 230 'add' 'add_ln109_1' <Predicate = (!tmp_20)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.82>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 231 'specpipeline' 'specpipeline_ln109' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227]   --->   Operation 232 'specloopname' 'specloopname_ln109' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.57ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %stack_0_2, i8 %stack_1_2, i8 %stack_2_2, i8 %stack_3_2, i8 %stack_4_2, i8 %stack_5_2, i8 %stack_6_2, i8 %stack_7_2, i8 %stack_8_2, i8 %stack_9_2, i8 %stack_10_2, i8 %stack_11_2, i8 %stack_12_2, i8 %stack_13_2, i8 %stack_14_2, i8 %stack_15_2, i4 %trunc_ln111" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'mux' 'tmp_7' <Predicate = (!tmp_20)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_stream, i8 %tmp_7" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 234 'write' 'write_ln174' <Predicate = (!tmp_20)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 235 'br' 'br_ln0' <Predicate = (!tmp_20)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.48>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%stack_15_3 = alloca i32 1"   --->   Operation 236 'alloca' 'stack_15_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%stack_14_1 = alloca i32 1"   --->   Operation 237 'alloca' 'stack_14_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%stack_13_3 = alloca i32 1"   --->   Operation 238 'alloca' 'stack_13_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%stack_12_3 = alloca i32 1"   --->   Operation 239 'alloca' 'stack_12_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%stack_11_3 = alloca i32 1"   --->   Operation 240 'alloca' 'stack_11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%stack_10_3 = alloca i32 1"   --->   Operation 241 'alloca' 'stack_10_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%stack_9_3 = alloca i32 1"   --->   Operation 242 'alloca' 'stack_9_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%stack_8_3 = alloca i32 1"   --->   Operation 243 'alloca' 'stack_8_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%stack_7_3 = alloca i32 1"   --->   Operation 244 'alloca' 'stack_7_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%stack_6_3 = alloca i32 1"   --->   Operation 245 'alloca' 'stack_6_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%stack_5_3 = alloca i32 1"   --->   Operation 246 'alloca' 'stack_5_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%stack_4_3 = alloca i32 1"   --->   Operation 247 'alloca' 'stack_4_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%stack_3_3 = alloca i32 1"   --->   Operation 248 'alloca' 'stack_3_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%stack_2_3 = alloca i32 1"   --->   Operation 249 'alloca' 'stack_2_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%table_size = alloca i32 1"   --->   Operation 250 'alloca' 'table_size' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%stack_1_3 = alloca i32 1"   --->   Operation 251 'alloca' 'stack_1_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_1_2, i8 %stack_1_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 252 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 253 [1/1] (0.48ns)   --->   "%store_ln114 = store i32 256, i32 %table_size" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 253 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 254 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_2_2, i8 %stack_2_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 254 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 255 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_3_2, i8 %stack_3_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 255 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 256 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_4_2, i8 %stack_4_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 256 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 257 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_5_2, i8 %stack_5_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 257 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 258 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_6_2, i8 %stack_6_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 258 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 259 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_7_2, i8 %stack_7_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 259 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 260 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_8_2, i8 %stack_8_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 260 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 261 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_9_2, i8 %stack_9_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 261 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 262 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_10_2, i8 %stack_10_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 262 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 263 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_11_2, i8 %stack_11_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 263 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 264 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_12_2, i8 %stack_12_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 264 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 265 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_13_2, i8 %stack_13_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 265 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 266 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_14_2, i8 %stack_14_1" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 266 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 267 [1/1] (0.48ns)   --->   "%store_ln114 = store i8 %stack_15_2, i8 %stack_15_3" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 267 'store' 'store_ln114' <Predicate = true> <Delay = 0.48>
ST_10 : Operation 268 [1/1] (0.48ns)   --->   "%br_ln114 = br void %._crit_edge37.loopexit.i.i" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 268 'br' 'br_ln114' <Predicate = true> <Delay = 0.48>

State 11 <SV = 9> <Delay = 3.69>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%prev_code_2 = phi i32 %tmp_24, void %._crit_edge.loopexit._crit_edge.i.i, i32 %prev_code_1, void %._crit_edge37.loopexit.i.i.preheader"   --->   Operation 269 'phi' 'prev_code_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %i_8, void %._crit_edge.loopexit._crit_edge.i.i, i31 1, void %._crit_edge37.loopexit.i.i.preheader"   --->   Operation 270 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %i_7" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 271 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (1.11ns)   --->   "%icmp_ln114 = icmp_slt  i32 %zext_ln114, i32 %local_output_size_read" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 272 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.exit, void %.split4.i.i" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 273 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%table_size_load = load i32 %table_size" [hls/lzw_hls.cpp:120->hls/lzw_hls.cpp:227]   --->   Operation 274 'load' 'table_size_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 275 'specpipeline' 'specpipeline_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 276 'specloopname' 'specloopname_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (2.25ns)   --->   "%tmp_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %code_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 277 'read' 'tmp_24' <Predicate = (icmp_ln114)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_11 : Operation 278 [1/1] (1.11ns)   --->   "%code_in_table = icmp_slt  i32 %tmp_24, i32 %table_size_load" [hls/lzw_hls.cpp:120->hls/lzw_hls.cpp:227]   --->   Operation 278 'icmp' 'code_in_table' <Predicate = (icmp_ln114)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %prev_code_2" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 279 'trunc' 'empty_63' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%arrayNo304_i_i = zext i2 %empty_63" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 280 'zext' 'arrayNo304_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%newIndex305_i_i = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %prev_code_2, i32 2, i32 8" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 281 'partselect' 'newIndex305_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%newIndex305306_i_i = zext i7 %newIndex305_i_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 282 'zext' 'newIndex305306_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %code_in_table, void, void" [hls/lzw_hls.cpp:124->hls/lzw_hls.cpp:227]   --->   Operation 283 'br' 'br_ln124' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%table_character_0_addr_5 = getelementptr i8 %table_character_0, i64 0, i64 %newIndex305306_i_i" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 284 'getelementptr' 'table_character_0_addr_5' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 0.00>
ST_11 : Operation 285 [2/2] (1.35ns)   --->   "%table_character_0_load_2 = load i7 %table_character_0_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 285 'load' 'table_character_0_load_2' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%table_character_1_addr_5 = getelementptr i8 %table_character_1, i64 0, i64 %newIndex305306_i_i" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 286 'getelementptr' 'table_character_1_addr_5' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 0.00>
ST_11 : Operation 287 [2/2] (1.35ns)   --->   "%table_character_1_load_2 = load i7 %table_character_1_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 287 'load' 'table_character_1_load_2' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%table_character_2_addr_5 = getelementptr i8 %table_character_2, i64 0, i64 %newIndex305306_i_i" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 288 'getelementptr' 'table_character_2_addr_5' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 0.00>
ST_11 : Operation 289 [2/2] (1.35ns)   --->   "%table_character_2_load_2 = load i7 %table_character_2_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 289 'load' 'table_character_2_load_2' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%table_character_3_addr_5 = getelementptr i8 %table_character_3, i64 0, i64 %newIndex305306_i_i" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 290 'getelementptr' 'table_character_3_addr_5' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 0.00>
ST_11 : Operation 291 [2/2] (1.35ns)   --->   "%table_character_3_load_2 = load i7 %table_character_3_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 291 'load' 'table_character_3_load_2' <Predicate = (icmp_ln114 & !code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %tmp_24" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 292 'trunc' 'trunc_ln126' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_24, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 293 'partselect' 'lshr_ln4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i7 %lshr_ln4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 294 'zext' 'zext_ln126_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%table_character_0_addr_4 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 295 'getelementptr' 'table_character_0_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 296 [2/2] (1.35ns)   --->   "%table_character_0_load_1 = load i7 %table_character_0_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 296 'load' 'table_character_0_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%table_character_1_addr_4 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 297 'getelementptr' 'table_character_1_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 298 [2/2] (1.35ns)   --->   "%table_character_1_load_1 = load i7 %table_character_1_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 298 'load' 'table_character_1_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%table_character_2_addr_4 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 299 'getelementptr' 'table_character_2_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 300 [2/2] (1.35ns)   --->   "%table_character_2_load_1 = load i7 %table_character_2_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 300 'load' 'table_character_2_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%table_character_3_addr_4 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 301 'getelementptr' 'table_character_3_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 302 [2/2] (1.35ns)   --->   "%table_character_3_load_1 = load i7 %table_character_3_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 302 'load' 'table_character_3_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_4 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 303 'getelementptr' 'table_prefix_code_0_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 304 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_1 = load i7 %table_prefix_code_0_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 304 'load' 'table_prefix_code_0_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_4 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 305 'getelementptr' 'table_prefix_code_1_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 306 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_1 = load i7 %table_prefix_code_1_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 306 'load' 'table_prefix_code_1_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_4 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 307 'getelementptr' 'table_prefix_code_2_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 308 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_1 = load i7 %table_prefix_code_2_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 308 'load' 'table_prefix_code_2_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_4 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_1" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 309 'getelementptr' 'table_prefix_code_3_addr_4' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 0.00>
ST_11 : Operation 310 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_1 = load i7 %table_prefix_code_3_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 310 'load' 'table_prefix_code_3_load_1' <Predicate = (icmp_ln114 & code_in_table)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 311 'ret' 'ret_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.95>
ST_12 : Operation 312 [1/2] (1.35ns)   --->   "%table_character_0_load_2 = load i7 %table_character_0_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 312 'load' 'table_character_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 313 [1/2] (1.35ns)   --->   "%table_character_1_load_2 = load i7 %table_character_1_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 313 'load' 'table_character_1_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 314 [1/2] (1.35ns)   --->   "%table_character_2_load_2 = load i7 %table_character_2_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 314 'load' 'table_character_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 315 [1/2] (1.35ns)   --->   "%table_character_3_load_2 = load i7 %table_character_3_addr_5" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 315 'load' 'table_character_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 316 [1/1] (0.60ns)   --->   "%stack_0_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_2, i8 %table_character_1_load_2, i8 %table_character_2_load_2, i8 %table_character_3_load_2, i32 %arrayNo304_i_i" [hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227]   --->   Operation 316 'mux' 'stack_0_5' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.split.1.i.i"   --->   Operation 317 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 13 <SV = 10> <Delay = 3.63>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i2 %trunc_ln126" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 318 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/2] (1.35ns)   --->   "%table_character_0_load_1 = load i7 %table_character_0_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 319 'load' 'table_character_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 320 [1/2] (1.35ns)   --->   "%table_character_1_load_1 = load i7 %table_character_1_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 320 'load' 'table_character_1_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 321 [1/2] (1.35ns)   --->   "%table_character_2_load_1 = load i7 %table_character_2_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 321 'load' 'table_character_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 322 [1/2] (1.35ns)   --->   "%table_character_3_load_1 = load i7 %table_character_3_addr_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 322 'load' 'table_character_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 323 [1/1] (0.60ns)   --->   "%stack_0 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_1, i8 %table_character_1_load_1, i8 %table_character_2_load_1, i8 %table_character_3_load_1, i32 %zext_ln126" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 323 'mux' 'stack_0' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_1 = load i7 %table_prefix_code_0_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 324 'load' 'table_prefix_code_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 325 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_1 = load i7 %table_prefix_code_1_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 325 'load' 'table_prefix_code_1_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 326 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_1 = load i7 %table_prefix_code_2_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 326 'load' 'table_prefix_code_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 327 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_1 = load i7 %table_prefix_code_3_addr_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 327 'load' 'table_prefix_code_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 328 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_1, i32 %table_prefix_code_1_load_1, i32 %table_prefix_code_2_load_1, i32 %table_prefix_code_3_load_1, i32 %zext_ln126" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 328 'mux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (1.11ns)   --->   "%icmp_ln128 = icmp_eq  i32 %tmp, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 329 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.57ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.split.1.i.i, void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 330 'br' 'br_ln128' <Predicate = true> <Delay = 0.57>

State 14 <SV = 11> <Delay = 1.35>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%stack_0_3 = phi i8 %stack_0, void, i8 %stack_0_5, void"   --->   Operation 331 'phi' 'stack_0_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%temp_code_1_0_i_i_in = phi i32 %tmp, void, i32 %prev_code_2, void"   --->   Operation 332 'phi' 'temp_code_1_0_i_i_in' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i32 %temp_code_1_0_i_i_in" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 333 'trunc' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln126_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %temp_code_1_0_i_i_in, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 334 'partselect' 'lshr_ln126_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i7 %lshr_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 335 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%table_character_0_addr_6 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 336 'getelementptr' 'table_character_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [2/2] (1.35ns)   --->   "%table_character_0_load_3 = load i7 %table_character_0_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 337 'load' 'table_character_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%table_character_1_addr_6 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 338 'getelementptr' 'table_character_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [2/2] (1.35ns)   --->   "%table_character_1_load_3 = load i7 %table_character_1_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 339 'load' 'table_character_1_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%table_character_2_addr_6 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 340 'getelementptr' 'table_character_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [2/2] (1.35ns)   --->   "%table_character_2_load_3 = load i7 %table_character_2_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 341 'load' 'table_character_2_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%table_character_3_addr_6 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 342 'getelementptr' 'table_character_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [2/2] (1.35ns)   --->   "%table_character_3_load_3 = load i7 %table_character_3_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 343 'load' 'table_character_3_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_5 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 344 'getelementptr' 'table_prefix_code_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_2 = load i7 %table_prefix_code_0_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 345 'load' 'table_prefix_code_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_5 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 346 'getelementptr' 'table_prefix_code_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_2 = load i7 %table_prefix_code_1_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 347 'load' 'table_prefix_code_1_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_5 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 348 'getelementptr' 'table_prefix_code_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_2 = load i7 %table_prefix_code_2_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 349 'load' 'table_prefix_code_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_5 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_3" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 350 'getelementptr' 'table_prefix_code_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_2 = load i7 %table_prefix_code_3_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 351 'load' 'table_prefix_code_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>

State 15 <SV = 12> <Delay = 3.55>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i2 %trunc_ln126_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 352 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 353 [1/2] (1.35ns)   --->   "%table_character_0_load_3 = load i7 %table_character_0_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 353 'load' 'table_character_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 354 [1/2] (1.35ns)   --->   "%table_character_1_load_3 = load i7 %table_character_1_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 354 'load' 'table_character_1_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 355 [1/2] (1.35ns)   --->   "%table_character_2_load_3 = load i7 %table_character_2_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 355 'load' 'table_character_2_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 356 [1/2] (1.35ns)   --->   "%table_character_3_load_3 = load i7 %table_character_3_addr_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 356 'load' 'table_character_3_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 357 [1/1] (0.60ns)   --->   "%stack_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_3, i8 %table_character_1_load_3, i8 %table_character_2_load_3, i8 %table_character_3_load_3, i32 %zext_ln126_2" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 357 'mux' 'stack_1' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_2 = load i7 %table_prefix_code_0_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 358 'load' 'table_prefix_code_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 359 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_2 = load i7 %table_prefix_code_1_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 359 'load' 'table_prefix_code_1_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 360 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_2 = load i7 %table_prefix_code_2_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 360 'load' 'table_prefix_code_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 361 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_2 = load i7 %table_prefix_code_3_addr_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 361 'load' 'table_prefix_code_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 362 [1/1] (0.60ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_2, i32 %table_prefix_code_1_load_2, i32 %table_prefix_code_2_load_2, i32 %table_prefix_code_3_load_2, i32 %zext_ln126_2" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 362 'mux' 'tmp_s' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [1/1] (1.11ns)   --->   "%icmp_ln128_1 = icmp_eq  i32 %tmp_s, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 363 'icmp' 'icmp_ln128_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_1, void %.split.2.i.i, void %.split.1.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 364 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i32 %tmp_s" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 365 'trunc' 'trunc_ln126_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%lshr_ln126_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_s, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 366 'partselect' 'lshr_ln126_2' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i7 %lshr_ln126_2" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 367 'zext' 'zext_ln126_5' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%table_character_0_addr_7 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 368 'getelementptr' 'table_character_0_addr_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 369 [2/2] (1.35ns)   --->   "%table_character_0_load_4 = load i7 %table_character_0_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 369 'load' 'table_character_0_load_4' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%table_character_1_addr_7 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 370 'getelementptr' 'table_character_1_addr_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 371 [2/2] (1.35ns)   --->   "%table_character_1_load_4 = load i7 %table_character_1_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 371 'load' 'table_character_1_load_4' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%table_character_2_addr_7 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 372 'getelementptr' 'table_character_2_addr_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 373 [2/2] (1.35ns)   --->   "%table_character_2_load_4 = load i7 %table_character_2_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 373 'load' 'table_character_2_load_4' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%table_character_3_addr_7 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 374 'getelementptr' 'table_character_3_addr_7' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 375 [2/2] (1.35ns)   --->   "%table_character_3_load_4 = load i7 %table_character_3_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 375 'load' 'table_character_3_load_4' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_6 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 376 'getelementptr' 'table_prefix_code_0_addr_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 377 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_3 = load i7 %table_prefix_code_0_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 377 'load' 'table_prefix_code_0_load_3' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_6 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 378 'getelementptr' 'table_prefix_code_1_addr_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 379 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_3 = load i7 %table_prefix_code_1_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 379 'load' 'table_prefix_code_1_load_3' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_6 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 380 'getelementptr' 'table_prefix_code_2_addr_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 381 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_3 = load i7 %table_prefix_code_2_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 381 'load' 'table_prefix_code_2_load_3' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_6 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_5" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 382 'getelementptr' 'table_prefix_code_3_addr_6' <Predicate = (!icmp_ln128_1)> <Delay = 0.00>
ST_15 : Operation 383 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_3 = load i7 %table_prefix_code_3_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 383 'load' 'table_prefix_code_3_load_3' <Predicate = (!icmp_ln128_1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 384 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 384 'store' 'store_ln128' <Predicate = (icmp_ln128_1)> <Delay = 0.48>
ST_15 : Operation 385 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 385 'br' 'br_ln128' <Predicate = (icmp_ln128_1)> <Delay = 0.57>

State 16 <SV = 13> <Delay = 3.55>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i2 %trunc_ln126_2" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 386 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [1/2] (1.35ns)   --->   "%table_character_0_load_4 = load i7 %table_character_0_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 387 'load' 'table_character_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 388 [1/2] (1.35ns)   --->   "%table_character_1_load_4 = load i7 %table_character_1_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 388 'load' 'table_character_1_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 389 [1/2] (1.35ns)   --->   "%table_character_2_load_4 = load i7 %table_character_2_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 389 'load' 'table_character_2_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 390 [1/2] (1.35ns)   --->   "%table_character_3_load_4 = load i7 %table_character_3_addr_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 390 'load' 'table_character_3_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 391 [1/1] (0.60ns)   --->   "%stack_2 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_4, i8 %table_character_1_load_4, i8 %table_character_2_load_4, i8 %table_character_3_load_4, i32 %zext_ln126_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 391 'mux' 'stack_2' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 392 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_3 = load i7 %table_prefix_code_0_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 392 'load' 'table_prefix_code_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 393 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_3 = load i7 %table_prefix_code_1_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 393 'load' 'table_prefix_code_1_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 394 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_3 = load i7 %table_prefix_code_2_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 394 'load' 'table_prefix_code_2_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 395 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_3 = load i7 %table_prefix_code_3_addr_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 395 'load' 'table_prefix_code_3_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 396 [1/1] (0.60ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_3, i32 %table_prefix_code_1_load_3, i32 %table_prefix_code_2_load_3, i32 %table_prefix_code_3_load_3, i32 %zext_ln126_4" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 396 'mux' 'tmp_1' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [1/1] (1.11ns)   --->   "%icmp_ln128_2 = icmp_eq  i32 %tmp_1, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 397 'icmp' 'icmp_ln128_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_2, void %.split.3.i.i, void %.split.2.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 398 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = trunc i32 %tmp_1" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 399 'trunc' 'trunc_ln126_3' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%lshr_ln126_3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_1, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 400 'partselect' 'lshr_ln126_3' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i7 %lshr_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 401 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%table_character_0_addr_8 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 402 'getelementptr' 'table_character_0_addr_8' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 403 [2/2] (1.35ns)   --->   "%table_character_0_load_5 = load i7 %table_character_0_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 403 'load' 'table_character_0_load_5' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%table_character_1_addr_8 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 404 'getelementptr' 'table_character_1_addr_8' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 405 [2/2] (1.35ns)   --->   "%table_character_1_load_5 = load i7 %table_character_1_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 405 'load' 'table_character_1_load_5' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%table_character_2_addr_8 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 406 'getelementptr' 'table_character_2_addr_8' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 407 [2/2] (1.35ns)   --->   "%table_character_2_load_5 = load i7 %table_character_2_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 407 'load' 'table_character_2_load_5' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%table_character_3_addr_8 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 408 'getelementptr' 'table_character_3_addr_8' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 409 [2/2] (1.35ns)   --->   "%table_character_3_load_5 = load i7 %table_character_3_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 409 'load' 'table_character_3_load_5' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_7 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 410 'getelementptr' 'table_prefix_code_0_addr_7' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 411 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_4 = load i7 %table_prefix_code_0_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 411 'load' 'table_prefix_code_0_load_4' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_7 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 412 'getelementptr' 'table_prefix_code_1_addr_7' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 413 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_4 = load i7 %table_prefix_code_1_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 413 'load' 'table_prefix_code_1_load_4' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_7 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 414 'getelementptr' 'table_prefix_code_2_addr_7' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 415 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_4 = load i7 %table_prefix_code_2_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 415 'load' 'table_prefix_code_2_load_4' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_7 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 416 'getelementptr' 'table_prefix_code_3_addr_7' <Predicate = (!icmp_ln128_2)> <Delay = 0.00>
ST_16 : Operation 417 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_4 = load i7 %table_prefix_code_3_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 417 'load' 'table_prefix_code_3_load_4' <Predicate = (!icmp_ln128_2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 418 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 418 'store' 'store_ln128' <Predicate = (icmp_ln128_2)> <Delay = 0.48>
ST_16 : Operation 419 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 419 'store' 'store_ln128' <Predicate = (icmp_ln128_2)> <Delay = 0.48>
ST_16 : Operation 420 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 420 'br' 'br_ln128' <Predicate = (icmp_ln128_2)> <Delay = 0.57>

State 17 <SV = 14> <Delay = 3.55>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i2 %trunc_ln126_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 421 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 422 [1/2] (1.35ns)   --->   "%table_character_0_load_5 = load i7 %table_character_0_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 422 'load' 'table_character_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 423 [1/2] (1.35ns)   --->   "%table_character_1_load_5 = load i7 %table_character_1_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 423 'load' 'table_character_1_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 424 [1/2] (1.35ns)   --->   "%table_character_2_load_5 = load i7 %table_character_2_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 424 'load' 'table_character_2_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 425 [1/2] (1.35ns)   --->   "%table_character_3_load_5 = load i7 %table_character_3_addr_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 425 'load' 'table_character_3_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 426 [1/1] (0.60ns)   --->   "%stack_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_5, i8 %table_character_1_load_5, i8 %table_character_2_load_5, i8 %table_character_3_load_5, i32 %zext_ln126_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 426 'mux' 'stack_3' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_4 = load i7 %table_prefix_code_0_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 427 'load' 'table_prefix_code_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 428 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_4 = load i7 %table_prefix_code_1_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 428 'load' 'table_prefix_code_1_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 429 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_4 = load i7 %table_prefix_code_2_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 429 'load' 'table_prefix_code_2_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 430 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_4 = load i7 %table_prefix_code_3_addr_7" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 430 'load' 'table_prefix_code_3_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 431 [1/1] (0.60ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_4, i32 %table_prefix_code_1_load_4, i32 %table_prefix_code_2_load_4, i32 %table_prefix_code_3_load_4, i32 %zext_ln126_6" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 431 'mux' 'tmp_2' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/1] (1.11ns)   --->   "%icmp_ln128_3 = icmp_eq  i32 %tmp_2, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 432 'icmp' 'icmp_ln128_3' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_3, void %.split.4.i.i, void %.split.3.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 433 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = trunc i32 %tmp_2" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 434 'trunc' 'trunc_ln126_4' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%lshr_ln126_4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_2, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 435 'partselect' 'lshr_ln126_4' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i7 %lshr_ln126_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 436 'zext' 'zext_ln126_9' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%table_character_0_addr_9 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 437 'getelementptr' 'table_character_0_addr_9' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 438 [2/2] (1.35ns)   --->   "%table_character_0_load_6 = load i7 %table_character_0_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 438 'load' 'table_character_0_load_6' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%table_character_1_addr_9 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 439 'getelementptr' 'table_character_1_addr_9' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 440 [2/2] (1.35ns)   --->   "%table_character_1_load_6 = load i7 %table_character_1_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 440 'load' 'table_character_1_load_6' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%table_character_2_addr_9 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 441 'getelementptr' 'table_character_2_addr_9' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 442 [2/2] (1.35ns)   --->   "%table_character_2_load_6 = load i7 %table_character_2_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 442 'load' 'table_character_2_load_6' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 443 [1/1] (0.00ns)   --->   "%table_character_3_addr_9 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 443 'getelementptr' 'table_character_3_addr_9' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 444 [2/2] (1.35ns)   --->   "%table_character_3_load_6 = load i7 %table_character_3_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 444 'load' 'table_character_3_load_6' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_8 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 445 'getelementptr' 'table_prefix_code_0_addr_8' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 446 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_5 = load i7 %table_prefix_code_0_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 446 'load' 'table_prefix_code_0_load_5' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_8 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 447 'getelementptr' 'table_prefix_code_1_addr_8' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 448 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_5 = load i7 %table_prefix_code_1_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 448 'load' 'table_prefix_code_1_load_5' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_8 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 449 'getelementptr' 'table_prefix_code_2_addr_8' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 450 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_5 = load i7 %table_prefix_code_2_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 450 'load' 'table_prefix_code_2_load_5' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 451 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_8 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 451 'getelementptr' 'table_prefix_code_3_addr_8' <Predicate = (!icmp_ln128_3)> <Delay = 0.00>
ST_17 : Operation 452 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_5 = load i7 %table_prefix_code_3_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 452 'load' 'table_prefix_code_3_load_5' <Predicate = (!icmp_ln128_3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 453 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 453 'store' 'store_ln128' <Predicate = (icmp_ln128_3)> <Delay = 0.48>
ST_17 : Operation 454 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 454 'store' 'store_ln128' <Predicate = (icmp_ln128_3)> <Delay = 0.48>
ST_17 : Operation 455 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 455 'store' 'store_ln128' <Predicate = (icmp_ln128_3)> <Delay = 0.48>
ST_17 : Operation 456 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 456 'br' 'br_ln128' <Predicate = (icmp_ln128_3)> <Delay = 0.57>

State 18 <SV = 15> <Delay = 3.55>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i2 %trunc_ln126_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 457 'zext' 'zext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 458 [1/2] (1.35ns)   --->   "%table_character_0_load_6 = load i7 %table_character_0_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 458 'load' 'table_character_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 459 [1/2] (1.35ns)   --->   "%table_character_1_load_6 = load i7 %table_character_1_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 459 'load' 'table_character_1_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 460 [1/2] (1.35ns)   --->   "%table_character_2_load_6 = load i7 %table_character_2_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 460 'load' 'table_character_2_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 461 [1/2] (1.35ns)   --->   "%table_character_3_load_6 = load i7 %table_character_3_addr_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 461 'load' 'table_character_3_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 462 [1/1] (0.60ns)   --->   "%stack_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_6, i8 %table_character_1_load_6, i8 %table_character_2_load_6, i8 %table_character_3_load_6, i32 %zext_ln126_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 462 'mux' 'stack_4' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 463 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_5 = load i7 %table_prefix_code_0_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 463 'load' 'table_prefix_code_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 464 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_5 = load i7 %table_prefix_code_1_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 464 'load' 'table_prefix_code_1_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 465 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_5 = load i7 %table_prefix_code_2_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 465 'load' 'table_prefix_code_2_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 466 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_5 = load i7 %table_prefix_code_3_addr_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 466 'load' 'table_prefix_code_3_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 467 [1/1] (0.60ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_5, i32 %table_prefix_code_1_load_5, i32 %table_prefix_code_2_load_5, i32 %table_prefix_code_3_load_5, i32 %zext_ln126_8" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 467 'mux' 'tmp_3' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [1/1] (1.11ns)   --->   "%icmp_ln128_4 = icmp_eq  i32 %tmp_3, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 468 'icmp' 'icmp_ln128_4' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_4, void %.split.5.i.i, void %.split.4.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 469 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = trunc i32 %tmp_3" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 470 'trunc' 'trunc_ln126_5' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%lshr_ln126_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_3, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 471 'partselect' 'lshr_ln126_5' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i7 %lshr_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 472 'zext' 'zext_ln126_11' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%table_character_0_addr_10 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 473 'getelementptr' 'table_character_0_addr_10' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 474 [2/2] (1.35ns)   --->   "%table_character_0_load_7 = load i7 %table_character_0_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 474 'load' 'table_character_0_load_7' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%table_character_1_addr_10 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 475 'getelementptr' 'table_character_1_addr_10' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 476 [2/2] (1.35ns)   --->   "%table_character_1_load_7 = load i7 %table_character_1_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 476 'load' 'table_character_1_load_7' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%table_character_2_addr_10 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 477 'getelementptr' 'table_character_2_addr_10' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 478 [2/2] (1.35ns)   --->   "%table_character_2_load_7 = load i7 %table_character_2_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 478 'load' 'table_character_2_load_7' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%table_character_3_addr_10 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 479 'getelementptr' 'table_character_3_addr_10' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 480 [2/2] (1.35ns)   --->   "%table_character_3_load_7 = load i7 %table_character_3_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 480 'load' 'table_character_3_load_7' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_9 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 481 'getelementptr' 'table_prefix_code_0_addr_9' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 482 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_6 = load i7 %table_prefix_code_0_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 482 'load' 'table_prefix_code_0_load_6' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_9 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 483 'getelementptr' 'table_prefix_code_1_addr_9' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 484 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_6 = load i7 %table_prefix_code_1_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 484 'load' 'table_prefix_code_1_load_6' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_9 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 485 'getelementptr' 'table_prefix_code_2_addr_9' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 486 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_6 = load i7 %table_prefix_code_2_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 486 'load' 'table_prefix_code_2_load_6' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_9 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 487 'getelementptr' 'table_prefix_code_3_addr_9' <Predicate = (!icmp_ln128_4)> <Delay = 0.00>
ST_18 : Operation 488 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_6 = load i7 %table_prefix_code_3_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 488 'load' 'table_prefix_code_3_load_6' <Predicate = (!icmp_ln128_4)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 489 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 489 'store' 'store_ln128' <Predicate = (icmp_ln128_4)> <Delay = 0.48>
ST_18 : Operation 490 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 490 'store' 'store_ln128' <Predicate = (icmp_ln128_4)> <Delay = 0.48>
ST_18 : Operation 491 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 491 'store' 'store_ln128' <Predicate = (icmp_ln128_4)> <Delay = 0.48>
ST_18 : Operation 492 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 492 'store' 'store_ln128' <Predicate = (icmp_ln128_4)> <Delay = 0.48>
ST_18 : Operation 493 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 493 'br' 'br_ln128' <Predicate = (icmp_ln128_4)> <Delay = 0.57>

State 19 <SV = 16> <Delay = 3.55>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i2 %trunc_ln126_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 494 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 495 [1/2] (1.35ns)   --->   "%table_character_0_load_7 = load i7 %table_character_0_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 495 'load' 'table_character_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 496 [1/2] (1.35ns)   --->   "%table_character_1_load_7 = load i7 %table_character_1_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 496 'load' 'table_character_1_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 497 [1/2] (1.35ns)   --->   "%table_character_2_load_7 = load i7 %table_character_2_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 497 'load' 'table_character_2_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 498 [1/2] (1.35ns)   --->   "%table_character_3_load_7 = load i7 %table_character_3_addr_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 498 'load' 'table_character_3_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 499 [1/1] (0.60ns)   --->   "%stack_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_7, i8 %table_character_1_load_7, i8 %table_character_2_load_7, i8 %table_character_3_load_7, i32 %zext_ln126_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 499 'mux' 'stack_5' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_6 = load i7 %table_prefix_code_0_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 500 'load' 'table_prefix_code_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 501 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_6 = load i7 %table_prefix_code_1_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 501 'load' 'table_prefix_code_1_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 502 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_6 = load i7 %table_prefix_code_2_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 502 'load' 'table_prefix_code_2_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 503 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_6 = load i7 %table_prefix_code_3_addr_9" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 503 'load' 'table_prefix_code_3_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 504 [1/1] (0.60ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_6, i32 %table_prefix_code_1_load_6, i32 %table_prefix_code_2_load_6, i32 %table_prefix_code_3_load_6, i32 %zext_ln126_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 504 'mux' 'tmp_4' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 505 [1/1] (1.11ns)   --->   "%icmp_ln128_5 = icmp_eq  i32 %tmp_4, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 505 'icmp' 'icmp_ln128_5' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_5, void %.split.6.i.i, void %.split.5.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 506 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i32 %tmp_4" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 507 'trunc' 'trunc_ln126_6' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "%lshr_ln126_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_4, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 508 'partselect' 'lshr_ln126_6' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i7 %lshr_ln126_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 509 'zext' 'zext_ln126_13' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%table_character_0_addr_11 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 510 'getelementptr' 'table_character_0_addr_11' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 511 [2/2] (1.35ns)   --->   "%table_character_0_load_8 = load i7 %table_character_0_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 511 'load' 'table_character_0_load_8' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "%table_character_1_addr_11 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 512 'getelementptr' 'table_character_1_addr_11' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 513 [2/2] (1.35ns)   --->   "%table_character_1_load_8 = load i7 %table_character_1_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 513 'load' 'table_character_1_load_8' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 514 [1/1] (0.00ns)   --->   "%table_character_2_addr_11 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 514 'getelementptr' 'table_character_2_addr_11' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 515 [2/2] (1.35ns)   --->   "%table_character_2_load_8 = load i7 %table_character_2_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 515 'load' 'table_character_2_load_8' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 516 [1/1] (0.00ns)   --->   "%table_character_3_addr_11 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 516 'getelementptr' 'table_character_3_addr_11' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 517 [2/2] (1.35ns)   --->   "%table_character_3_load_8 = load i7 %table_character_3_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 517 'load' 'table_character_3_load_8' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 518 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_10 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 518 'getelementptr' 'table_prefix_code_0_addr_10' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 519 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_7 = load i7 %table_prefix_code_0_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 519 'load' 'table_prefix_code_0_load_7' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 520 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_10 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 520 'getelementptr' 'table_prefix_code_1_addr_10' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 521 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_7 = load i7 %table_prefix_code_1_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 521 'load' 'table_prefix_code_1_load_7' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 522 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_10 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 522 'getelementptr' 'table_prefix_code_2_addr_10' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 523 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_7 = load i7 %table_prefix_code_2_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 523 'load' 'table_prefix_code_2_load_7' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 524 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_10 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 524 'getelementptr' 'table_prefix_code_3_addr_10' <Predicate = (!icmp_ln128_5)> <Delay = 0.00>
ST_19 : Operation 525 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_7 = load i7 %table_prefix_code_3_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 525 'load' 'table_prefix_code_3_load_7' <Predicate = (!icmp_ln128_5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 526 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 526 'store' 'store_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.48>
ST_19 : Operation 527 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 527 'store' 'store_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.48>
ST_19 : Operation 528 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 528 'store' 'store_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.48>
ST_19 : Operation 529 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 529 'store' 'store_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.48>
ST_19 : Operation 530 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 530 'store' 'store_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.48>
ST_19 : Operation 531 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 531 'br' 'br_ln128' <Predicate = (icmp_ln128_5)> <Delay = 0.57>

State 20 <SV = 17> <Delay = 3.55>
ST_20 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i2 %trunc_ln126_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 532 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 533 [1/2] (1.35ns)   --->   "%table_character_0_load_8 = load i7 %table_character_0_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 533 'load' 'table_character_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 534 [1/2] (1.35ns)   --->   "%table_character_1_load_8 = load i7 %table_character_1_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 534 'load' 'table_character_1_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 535 [1/2] (1.35ns)   --->   "%table_character_2_load_8 = load i7 %table_character_2_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 535 'load' 'table_character_2_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 536 [1/2] (1.35ns)   --->   "%table_character_3_load_8 = load i7 %table_character_3_addr_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 536 'load' 'table_character_3_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 537 [1/1] (0.60ns)   --->   "%stack_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_8, i8 %table_character_1_load_8, i8 %table_character_2_load_8, i8 %table_character_3_load_8, i32 %zext_ln126_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 537 'mux' 'stack_6' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 538 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_7 = load i7 %table_prefix_code_0_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 538 'load' 'table_prefix_code_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 539 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_7 = load i7 %table_prefix_code_1_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 539 'load' 'table_prefix_code_1_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 540 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_7 = load i7 %table_prefix_code_2_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 540 'load' 'table_prefix_code_2_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 541 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_7 = load i7 %table_prefix_code_3_addr_10" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 541 'load' 'table_prefix_code_3_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 542 [1/1] (0.60ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_7, i32 %table_prefix_code_1_load_7, i32 %table_prefix_code_2_load_7, i32 %table_prefix_code_3_load_7, i32 %zext_ln126_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 542 'mux' 'tmp_5' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 543 [1/1] (1.11ns)   --->   "%icmp_ln128_6 = icmp_eq  i32 %tmp_5, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 543 'icmp' 'icmp_ln128_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_6, void %.split.7.i.i, void %.split.6.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 544 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i32 %tmp_5" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 545 'trunc' 'trunc_ln126_7' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 546 [1/1] (0.00ns)   --->   "%lshr_ln126_7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_5, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 546 'partselect' 'lshr_ln126_7' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln126_15 = zext i7 %lshr_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 547 'zext' 'zext_ln126_15' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 548 [1/1] (0.00ns)   --->   "%table_character_0_addr_12 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 548 'getelementptr' 'table_character_0_addr_12' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 549 [2/2] (1.35ns)   --->   "%table_character_0_load_9 = load i7 %table_character_0_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 549 'load' 'table_character_0_load_9' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 550 [1/1] (0.00ns)   --->   "%table_character_1_addr_12 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 550 'getelementptr' 'table_character_1_addr_12' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 551 [2/2] (1.35ns)   --->   "%table_character_1_load_9 = load i7 %table_character_1_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 551 'load' 'table_character_1_load_9' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%table_character_2_addr_12 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 552 'getelementptr' 'table_character_2_addr_12' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 553 [2/2] (1.35ns)   --->   "%table_character_2_load_9 = load i7 %table_character_2_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 553 'load' 'table_character_2_load_9' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 554 [1/1] (0.00ns)   --->   "%table_character_3_addr_12 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 554 'getelementptr' 'table_character_3_addr_12' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 555 [2/2] (1.35ns)   --->   "%table_character_3_load_9 = load i7 %table_character_3_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 555 'load' 'table_character_3_load_9' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 556 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_11 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 556 'getelementptr' 'table_prefix_code_0_addr_11' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 557 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_8 = load i7 %table_prefix_code_0_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 557 'load' 'table_prefix_code_0_load_8' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 558 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_11 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 558 'getelementptr' 'table_prefix_code_1_addr_11' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 559 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_8 = load i7 %table_prefix_code_1_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 559 'load' 'table_prefix_code_1_load_8' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 560 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_11 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 560 'getelementptr' 'table_prefix_code_2_addr_11' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 561 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_8 = load i7 %table_prefix_code_2_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 561 'load' 'table_prefix_code_2_load_8' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_11 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 562 'getelementptr' 'table_prefix_code_3_addr_11' <Predicate = (!icmp_ln128_6)> <Delay = 0.00>
ST_20 : Operation 563 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_8 = load i7 %table_prefix_code_3_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 563 'load' 'table_prefix_code_3_load_8' <Predicate = (!icmp_ln128_6)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 564 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 564 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 565 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 565 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 566 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 566 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 567 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 567 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 568 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 568 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 569 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 569 'store' 'store_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.48>
ST_20 : Operation 570 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 570 'br' 'br_ln128' <Predicate = (icmp_ln128_6)> <Delay = 0.57>

State 21 <SV = 18> <Delay = 3.55>
ST_21 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i2 %trunc_ln126_7" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 571 'zext' 'zext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 572 [1/2] (1.35ns)   --->   "%table_character_0_load_9 = load i7 %table_character_0_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 572 'load' 'table_character_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 573 [1/2] (1.35ns)   --->   "%table_character_1_load_9 = load i7 %table_character_1_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 573 'load' 'table_character_1_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 574 [1/2] (1.35ns)   --->   "%table_character_2_load_9 = load i7 %table_character_2_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 574 'load' 'table_character_2_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 575 [1/2] (1.35ns)   --->   "%table_character_3_load_9 = load i7 %table_character_3_addr_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 575 'load' 'table_character_3_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 576 [1/1] (0.60ns)   --->   "%stack_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_9, i8 %table_character_1_load_9, i8 %table_character_2_load_9, i8 %table_character_3_load_9, i32 %zext_ln126_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 576 'mux' 'stack_7' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 577 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_8 = load i7 %table_prefix_code_0_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 577 'load' 'table_prefix_code_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 578 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_8 = load i7 %table_prefix_code_1_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 578 'load' 'table_prefix_code_1_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 579 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_8 = load i7 %table_prefix_code_2_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 579 'load' 'table_prefix_code_2_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 580 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_8 = load i7 %table_prefix_code_3_addr_11" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 580 'load' 'table_prefix_code_3_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 581 [1/1] (0.60ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_8, i32 %table_prefix_code_1_load_8, i32 %table_prefix_code_2_load_8, i32 %table_prefix_code_3_load_8, i32 %zext_ln126_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 581 'mux' 'tmp_6' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 582 [1/1] (1.11ns)   --->   "%icmp_ln128_7 = icmp_eq  i32 %tmp_6, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 582 'icmp' 'icmp_ln128_7' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_7, void %.split.8.i.i, void %.split.7.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 583 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = trunc i32 %tmp_6" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 584 'trunc' 'trunc_ln126_8' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 585 [1/1] (0.00ns)   --->   "%lshr_ln126_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_6, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 585 'partselect' 'lshr_ln126_8' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln126_17 = zext i7 %lshr_ln126_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 586 'zext' 'zext_ln126_17' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 587 [1/1] (0.00ns)   --->   "%table_character_0_addr_13 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 587 'getelementptr' 'table_character_0_addr_13' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 588 [2/2] (1.35ns)   --->   "%table_character_0_load_10 = load i7 %table_character_0_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 588 'load' 'table_character_0_load_10' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 589 [1/1] (0.00ns)   --->   "%table_character_1_addr_13 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 589 'getelementptr' 'table_character_1_addr_13' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 590 [2/2] (1.35ns)   --->   "%table_character_1_load_10 = load i7 %table_character_1_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 590 'load' 'table_character_1_load_10' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 591 [1/1] (0.00ns)   --->   "%table_character_2_addr_13 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 591 'getelementptr' 'table_character_2_addr_13' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 592 [2/2] (1.35ns)   --->   "%table_character_2_load_10 = load i7 %table_character_2_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 592 'load' 'table_character_2_load_10' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 593 [1/1] (0.00ns)   --->   "%table_character_3_addr_13 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 593 'getelementptr' 'table_character_3_addr_13' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 594 [2/2] (1.35ns)   --->   "%table_character_3_load_10 = load i7 %table_character_3_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 594 'load' 'table_character_3_load_10' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 595 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_12 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 595 'getelementptr' 'table_prefix_code_0_addr_12' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 596 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_9 = load i7 %table_prefix_code_0_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 596 'load' 'table_prefix_code_0_load_9' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 597 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_12 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 597 'getelementptr' 'table_prefix_code_1_addr_12' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 598 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_9 = load i7 %table_prefix_code_1_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 598 'load' 'table_prefix_code_1_load_9' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_12 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 599 'getelementptr' 'table_prefix_code_2_addr_12' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 600 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_9 = load i7 %table_prefix_code_2_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 600 'load' 'table_prefix_code_2_load_9' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 601 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_12 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 601 'getelementptr' 'table_prefix_code_3_addr_12' <Predicate = (!icmp_ln128_7)> <Delay = 0.00>
ST_21 : Operation 602 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_9 = load i7 %table_prefix_code_3_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 602 'load' 'table_prefix_code_3_load_9' <Predicate = (!icmp_ln128_7)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_21 : Operation 603 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 603 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 604 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 604 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 605 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 605 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 606 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 606 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 607 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 607 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 608 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 608 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 609 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 609 'store' 'store_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.48>
ST_21 : Operation 610 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 610 'br' 'br_ln128' <Predicate = (icmp_ln128_7)> <Delay = 0.57>

State 22 <SV = 19> <Delay = 3.55>
ST_22 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln126_16 = zext i2 %trunc_ln126_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 611 'zext' 'zext_ln126_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 612 [1/2] (1.35ns)   --->   "%table_character_0_load_10 = load i7 %table_character_0_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 612 'load' 'table_character_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 613 [1/2] (1.35ns)   --->   "%table_character_1_load_10 = load i7 %table_character_1_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 613 'load' 'table_character_1_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 614 [1/2] (1.35ns)   --->   "%table_character_2_load_10 = load i7 %table_character_2_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 614 'load' 'table_character_2_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 615 [1/2] (1.35ns)   --->   "%table_character_3_load_10 = load i7 %table_character_3_addr_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 615 'load' 'table_character_3_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 616 [1/1] (0.60ns)   --->   "%stack_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_10, i8 %table_character_1_load_10, i8 %table_character_2_load_10, i8 %table_character_3_load_10, i32 %zext_ln126_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 616 'mux' 'stack_8' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 617 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_9 = load i7 %table_prefix_code_0_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 617 'load' 'table_prefix_code_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 618 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_9 = load i7 %table_prefix_code_1_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 618 'load' 'table_prefix_code_1_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 619 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_9 = load i7 %table_prefix_code_2_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 619 'load' 'table_prefix_code_2_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 620 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_9 = load i7 %table_prefix_code_3_addr_12" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 620 'load' 'table_prefix_code_3_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 621 [1/1] (0.60ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_9, i32 %table_prefix_code_1_load_9, i32 %table_prefix_code_2_load_9, i32 %table_prefix_code_3_load_9, i32 %zext_ln126_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 621 'mux' 'tmp_8' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 622 [1/1] (1.11ns)   --->   "%icmp_ln128_8 = icmp_eq  i32 %tmp_8, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 622 'icmp' 'icmp_ln128_8' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_8, void %.split.9.i.i, void %.split.8.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 623 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = trunc i32 %tmp_8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 624 'trunc' 'trunc_ln126_9' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 625 [1/1] (0.00ns)   --->   "%lshr_ln126_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_8, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 625 'partselect' 'lshr_ln126_9' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln126_19 = zext i7 %lshr_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 626 'zext' 'zext_ln126_19' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 627 [1/1] (0.00ns)   --->   "%table_character_0_addr_14 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 627 'getelementptr' 'table_character_0_addr_14' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 628 [2/2] (1.35ns)   --->   "%table_character_0_load_11 = load i7 %table_character_0_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 628 'load' 'table_character_0_load_11' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 629 [1/1] (0.00ns)   --->   "%table_character_1_addr_14 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 629 'getelementptr' 'table_character_1_addr_14' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 630 [2/2] (1.35ns)   --->   "%table_character_1_load_11 = load i7 %table_character_1_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 630 'load' 'table_character_1_load_11' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 631 [1/1] (0.00ns)   --->   "%table_character_2_addr_14 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 631 'getelementptr' 'table_character_2_addr_14' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 632 [2/2] (1.35ns)   --->   "%table_character_2_load_11 = load i7 %table_character_2_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 632 'load' 'table_character_2_load_11' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 633 [1/1] (0.00ns)   --->   "%table_character_3_addr_14 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 633 'getelementptr' 'table_character_3_addr_14' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 634 [2/2] (1.35ns)   --->   "%table_character_3_load_11 = load i7 %table_character_3_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 634 'load' 'table_character_3_load_11' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 635 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_13 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 635 'getelementptr' 'table_prefix_code_0_addr_13' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 636 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_10 = load i7 %table_prefix_code_0_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 636 'load' 'table_prefix_code_0_load_10' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 637 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_13 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 637 'getelementptr' 'table_prefix_code_1_addr_13' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 638 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_10 = load i7 %table_prefix_code_1_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 638 'load' 'table_prefix_code_1_load_10' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_13 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 639 'getelementptr' 'table_prefix_code_2_addr_13' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 640 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_10 = load i7 %table_prefix_code_2_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 640 'load' 'table_prefix_code_2_load_10' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 641 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_13 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_19" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 641 'getelementptr' 'table_prefix_code_3_addr_13' <Predicate = (!icmp_ln128_8)> <Delay = 0.00>
ST_22 : Operation 642 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_10 = load i7 %table_prefix_code_3_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 642 'load' 'table_prefix_code_3_load_10' <Predicate = (!icmp_ln128_8)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 643 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 643 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 644 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 644 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 645 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 645 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 646 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 646 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 647 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 647 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 648 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 648 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 649 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 649 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 650 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 650 'store' 'store_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.48>
ST_22 : Operation 651 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 651 'br' 'br_ln128' <Predicate = (icmp_ln128_8)> <Delay = 0.57>

State 23 <SV = 20> <Delay = 3.55>
ST_23 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln126_18 = zext i2 %trunc_ln126_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 652 'zext' 'zext_ln126_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 653 [1/2] (1.35ns)   --->   "%table_character_0_load_11 = load i7 %table_character_0_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 653 'load' 'table_character_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 654 [1/2] (1.35ns)   --->   "%table_character_1_load_11 = load i7 %table_character_1_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 654 'load' 'table_character_1_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 655 [1/2] (1.35ns)   --->   "%table_character_2_load_11 = load i7 %table_character_2_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 655 'load' 'table_character_2_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 656 [1/2] (1.35ns)   --->   "%table_character_3_load_11 = load i7 %table_character_3_addr_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 656 'load' 'table_character_3_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 657 [1/1] (0.60ns)   --->   "%stack_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_11, i8 %table_character_1_load_11, i8 %table_character_2_load_11, i8 %table_character_3_load_11, i32 %zext_ln126_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 657 'mux' 'stack_9' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 658 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_10 = load i7 %table_prefix_code_0_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 658 'load' 'table_prefix_code_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 659 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_10 = load i7 %table_prefix_code_1_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 659 'load' 'table_prefix_code_1_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 660 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_10 = load i7 %table_prefix_code_2_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 660 'load' 'table_prefix_code_2_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 661 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_10 = load i7 %table_prefix_code_3_addr_13" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 661 'load' 'table_prefix_code_3_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 662 [1/1] (0.60ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_10, i32 %table_prefix_code_1_load_10, i32 %table_prefix_code_2_load_10, i32 %table_prefix_code_3_load_10, i32 %zext_ln126_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 662 'mux' 'tmp_9' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [1/1] (1.11ns)   --->   "%icmp_ln128_9 = icmp_eq  i32 %tmp_9, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 663 'icmp' 'icmp_ln128_9' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_9, void %.split.10.i.i, void %.split.9.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 664 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = trunc i32 %tmp_9" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 665 'trunc' 'trunc_ln126_10' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%lshr_ln126_s = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_9, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 666 'partselect' 'lshr_ln126_s' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln126_21 = zext i7 %lshr_ln126_s" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 667 'zext' 'zext_ln126_21' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "%table_character_0_addr_15 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 668 'getelementptr' 'table_character_0_addr_15' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 669 [2/2] (1.35ns)   --->   "%table_character_0_load_12 = load i7 %table_character_0_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 669 'load' 'table_character_0_load_12' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%table_character_1_addr_15 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 670 'getelementptr' 'table_character_1_addr_15' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 671 [2/2] (1.35ns)   --->   "%table_character_1_load_12 = load i7 %table_character_1_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 671 'load' 'table_character_1_load_12' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%table_character_2_addr_15 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 672 'getelementptr' 'table_character_2_addr_15' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 673 [2/2] (1.35ns)   --->   "%table_character_2_load_12 = load i7 %table_character_2_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 673 'load' 'table_character_2_load_12' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 674 [1/1] (0.00ns)   --->   "%table_character_3_addr_15 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 674 'getelementptr' 'table_character_3_addr_15' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 675 [2/2] (1.35ns)   --->   "%table_character_3_load_12 = load i7 %table_character_3_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 675 'load' 'table_character_3_load_12' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 676 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_14 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 676 'getelementptr' 'table_prefix_code_0_addr_14' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 677 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_11 = load i7 %table_prefix_code_0_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 677 'load' 'table_prefix_code_0_load_11' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_14 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 678 'getelementptr' 'table_prefix_code_1_addr_14' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 679 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_11 = load i7 %table_prefix_code_1_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 679 'load' 'table_prefix_code_1_load_11' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_14 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 680 'getelementptr' 'table_prefix_code_2_addr_14' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 681 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_11 = load i7 %table_prefix_code_2_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 681 'load' 'table_prefix_code_2_load_11' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_14 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_21" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 682 'getelementptr' 'table_prefix_code_3_addr_14' <Predicate = (!icmp_ln128_9)> <Delay = 0.00>
ST_23 : Operation 683 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_11 = load i7 %table_prefix_code_3_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 683 'load' 'table_prefix_code_3_load_11' <Predicate = (!icmp_ln128_9)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 684 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 684 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 685 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 685 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 686 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 686 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 687 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 687 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 688 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 688 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 689 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 689 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 690 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 690 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 691 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 691 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 692 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 692 'store' 'store_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.48>
ST_23 : Operation 693 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 693 'br' 'br_ln128' <Predicate = (icmp_ln128_9)> <Delay = 0.57>

State 24 <SV = 21> <Delay = 3.55>
ST_24 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln126_20 = zext i2 %trunc_ln126_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 694 'zext' 'zext_ln126_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 695 [1/2] (1.35ns)   --->   "%table_character_0_load_12 = load i7 %table_character_0_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 695 'load' 'table_character_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 696 [1/2] (1.35ns)   --->   "%table_character_1_load_12 = load i7 %table_character_1_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 696 'load' 'table_character_1_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 697 [1/2] (1.35ns)   --->   "%table_character_2_load_12 = load i7 %table_character_2_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 697 'load' 'table_character_2_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 698 [1/2] (1.35ns)   --->   "%table_character_3_load_12 = load i7 %table_character_3_addr_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 698 'load' 'table_character_3_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 699 [1/1] (0.60ns)   --->   "%stack_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_12, i8 %table_character_1_load_12, i8 %table_character_2_load_12, i8 %table_character_3_load_12, i32 %zext_ln126_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 699 'mux' 'stack_10' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 700 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_11 = load i7 %table_prefix_code_0_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 700 'load' 'table_prefix_code_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 701 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_11 = load i7 %table_prefix_code_1_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 701 'load' 'table_prefix_code_1_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 702 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_11 = load i7 %table_prefix_code_2_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 702 'load' 'table_prefix_code_2_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 703 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_11 = load i7 %table_prefix_code_3_addr_14" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 703 'load' 'table_prefix_code_3_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 704 [1/1] (0.60ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_11, i32 %table_prefix_code_1_load_11, i32 %table_prefix_code_2_load_11, i32 %table_prefix_code_3_load_11, i32 %zext_ln126_20" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 704 'mux' 'tmp_10' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 705 [1/1] (1.11ns)   --->   "%icmp_ln128_10 = icmp_eq  i32 %tmp_10, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 705 'icmp' 'icmp_ln128_10' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_10, void %.split.11.i.i, void %.split.10.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 706 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln126_11 = trunc i32 %tmp_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 707 'trunc' 'trunc_ln126_11' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%lshr_ln126_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_10, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 708 'partselect' 'lshr_ln126_10' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln126_23 = zext i7 %lshr_ln126_10" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 709 'zext' 'zext_ln126_23' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%table_character_0_addr_16 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 710 'getelementptr' 'table_character_0_addr_16' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 711 [2/2] (1.35ns)   --->   "%table_character_0_load_13 = load i7 %table_character_0_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 711 'load' 'table_character_0_load_13' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%table_character_1_addr_16 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 712 'getelementptr' 'table_character_1_addr_16' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 713 [2/2] (1.35ns)   --->   "%table_character_1_load_13 = load i7 %table_character_1_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 713 'load' 'table_character_1_load_13' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%table_character_2_addr_16 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 714 'getelementptr' 'table_character_2_addr_16' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 715 [2/2] (1.35ns)   --->   "%table_character_2_load_13 = load i7 %table_character_2_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 715 'load' 'table_character_2_load_13' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 716 [1/1] (0.00ns)   --->   "%table_character_3_addr_16 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 716 'getelementptr' 'table_character_3_addr_16' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 717 [2/2] (1.35ns)   --->   "%table_character_3_load_13 = load i7 %table_character_3_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 717 'load' 'table_character_3_load_13' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 718 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_15 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 718 'getelementptr' 'table_prefix_code_0_addr_15' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 719 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_12 = load i7 %table_prefix_code_0_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 719 'load' 'table_prefix_code_0_load_12' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 720 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_15 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 720 'getelementptr' 'table_prefix_code_1_addr_15' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 721 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_12 = load i7 %table_prefix_code_1_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 721 'load' 'table_prefix_code_1_load_12' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 722 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_15 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 722 'getelementptr' 'table_prefix_code_2_addr_15' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 723 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_12 = load i7 %table_prefix_code_2_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 723 'load' 'table_prefix_code_2_load_12' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 724 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_15 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_23" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 724 'getelementptr' 'table_prefix_code_3_addr_15' <Predicate = (!icmp_ln128_10)> <Delay = 0.00>
ST_24 : Operation 725 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_12 = load i7 %table_prefix_code_3_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 725 'load' 'table_prefix_code_3_load_12' <Predicate = (!icmp_ln128_10)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_24 : Operation 726 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 726 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 727 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 727 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 728 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 728 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 729 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 729 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 730 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 730 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 731 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 731 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 732 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 732 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 733 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 733 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 734 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 734 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 735 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 735 'store' 'store_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.48>
ST_24 : Operation 736 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 736 'br' 'br_ln128' <Predicate = (icmp_ln128_10)> <Delay = 0.57>

State 25 <SV = 22> <Delay = 3.55>
ST_25 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln126_22 = zext i2 %trunc_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 737 'zext' 'zext_ln126_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 738 [1/2] (1.35ns)   --->   "%table_character_0_load_13 = load i7 %table_character_0_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 738 'load' 'table_character_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 739 [1/2] (1.35ns)   --->   "%table_character_1_load_13 = load i7 %table_character_1_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 739 'load' 'table_character_1_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 740 [1/2] (1.35ns)   --->   "%table_character_2_load_13 = load i7 %table_character_2_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 740 'load' 'table_character_2_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 741 [1/2] (1.35ns)   --->   "%table_character_3_load_13 = load i7 %table_character_3_addr_16" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 741 'load' 'table_character_3_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 742 [1/1] (0.60ns)   --->   "%stack_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_13, i8 %table_character_1_load_13, i8 %table_character_2_load_13, i8 %table_character_3_load_13, i32 %zext_ln126_22" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 742 'mux' 'stack_11' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 743 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_12 = load i7 %table_prefix_code_0_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 743 'load' 'table_prefix_code_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 744 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_12 = load i7 %table_prefix_code_1_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 744 'load' 'table_prefix_code_1_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 745 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_12 = load i7 %table_prefix_code_2_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 745 'load' 'table_prefix_code_2_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 746 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_12 = load i7 %table_prefix_code_3_addr_15" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 746 'load' 'table_prefix_code_3_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 747 [1/1] (0.60ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_12, i32 %table_prefix_code_1_load_12, i32 %table_prefix_code_2_load_12, i32 %table_prefix_code_3_load_12, i32 %zext_ln126_22" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 747 'mux' 'tmp_11' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 748 [1/1] (1.11ns)   --->   "%icmp_ln128_11 = icmp_eq  i32 %tmp_11, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 748 'icmp' 'icmp_ln128_11' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_11, void %.split.12.i.i, void %.split.11.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 749 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln126_12 = trunc i32 %tmp_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 750 'trunc' 'trunc_ln126_12' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 751 [1/1] (0.00ns)   --->   "%lshr_ln126_11 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_11, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 751 'partselect' 'lshr_ln126_11' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln126_25 = zext i7 %lshr_ln126_11" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 752 'zext' 'zext_ln126_25' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 753 [1/1] (0.00ns)   --->   "%table_character_0_addr_17 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 753 'getelementptr' 'table_character_0_addr_17' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 754 [2/2] (1.35ns)   --->   "%table_character_0_load_14 = load i7 %table_character_0_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 754 'load' 'table_character_0_load_14' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 755 [1/1] (0.00ns)   --->   "%table_character_1_addr_17 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 755 'getelementptr' 'table_character_1_addr_17' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 756 [2/2] (1.35ns)   --->   "%table_character_1_load_14 = load i7 %table_character_1_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 756 'load' 'table_character_1_load_14' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 757 [1/1] (0.00ns)   --->   "%table_character_2_addr_17 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 757 'getelementptr' 'table_character_2_addr_17' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 758 [2/2] (1.35ns)   --->   "%table_character_2_load_14 = load i7 %table_character_2_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 758 'load' 'table_character_2_load_14' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 759 [1/1] (0.00ns)   --->   "%table_character_3_addr_17 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 759 'getelementptr' 'table_character_3_addr_17' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 760 [2/2] (1.35ns)   --->   "%table_character_3_load_14 = load i7 %table_character_3_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 760 'load' 'table_character_3_load_14' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 761 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_16 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 761 'getelementptr' 'table_prefix_code_0_addr_16' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 762 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_13 = load i7 %table_prefix_code_0_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 762 'load' 'table_prefix_code_0_load_13' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 763 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_16 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 763 'getelementptr' 'table_prefix_code_1_addr_16' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 764 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_13 = load i7 %table_prefix_code_1_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 764 'load' 'table_prefix_code_1_load_13' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 765 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_16 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 765 'getelementptr' 'table_prefix_code_2_addr_16' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 766 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_13 = load i7 %table_prefix_code_2_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 766 'load' 'table_prefix_code_2_load_13' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 767 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_16 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_25" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 767 'getelementptr' 'table_prefix_code_3_addr_16' <Predicate = (!icmp_ln128_11)> <Delay = 0.00>
ST_25 : Operation 768 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_13 = load i7 %table_prefix_code_3_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 768 'load' 'table_prefix_code_3_load_13' <Predicate = (!icmp_ln128_11)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 769 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 769 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 770 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 770 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 771 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 771 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 772 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 772 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 773 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 773 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 774 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 774 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 775 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 775 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 776 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 776 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 777 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 777 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 778 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 778 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 779 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_11, i8 %stack_11_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 779 'store' 'store_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.48>
ST_25 : Operation 780 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 780 'br' 'br_ln128' <Predicate = (icmp_ln128_11)> <Delay = 0.57>

State 26 <SV = 23> <Delay = 3.55>
ST_26 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln126_24 = zext i2 %trunc_ln126_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 781 'zext' 'zext_ln126_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 782 [1/2] (1.35ns)   --->   "%table_character_0_load_14 = load i7 %table_character_0_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 782 'load' 'table_character_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 783 [1/2] (1.35ns)   --->   "%table_character_1_load_14 = load i7 %table_character_1_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 783 'load' 'table_character_1_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 784 [1/2] (1.35ns)   --->   "%table_character_2_load_14 = load i7 %table_character_2_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 784 'load' 'table_character_2_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 785 [1/2] (1.35ns)   --->   "%table_character_3_load_14 = load i7 %table_character_3_addr_17" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 785 'load' 'table_character_3_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 786 [1/1] (0.60ns)   --->   "%stack_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_14, i8 %table_character_1_load_14, i8 %table_character_2_load_14, i8 %table_character_3_load_14, i32 %zext_ln126_24" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 786 'mux' 'stack_12' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 787 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_13 = load i7 %table_prefix_code_0_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 787 'load' 'table_prefix_code_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 788 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_13 = load i7 %table_prefix_code_1_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 788 'load' 'table_prefix_code_1_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 789 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_13 = load i7 %table_prefix_code_2_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 789 'load' 'table_prefix_code_2_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 790 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_13 = load i7 %table_prefix_code_3_addr_16" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 790 'load' 'table_prefix_code_3_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 791 [1/1] (0.60ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_13, i32 %table_prefix_code_1_load_13, i32 %table_prefix_code_2_load_13, i32 %table_prefix_code_3_load_13, i32 %zext_ln126_24" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 791 'mux' 'tmp_12' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 792 [1/1] (1.11ns)   --->   "%icmp_ln128_12 = icmp_eq  i32 %tmp_12, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 792 'icmp' 'icmp_ln128_12' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_12, void %.split.13.i.i, void %.split.12.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 793 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln126_13 = trunc i32 %tmp_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 794 'trunc' 'trunc_ln126_13' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 795 [1/1] (0.00ns)   --->   "%lshr_ln126_12 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_12, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 795 'partselect' 'lshr_ln126_12' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln126_27 = zext i7 %lshr_ln126_12" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 796 'zext' 'zext_ln126_27' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 797 [1/1] (0.00ns)   --->   "%table_character_0_addr_18 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 797 'getelementptr' 'table_character_0_addr_18' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 798 [2/2] (1.35ns)   --->   "%table_character_0_load_15 = load i7 %table_character_0_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 798 'load' 'table_character_0_load_15' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%table_character_1_addr_18 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 799 'getelementptr' 'table_character_1_addr_18' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 800 [2/2] (1.35ns)   --->   "%table_character_1_load_15 = load i7 %table_character_1_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 800 'load' 'table_character_1_load_15' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%table_character_2_addr_18 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 801 'getelementptr' 'table_character_2_addr_18' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 802 [2/2] (1.35ns)   --->   "%table_character_2_load_15 = load i7 %table_character_2_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 802 'load' 'table_character_2_load_15' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 803 [1/1] (0.00ns)   --->   "%table_character_3_addr_18 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 803 'getelementptr' 'table_character_3_addr_18' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 804 [2/2] (1.35ns)   --->   "%table_character_3_load_15 = load i7 %table_character_3_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 804 'load' 'table_character_3_load_15' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_17 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 805 'getelementptr' 'table_prefix_code_0_addr_17' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 806 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_14 = load i7 %table_prefix_code_0_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 806 'load' 'table_prefix_code_0_load_14' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 807 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_17 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 807 'getelementptr' 'table_prefix_code_1_addr_17' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 808 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_14 = load i7 %table_prefix_code_1_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 808 'load' 'table_prefix_code_1_load_14' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 809 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_17 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 809 'getelementptr' 'table_prefix_code_2_addr_17' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 810 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_14 = load i7 %table_prefix_code_2_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 810 'load' 'table_prefix_code_2_load_14' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 811 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_17 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_27" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 811 'getelementptr' 'table_prefix_code_3_addr_17' <Predicate = (!icmp_ln128_12)> <Delay = 0.00>
ST_26 : Operation 812 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_14 = load i7 %table_prefix_code_3_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 812 'load' 'table_prefix_code_3_load_14' <Predicate = (!icmp_ln128_12)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 813 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 813 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 814 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 814 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 815 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 815 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 816 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 816 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 817 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 817 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 818 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 818 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 819 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 819 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 820 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 820 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 821 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 821 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 822 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 822 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 823 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_11, i8 %stack_11_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 823 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 824 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_12, i8 %stack_12_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 824 'store' 'store_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.48>
ST_26 : Operation 825 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 825 'br' 'br_ln128' <Predicate = (icmp_ln128_12)> <Delay = 0.57>

State 27 <SV = 24> <Delay = 3.55>
ST_27 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln126_26 = zext i2 %trunc_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 826 'zext' 'zext_ln126_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 827 [1/2] (1.35ns)   --->   "%table_character_0_load_15 = load i7 %table_character_0_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 827 'load' 'table_character_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 828 [1/2] (1.35ns)   --->   "%table_character_1_load_15 = load i7 %table_character_1_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 828 'load' 'table_character_1_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 829 [1/2] (1.35ns)   --->   "%table_character_2_load_15 = load i7 %table_character_2_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 829 'load' 'table_character_2_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 830 [1/2] (1.35ns)   --->   "%table_character_3_load_15 = load i7 %table_character_3_addr_18" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 830 'load' 'table_character_3_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 831 [1/1] (0.60ns)   --->   "%stack_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_15, i8 %table_character_1_load_15, i8 %table_character_2_load_15, i8 %table_character_3_load_15, i32 %zext_ln126_26" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 831 'mux' 'stack_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_14 = load i7 %table_prefix_code_0_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 832 'load' 'table_prefix_code_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 833 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_14 = load i7 %table_prefix_code_1_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 833 'load' 'table_prefix_code_1_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 834 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_14 = load i7 %table_prefix_code_2_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 834 'load' 'table_prefix_code_2_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 835 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_14 = load i7 %table_prefix_code_3_addr_17" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 835 'load' 'table_prefix_code_3_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 836 [1/1] (0.60ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_14, i32 %table_prefix_code_1_load_14, i32 %table_prefix_code_2_load_14, i32 %table_prefix_code_3_load_14, i32 %zext_ln126_26" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 836 'mux' 'tmp_13' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 837 [1/1] (1.11ns)   --->   "%icmp_ln128_13 = icmp_eq  i32 %tmp_13, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 837 'icmp' 'icmp_ln128_13' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_13, void %.split.14.i.i, void %.split.13.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 838 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln126_14 = trunc i32 %tmp_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 839 'trunc' 'trunc_ln126_14' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 840 [1/1] (0.00ns)   --->   "%lshr_ln126_13 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_13, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 840 'partselect' 'lshr_ln126_13' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln126_29 = zext i7 %lshr_ln126_13" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 841 'zext' 'zext_ln126_29' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%table_character_0_addr_19 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 842 'getelementptr' 'table_character_0_addr_19' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 843 [2/2] (1.35ns)   --->   "%table_character_0_load_16 = load i7 %table_character_0_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 843 'load' 'table_character_0_load_16' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%table_character_1_addr_19 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 844 'getelementptr' 'table_character_1_addr_19' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 845 [2/2] (1.35ns)   --->   "%table_character_1_load_16 = load i7 %table_character_1_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 845 'load' 'table_character_1_load_16' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 846 [1/1] (0.00ns)   --->   "%table_character_2_addr_19 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 846 'getelementptr' 'table_character_2_addr_19' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 847 [2/2] (1.35ns)   --->   "%table_character_2_load_16 = load i7 %table_character_2_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 847 'load' 'table_character_2_load_16' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%table_character_3_addr_19 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 848 'getelementptr' 'table_character_3_addr_19' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 849 [2/2] (1.35ns)   --->   "%table_character_3_load_16 = load i7 %table_character_3_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 849 'load' 'table_character_3_load_16' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 850 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_18 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 850 'getelementptr' 'table_prefix_code_0_addr_18' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 851 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load_15 = load i7 %table_prefix_code_0_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 851 'load' 'table_prefix_code_0_load_15' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 852 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_18 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 852 'getelementptr' 'table_prefix_code_1_addr_18' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 853 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load_15 = load i7 %table_prefix_code_1_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 853 'load' 'table_prefix_code_1_load_15' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 854 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_18 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 854 'getelementptr' 'table_prefix_code_2_addr_18' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 855 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load_15 = load i7 %table_prefix_code_2_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 855 'load' 'table_prefix_code_2_load_15' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 856 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_18 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln126_29" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 856 'getelementptr' 'table_prefix_code_3_addr_18' <Predicate = (!icmp_ln128_13)> <Delay = 0.00>
ST_27 : Operation 857 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load_15 = load i7 %table_prefix_code_3_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 857 'load' 'table_prefix_code_3_load_15' <Predicate = (!icmp_ln128_13)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 858 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 858 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 859 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 859 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 860 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 860 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 861 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 861 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 862 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 862 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 863 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 863 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 864 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 864 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 865 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 865 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 866 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 866 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 867 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 867 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 868 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_11, i8 %stack_11_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 868 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 869 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_12, i8 %stack_12_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 869 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 870 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_13, i8 %stack_13_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 870 'store' 'store_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.48>
ST_27 : Operation 871 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 871 'br' 'br_ln128' <Predicate = (icmp_ln128_13)> <Delay = 0.57>

State 28 <SV = 25> <Delay = 3.55>
ST_28 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln126_28 = zext i2 %trunc_ln126_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 872 'zext' 'zext_ln126_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 873 [1/2] (1.35ns)   --->   "%table_character_0_load_16 = load i7 %table_character_0_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 873 'load' 'table_character_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 874 [1/2] (1.35ns)   --->   "%table_character_1_load_16 = load i7 %table_character_1_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 874 'load' 'table_character_1_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 875 [1/2] (1.35ns)   --->   "%table_character_2_load_16 = load i7 %table_character_2_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 875 'load' 'table_character_2_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 876 [1/2] (1.35ns)   --->   "%table_character_3_load_16 = load i7 %table_character_3_addr_19" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 876 'load' 'table_character_3_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 877 [1/1] (0.60ns)   --->   "%stack_14_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_16, i8 %table_character_1_load_16, i8 %table_character_2_load_16, i8 %table_character_3_load_16, i32 %zext_ln126_28" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 877 'mux' 'stack_14_3' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load_15 = load i7 %table_prefix_code_0_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 878 'load' 'table_prefix_code_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 879 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load_15 = load i7 %table_prefix_code_1_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 879 'load' 'table_prefix_code_1_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 880 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load_15 = load i7 %table_prefix_code_2_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 880 'load' 'table_prefix_code_2_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 881 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load_15 = load i7 %table_prefix_code_3_addr_18" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 881 'load' 'table_prefix_code_3_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 882 [1/1] (0.60ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i32, i32 %table_prefix_code_0_load_15, i32 %table_prefix_code_1_load_15, i32 %table_prefix_code_2_load_15, i32 %table_prefix_code_3_load_15, i32 %zext_ln126_28" [hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227]   --->   Operation 882 'mux' 'tmp_14' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (1.11ns)   --->   "%icmp_ln128_14 = icmp_eq  i32 %tmp_14, i32 4294967295" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 883 'icmp' 'icmp_ln128_14' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_14_3, i8 %stack_14_1" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 884 'store' 'store_ln128' <Predicate = true> <Delay = 0.48>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128_14, void %.split.15.i.i, void %.split.14.i.i..loopexit.i.i_crit_edge" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 885 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln126_15 = trunc i32 %tmp_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 886 'trunc' 'trunc_ln126_15' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%lshr_ln126_14 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %tmp_14, i32 2, i32 8" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 887 'partselect' 'lshr_ln126_14' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln126_31 = zext i7 %lshr_ln126_14" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 888 'zext' 'zext_ln126_31' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%table_character_0_addr_20 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln126_31" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 889 'getelementptr' 'table_character_0_addr_20' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 890 [2/2] (1.35ns)   --->   "%table_character_0_load_17 = load i7 %table_character_0_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 890 'load' 'table_character_0_load_17' <Predicate = (!icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%table_character_1_addr_20 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln126_31" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 891 'getelementptr' 'table_character_1_addr_20' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 892 [2/2] (1.35ns)   --->   "%table_character_1_load_17 = load i7 %table_character_1_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 892 'load' 'table_character_1_load_17' <Predicate = (!icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%table_character_2_addr_20 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln126_31" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 893 'getelementptr' 'table_character_2_addr_20' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 894 [2/2] (1.35ns)   --->   "%table_character_2_load_17 = load i7 %table_character_2_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 894 'load' 'table_character_2_load_17' <Predicate = (!icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 895 [1/1] (0.00ns)   --->   "%table_character_3_addr_20 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln126_31" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 895 'getelementptr' 'table_character_3_addr_20' <Predicate = (!icmp_ln128_14)> <Delay = 0.00>
ST_28 : Operation 896 [2/2] (1.35ns)   --->   "%table_character_3_load_17 = load i7 %table_character_3_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 896 'load' 'table_character_3_load_17' <Predicate = (!icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 897 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 897 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 898 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 898 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 899 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 899 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 900 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 900 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 901 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 901 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 902 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 902 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 903 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 903 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 904 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 904 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 905 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 905 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 906 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 906 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 907 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_11, i8 %stack_11_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 907 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 908 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_12, i8 %stack_12_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 908 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 909 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_13, i8 %stack_13_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 909 'store' 'store_ln128' <Predicate = (!icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 910 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_1, i8 %stack_1_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 910 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 911 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_2, i8 %stack_2_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 911 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 912 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_3, i8 %stack_3_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 912 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 913 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_4, i8 %stack_4_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 913 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 914 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_5, i8 %stack_5_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 914 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 915 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_6, i8 %stack_6_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 915 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 916 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_7, i8 %stack_7_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 916 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 917 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_8, i8 %stack_8_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 917 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 918 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_9, i8 %stack_9_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 918 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 919 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_10, i8 %stack_10_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 919 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 920 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_11, i8 %stack_11_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 920 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 921 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_12, i8 %stack_12_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 921 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 922 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_13, i8 %stack_13_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 922 'store' 'store_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.48>
ST_28 : Operation 923 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 923 'br' 'br_ln128' <Predicate = (icmp_ln128_14)> <Delay = 0.57>

State 29 <SV = 26> <Delay = 2.44>
ST_29 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln126_30 = zext i2 %trunc_ln126_15" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 924 'zext' 'zext_ln126_30' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 0.00>
ST_29 : Operation 925 [1/2] (1.35ns)   --->   "%table_character_0_load_17 = load i7 %table_character_0_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 925 'load' 'table_character_0_load_17' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_29 : Operation 926 [1/2] (1.35ns)   --->   "%table_character_1_load_17 = load i7 %table_character_1_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 926 'load' 'table_character_1_load_17' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_29 : Operation 927 [1/2] (1.35ns)   --->   "%table_character_2_load_17 = load i7 %table_character_2_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 927 'load' 'table_character_2_load_17' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_29 : Operation 928 [1/2] (1.35ns)   --->   "%table_character_3_load_17 = load i7 %table_character_3_addr_20" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 928 'load' 'table_character_3_load_17' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_29 : Operation 929 [1/1] (0.60ns)   --->   "%stack_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %table_character_0_load_17, i8 %table_character_1_load_17, i8 %table_character_2_load_17, i8 %table_character_3_load_17, i32 %zext_ln126_30" [hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227]   --->   Operation 929 'mux' 'stack_15' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 930 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %stack_15, i8 %stack_15_3" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 930 'store' 'store_ln128' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 0.48>
ST_29 : Operation 931 [1/1] (0.57ns)   --->   "%br_ln128 = br void %.loopexit.i.i" [hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227]   --->   Operation 931 'br' 'br_ln128' <Predicate = (!icmp_ln128 & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14) | (!code_in_table & !icmp_ln128_1 & !icmp_ln128_2 & !icmp_ln128_3 & !icmp_ln128_4 & !icmp_ln128_5 & !icmp_ln128_6 & !icmp_ln128_7 & !icmp_ln128_8 & !icmp_ln128_9 & !icmp_ln128_10 & !icmp_ln128_11 & !icmp_ln128_12 & !icmp_ln128_13 & !icmp_ln128_14)> <Delay = 0.57>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%stack_0_4 = phi i8 %stack_0, void, i8 %stack_0_3, void %.split.1.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.2.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.3.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.4.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.5.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.6.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.7.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.8.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.9.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.10.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.11.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.12.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.13.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.14.i.i..loopexit.i.i_crit_edge, i8 %stack_0_3, void %.split.15.i.i"   --->   Operation 932 'phi' 'stack_0_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 933 [1/1] (0.00ns)   --->   "%j = phi i4 0, void, i4 1, void %.split.1.i.i..loopexit.i.i_crit_edge, i4 2, void %.split.2.i.i..loopexit.i.i_crit_edge, i4 3, void %.split.3.i.i..loopexit.i.i_crit_edge, i4 4, void %.split.4.i.i..loopexit.i.i_crit_edge, i4 5, void %.split.5.i.i..loopexit.i.i_crit_edge, i4 6, void %.split.6.i.i..loopexit.i.i_crit_edge, i4 7, void %.split.7.i.i..loopexit.i.i_crit_edge, i4 8, void %.split.8.i.i..loopexit.i.i_crit_edge, i4 9, void %.split.9.i.i..loopexit.i.i_crit_edge, i4 10, void %.split.10.i.i..loopexit.i.i_crit_edge, i4 11, void %.split.11.i.i..loopexit.i.i_crit_edge, i4 12, void %.split.12.i.i..loopexit.i.i_crit_edge, i4 13, void %.split.13.i.i..loopexit.i.i_crit_edge, i4 14, void %.split.14.i.i..loopexit.i.i_crit_edge, i4 15, void %.split.15.i.i" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 933 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i4 %j" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 934 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 935 [1/1] (0.48ns)   --->   "%br_ln143 = br void" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 935 'br' 'br_ln143' <Predicate = true> <Delay = 0.48>

State 30 <SV = 27> <Delay = 1.47>
ST_30 : Operation 936 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln143, void %.split2.i.i, i64 %zext_ln143, void %.loopexit.i.i" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 936 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %j_1, i32 63" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 937 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %tmp_22, void %.split2.i.i, void %._crit_edge.loopexit.i.i" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 938 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %j_1" [hls/lzw_hls.cpp:145->hls/lzw_hls.cpp:227]   --->   Operation 939 'trunc' 'trunc_ln145' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_30 : Operation 940 [1/1] (1.47ns)   --->   "%add_ln143 = add i64 %j_1, i64 18446744073709551615" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 940 'add' 'add_ln143' <Predicate = (!tmp_22)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 2.82>
ST_31 : Operation 941 [1/1] (0.00ns)   --->   "%stack_15_3_load_1 = load i8 %stack_15_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 941 'load' 'stack_15_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 942 [1/1] (0.00ns)   --->   "%stack_14_1_load = load i8 %stack_14_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 942 'load' 'stack_14_1_load' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 943 [1/1] (0.00ns)   --->   "%stack_13_3_load_1 = load i8 %stack_13_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 943 'load' 'stack_13_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 944 [1/1] (0.00ns)   --->   "%stack_12_3_load_1 = load i8 %stack_12_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 944 'load' 'stack_12_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 945 [1/1] (0.00ns)   --->   "%stack_11_3_load_1 = load i8 %stack_11_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 945 'load' 'stack_11_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 946 [1/1] (0.00ns)   --->   "%stack_10_3_load_1 = load i8 %stack_10_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 946 'load' 'stack_10_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 947 [1/1] (0.00ns)   --->   "%stack_9_3_load_1 = load i8 %stack_9_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 947 'load' 'stack_9_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 948 [1/1] (0.00ns)   --->   "%stack_8_3_load_1 = load i8 %stack_8_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 948 'load' 'stack_8_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 949 [1/1] (0.00ns)   --->   "%stack_7_3_load_1 = load i8 %stack_7_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 949 'load' 'stack_7_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 950 [1/1] (0.00ns)   --->   "%stack_6_3_load_1 = load i8 %stack_6_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 950 'load' 'stack_6_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 951 [1/1] (0.00ns)   --->   "%stack_5_3_load_1 = load i8 %stack_5_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 951 'load' 'stack_5_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 952 [1/1] (0.00ns)   --->   "%stack_4_3_load_1 = load i8 %stack_4_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 952 'load' 'stack_4_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 953 [1/1] (0.00ns)   --->   "%stack_3_3_load_1 = load i8 %stack_3_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 953 'load' 'stack_3_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 954 [1/1] (0.00ns)   --->   "%stack_2_3_load_1 = load i8 %stack_2_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 954 'load' 'stack_2_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 955 [1/1] (0.00ns)   --->   "%stack_1_3_load_1 = load i8 %stack_1_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 955 'load' 'stack_1_3_load_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 956 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 956 'specpipeline' 'specpipeline_ln143' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 957 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227]   --->   Operation 957 'specloopname' 'specloopname_ln143' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_31 : Operation 958 [1/1] (0.57ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %stack_0_4, i8 %stack_1_3_load_1, i8 %stack_2_3_load_1, i8 %stack_3_3_load_1, i8 %stack_4_3_load_1, i8 %stack_5_3_load_1, i8 %stack_6_3_load_1, i8 %stack_7_3_load_1, i8 %stack_8_3_load_1, i8 %stack_9_3_load_1, i8 %stack_10_3_load_1, i8 %stack_11_3_load_1, i8 %stack_12_3_load_1, i8 %stack_13_3_load_1, i8 %stack_14_1_load, i8 %stack_15_3_load_1, i4 %trunc_ln145" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 958 'mux' 'tmp_15' <Predicate = (!tmp_22)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 959 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_stream, i8 %tmp_15" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 959 'write' 'write_ln174' <Predicate = (!tmp_22)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_31 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 960 'br' 'br_ln0' <Predicate = (!tmp_22)> <Delay = 0.00>

State 32 <SV = 28> <Delay = 2.32>
ST_32 : Operation 961 [1/1] (0.00ns)   --->   "%table_size_load_4 = load i32 %table_size" [hls/lzw_hls.cpp:148->hls/lzw_hls.cpp:227]   --->   Operation 961 'load' 'table_size_load_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %table_size_load_4, i32 9, i32 31" [hls/lzw_hls.cpp:148->hls/lzw_hls.cpp:227]   --->   Operation 962 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 963 [1/1] (0.97ns)   --->   "%icmp_ln148 = icmp_slt  i23 %tmp_23, i23 1" [hls/lzw_hls.cpp:148->hls/lzw_hls.cpp:227]   --->   Operation 963 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %._crit_edge.loopexit._crit_edge.i.i, void" [hls/lzw_hls.cpp:148->hls/lzw_hls.cpp:227]   --->   Operation 964 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%stack_15_3_load = load i8 %stack_15_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 965 'load' 'stack_15_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (0.00ns)   --->   "%stack_14_1_load_1 = load i8 %stack_14_1" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 966 'load' 'stack_14_1_load_1' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 967 [1/1] (0.00ns)   --->   "%stack_13_3_load = load i8 %stack_13_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 967 'load' 'stack_13_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%stack_12_3_load = load i8 %stack_12_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 968 'load' 'stack_12_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 969 [1/1] (0.00ns)   --->   "%stack_11_3_load = load i8 %stack_11_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 969 'load' 'stack_11_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 970 [1/1] (0.00ns)   --->   "%stack_10_3_load = load i8 %stack_10_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 970 'load' 'stack_10_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 971 [1/1] (0.00ns)   --->   "%stack_9_3_load = load i8 %stack_9_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 971 'load' 'stack_9_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 972 [1/1] (0.00ns)   --->   "%stack_8_3_load = load i8 %stack_8_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 972 'load' 'stack_8_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 973 [1/1] (0.00ns)   --->   "%stack_7_3_load = load i8 %stack_7_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 973 'load' 'stack_7_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 974 [1/1] (0.00ns)   --->   "%stack_6_3_load = load i8 %stack_6_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 974 'load' 'stack_6_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 975 [1/1] (0.00ns)   --->   "%stack_5_3_load = load i8 %stack_5_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 975 'load' 'stack_5_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 976 [1/1] (0.00ns)   --->   "%stack_4_3_load = load i8 %stack_4_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 976 'load' 'stack_4_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 977 [1/1] (0.00ns)   --->   "%stack_3_3_load = load i8 %stack_3_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 977 'load' 'stack_3_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 978 [1/1] (0.00ns)   --->   "%stack_2_3_load = load i8 %stack_2_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 978 'load' 'stack_2_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 979 [1/1] (0.00ns)   --->   "%stack_1_3_load = load i8 %stack_1_3" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 979 'load' 'stack_1_3_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i32 %table_size_load_4" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 980 'trunc' 'trunc_ln149' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 981 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %table_size_load_4, i32 2, i32 8" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 981 'partselect' 'lshr_ln5' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i7 %lshr_ln5" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 982 'zext' 'zext_ln149' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 983 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_2 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 983 'getelementptr' 'table_prefix_code_0_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 984 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_2 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 984 'getelementptr' 'table_prefix_code_1_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 985 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_2 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 985 'getelementptr' 'table_prefix_code_2_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 986 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_2 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 986 'getelementptr' 'table_prefix_code_3_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 987 [1/1] (0.57ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %stack_0_4, i8 %stack_1_3_load, i8 %stack_2_3_load, i8 %stack_3_3_load, i8 %stack_4_3_load, i8 %stack_5_3_load, i8 %stack_6_3_load, i8 %stack_7_3_load, i8 %stack_8_3_load, i8 %stack_9_3_load, i8 %stack_10_3_load, i8 %stack_11_3_load, i8 %stack_12_3_load, i8 %stack_13_3_load, i8 %stack_14_1_load_1, i8 %stack_15_3_load, i4 %j" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 987 'mux' 'tmp_16' <Predicate = (icmp_ln148)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 988 [1/1] (0.00ns)   --->   "%table_character_0_addr_2 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 988 'getelementptr' 'table_character_0_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 989 [1/1] (0.00ns)   --->   "%table_character_1_addr_2 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 989 'getelementptr' 'table_character_1_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 990 [1/1] (0.00ns)   --->   "%table_character_2_addr_2 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 990 'getelementptr' 'table_character_2_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 991 [1/1] (0.00ns)   --->   "%table_character_3_addr_2 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln149" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 991 'getelementptr' 'table_character_3_addr_2' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 992 [1/1] (0.88ns)   --->   "%switch_ln149 = switch i2 %trunc_ln149, void %branch3.i.i, i2 0, void %branch0.i.i, i2 1, void %branch1.i.i, i2 2, void %branch2.i.i" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 992 'switch' 'switch_ln149' <Predicate = (icmp_ln148)> <Delay = 0.88>
ST_32 : Operation 993 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %prev_code_2, i7 %table_prefix_code_2_addr_2" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 993 'store' 'store_ln149' <Predicate = (icmp_ln148 & trunc_ln149 == 2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 994 [1/1] (1.35ns)   --->   "%store_ln150 = store i8 %tmp_16, i7 %table_character_2_addr_2" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 994 'store' 'store_ln150' <Predicate = (icmp_ln148 & trunc_ln149 == 2)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_32 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 995 'br' 'br_ln0' <Predicate = (icmp_ln148 & trunc_ln149 == 2)> <Delay = 0.00>
ST_32 : Operation 996 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %prev_code_2, i7 %table_prefix_code_1_addr_2" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 996 'store' 'store_ln149' <Predicate = (icmp_ln148 & trunc_ln149 == 1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 997 [1/1] (1.35ns)   --->   "%store_ln150 = store i8 %tmp_16, i7 %table_character_1_addr_2" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 997 'store' 'store_ln150' <Predicate = (icmp_ln148 & trunc_ln149 == 1)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_32 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 998 'br' 'br_ln0' <Predicate = (icmp_ln148 & trunc_ln149 == 1)> <Delay = 0.00>
ST_32 : Operation 999 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %prev_code_2, i7 %table_prefix_code_0_addr_2" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 999 'store' 'store_ln149' <Predicate = (icmp_ln148 & trunc_ln149 == 0)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 1000 [1/1] (1.35ns)   --->   "%store_ln150 = store i8 %tmp_16, i7 %table_character_0_addr_2" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 1000 'store' 'store_ln150' <Predicate = (icmp_ln148 & trunc_ln149 == 0)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_32 : Operation 1001 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1001 'br' 'br_ln0' <Predicate = (icmp_ln148 & trunc_ln149 == 0)> <Delay = 0.00>
ST_32 : Operation 1002 [1/1] (1.35ns)   --->   "%store_ln149 = store i32 %prev_code_2, i7 %table_prefix_code_3_addr_2" [hls/lzw_hls.cpp:149->hls/lzw_hls.cpp:227]   --->   Operation 1002 'store' 'store_ln149' <Predicate = (icmp_ln148 & trunc_ln149 == 3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_32 : Operation 1003 [1/1] (1.35ns)   --->   "%store_ln150 = store i8 %tmp_16, i7 %table_character_3_addr_2" [hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227]   --->   Operation 1003 'store' 'store_ln150' <Predicate = (icmp_ln148 & trunc_ln149 == 3)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 128> <RAM>
ST_32 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1004 'br' 'br_ln0' <Predicate = (icmp_ln148 & trunc_ln149 == 3)> <Delay = 0.00>
ST_32 : Operation 1005 [1/1] (0.00ns)   --->   "%table_size_load_5 = load i32 %table_size" [hls/lzw_hls.cpp:151->hls/lzw_hls.cpp:227]   --->   Operation 1005 'load' 'table_size_load_5' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 1006 [1/1] (1.20ns)   --->   "%table_size_2 = add i32 %table_size_load_5, i32 1" [hls/lzw_hls.cpp:151->hls/lzw_hls.cpp:227]   --->   Operation 1006 'add' 'table_size_2' <Predicate = (icmp_ln148)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1007 [1/1] (0.48ns)   --->   "%store_ln152 = store i32 %table_size_2, i32 %table_size" [hls/lzw_hls.cpp:152->hls/lzw_hls.cpp:227]   --->   Operation 1007 'store' 'store_ln152' <Predicate = (icmp_ln148)> <Delay = 0.48>
ST_32 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln152 = br void %._crit_edge.loopexit._crit_edge.i.i" [hls/lzw_hls.cpp:152->hls/lzw_hls.cpp:227]   --->   Operation 1008 'br' 'br_ln152' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_32 : Operation 1009 [1/1] (1.19ns)   --->   "%i_8 = add i31 %i_7, i31 1" [hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227]   --->   Operation 1009 'add' 'i_8' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge37.loopexit.i.i"   --->   Operation 1010 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.7ns, clock uncertainty: 1.81ns.

 <State 1>: 4.33ns
The critical path consists of the following:
	fifo read on port 'local_output_size' (hls/lzw_hls.cpp:227) [16]  (2.17 ns)
	fifo write on port 'local_output_size_out' (hls/lzw_hls.cpp:227) [18]  (2.17 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/lzw_hls.cpp:84->hls/lzw_hls.cpp:227) [23]  (0 ns)
	'getelementptr' operation ('table_prefix_code_0_addr', hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227) [34]  (0 ns)
	'store' operation ('store_ln86', hls/lzw_hls.cpp:86->hls/lzw_hls.cpp:227) of constant 4294967295 on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [35]  (1.35 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	fifo read on port 'code_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (2.26 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'phi' operation ('current_code') with incoming values : ('prev_code', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('current_code', hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227) [75]  (0 ns)
	'getelementptr' operation ('table_character_0_addr_3', hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227) [103]  (0 ns)
	'load' operation ('table_character_0_load', hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [104]  (1.35 ns)

 <State 5>: 3.07ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load', hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [181]  (1.35 ns)
	'mux' operation ('current_code', hls/lzw_hls.cpp:101->hls/lzw_hls.cpp:227) [188]  (0.605 ns)
	'icmp' operation ('icmp_ln102', hls/lzw_hls.cpp:102->hls/lzw_hls.cpp:227) [189]  (1.11 ns)

 <State 6>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('stack_15_2') with incoming values : ('stack_15_18_load') ('stack_15_18_load_1') [194]  (0.489 ns)

 <State 7>: 0.868ns
The critical path consists of the following:
	'phi' operation ('stack_index_154_i_i', hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227) with incoming values : ('add_ln100_1', hls/lzw_hls.cpp:100->hls/lzw_hls.cpp:227) [210]  (0 ns)
	'add' operation ('add_ln109', hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227) [211]  (0.868 ns)

 <State 8>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i', hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227) with incoming values : ('zext_ln109', hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227) ('add_ln109_1', hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227) [215]  (0 ns)
	'add' operation ('add_ln109_1', hls/lzw_hls.cpp:109->hls/lzw_hls.cpp:227) [224]  (1.47 ns)

 <State 9>: 2.83ns
The critical path consists of the following:
	'mux' operation ('tmp_7', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [222]  (0.57 ns)
	fifo write on port 'output_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [223]  (2.26 ns)

 <State 10>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('stack[1]') [242]  (0 ns)
	'store' operation ('store_ln114', hls/lzw_hls.cpp:114->hls/lzw_hls.cpp:227) of variable 'stack_1_2' on local variable 'stack[1]' [243]  (0.489 ns)

 <State 11>: 3.7ns
The critical path consists of the following:
	fifo read on port 'code_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [270]  (2.26 ns)
	'getelementptr' operation ('table_character_0_addr_4', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [293]  (0 ns)
	'load' operation ('table_character_0_load_1', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [294]  (1.35 ns)
	blocking operation 0.09 ns on control path)

 <State 12>: 1.96ns
The critical path consists of the following:
	'load' operation ('table_character_0_load_2', hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [279]  (1.35 ns)
	'mux' operation ('stack[0]', hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227) [286]  (0.605 ns)

 <State 13>: 3.64ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_1', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [303]  (1.35 ns)
	'mux' operation ('tmp', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [310]  (0.605 ns)
	'icmp' operation ('icmp_ln128', hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227) [311]  (1.11 ns)
	multiplexor before 'phi' operation ('stack[0]') with incoming values : ('stack[0]', hls/lzw_hls.cpp:134->hls/lzw_hls.cpp:227) ('stack[0]', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [828]  (0.57 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'phi' operation ('temp_code') with incoming values : ('prev_code', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('tmp', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [315]  (0 ns)
	'getelementptr' operation ('table_character_0_addr_6', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [320]  (0 ns)
	'load' operation ('table_character_0_load_3', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [321]  (1.35 ns)

 <State 15>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_2', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [330]  (1.35 ns)
	'mux' operation ('tmp_s', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [337]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_7', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [345]  (0 ns)
	'load' operation ('table_character_0_load_4', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [346]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 16>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_3', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [355]  (1.35 ns)
	'mux' operation ('tmp_1', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [362]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_8', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [370]  (0 ns)
	'load' operation ('table_character_0_load_5', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [371]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 17>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_4', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [380]  (1.35 ns)
	'mux' operation ('tmp_2', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [387]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_9', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [395]  (0 ns)
	'load' operation ('table_character_0_load_6', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [396]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 18>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_5', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [405]  (1.35 ns)
	'mux' operation ('tmp_3', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [412]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_10', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [420]  (0 ns)
	'load' operation ('table_character_0_load_7', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [421]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 19>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_6', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [430]  (1.35 ns)
	'mux' operation ('tmp_4', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [437]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_11', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [445]  (0 ns)
	'load' operation ('table_character_0_load_8', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [446]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 20>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_7', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [455]  (1.35 ns)
	'mux' operation ('tmp_5', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [462]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_12', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [470]  (0 ns)
	'load' operation ('table_character_0_load_9', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [471]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 21>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_8', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [480]  (1.35 ns)
	'mux' operation ('tmp_6', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [487]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_13', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [495]  (0 ns)
	'load' operation ('table_character_0_load_10', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [496]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 22>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_9', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [505]  (1.35 ns)
	'mux' operation ('tmp_8', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [512]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_14', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [520]  (0 ns)
	'load' operation ('table_character_0_load_11', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [521]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 23>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_10', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [530]  (1.35 ns)
	'mux' operation ('tmp_9', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [537]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_15', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [545]  (0 ns)
	'load' operation ('table_character_0_load_12', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [546]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 24>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_11', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [555]  (1.35 ns)
	'mux' operation ('tmp_10', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [562]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_16', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [570]  (0 ns)
	'load' operation ('table_character_0_load_13', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [571]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 25>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_12', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [580]  (1.35 ns)
	'mux' operation ('tmp_11', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [587]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_17', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [595]  (0 ns)
	'load' operation ('table_character_0_load_14', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [596]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 26>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_13', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [605]  (1.35 ns)
	'mux' operation ('tmp_12', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [612]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_18', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [620]  (0 ns)
	'load' operation ('table_character_0_load_15', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [621]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 27>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_14', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [630]  (1.35 ns)
	'mux' operation ('tmp_13', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [637]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_19', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [645]  (0 ns)
	'load' operation ('table_character_0_load_16', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [646]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 28>: 3.56ns
The critical path consists of the following:
	'load' operation ('table_prefix_code_0_load_15', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) on array 'table.prefix_code[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [655]  (1.35 ns)
	'mux' operation ('tmp_14', hls/lzw_hls.cpp:127->hls/lzw_hls.cpp:227) [662]  (0.605 ns)
	'getelementptr' operation ('table_character_0_addr_20', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [671]  (0 ns)
	'load' operation ('table_character_0_load_17', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [672]  (1.35 ns)
	blocking operation 0.248 ns on control path)

 <State 29>: 2.45ns
The critical path consists of the following:
	'load' operation ('table_character_0_load_17', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) on array 'table.character[0]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [672]  (1.35 ns)
	'mux' operation ('stack[15]', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227) [679]  (0.605 ns)
	'store' operation ('store_ln128', hls/lzw_hls.cpp:128->hls/lzw_hls.cpp:227) of variable 'stack[15]', hls/lzw_hls.cpp:126->hls/lzw_hls.cpp:227 on local variable 'stack[15]' [693]  (0.489 ns)

 <State 30>: 1.47ns
The critical path consists of the following:
	'phi' operation ('j', hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227) with incoming values : ('zext_ln143', hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227) ('add_ln143', hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227) [833]  (0 ns)
	'add' operation ('add_ln143', hls/lzw_hls.cpp:143->hls/lzw_hls.cpp:227) [857]  (1.47 ns)

 <State 31>: 2.83ns
The critical path consists of the following:
	'load' operation ('stack_15_3_load_1', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'stack[15]' [837]  (0 ns)
	'mux' operation ('tmp_15', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [855]  (0.57 ns)
	fifo write on port 'output_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [856]  (2.26 ns)

 <State 32>: 2.33ns
The critical path consists of the following:
	'load' operation ('stack_15_3_load', hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227) on local variable 'stack[15]' [865]  (0 ns)
	'mux' operation ('tmp_16', hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227) [887]  (0.57 ns)
	'store' operation ('store_ln150', hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227) of variable 'tmp_16', hls/lzw_hls.cpp:150->hls/lzw_hls.cpp:227 on array 'table.character[2]', hls/lzw_hls.cpp:79->hls/lzw_hls.cpp:227 [895]  (1.35 ns)
	blocking operation 0.403 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
