<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.h' l='40' type='int llvm::RISCVMatInt::getIntMatCost(const llvm::APInt &amp; Val, unsigned int Size, bool IsRV64)'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.h' l='34'>// Helper to estimate the number of instructions required to materialise the
// given immediate value into a register. This estimate does not account for
// `Val` possibly fitting into an immediate, and so may over-estimate.
//
// This will attempt to produce instructions to materialise `Val` as an
// `Size`-bit immediate. `IsRV64` should match the target architecture.</doc>
<def f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp' l='76' ll='89' type='int llvm::RISCVMatInt::getIntMatCost(const llvm::APInt &amp; Val, unsigned int Size, bool IsRV64)'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2292' u='c' c='_ZNK4llvm19RISCVTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2294' u='c' c='_ZNK4llvm19RISCVTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp' l='29' u='c' c='_ZN4llvm12RISCVTTIImpl13getIntImmCostERKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindE'/>
