;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 600, 0
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
	SUB @121, 103
	SPL 0, <402
	DJN -1, @-20
	SUB @121, 103
	SUB @175, 103
	DAT #121, #103
	SUB 600, 0
	SUB @0, @2
	SUB 0, 0
	SUB 600, 0
	CMP -1, <-20
	ADD -1, <-20
	SUB 600, 0
	SLT 20, @12
	SPL 0, <402
	SUB 80, 402
	SUB 80, 402
	ADD #10, <1
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-20
	ADD #290, <1
	SUB @121, 103
	SUB @121, 103
	SPL 0, <402
	SUB -209, <-120
	JMP -1, @-20
	SLT 20, @12
	SLT 20, @12
	ADD #10, <1
	SUB @121, 106
	SUB @121, 103
	CMP -209, <-120
	SUB @121, 106
	ADD 30, 9
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 30
	CMP -209, <-120
	CMP -209, <-120
	MOV -7, <-20
	ADD 210, 30
	DAT #0, #800
