

================================================================
== Vivado HLS Report for 'nonseq_prefetch'
================================================================
* Date:           Tue Jul 07 18:47:02 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        nonseq_prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  509|  509|  510|  510|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  507|  507|         9|          1|          1|   500|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     586|    684|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     35|
|Register         |        -|      -|     105|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     691|    786|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |nonseq_prefetch_A_BUS_m_axi_U  |nonseq_prefetch_A_BUS_m_axi  |        2|      0|  512|  580|
    |nonseq_prefetch_CFG_s_axi_U    |nonseq_prefetch_CFG_s_axi    |        0|      0|   74|  104|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        2|      0|  586|  684|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |a2_sum_fu_138_p2    |     +    |      0|  0|  31|          31|          31|
    |i_1_fu_155_p2       |     +    |      0|  0|  21|          21|          21|
    |phitmp_fu_161_p2    |     +    |      0|  0|   9|           9|           1|
    |ap_condition_358    |    and   |      0|  0|   1|           1|           1|
    |ap_condition_90     |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_128_p2  |   icmp   |      0|  0|   3|           9|           5|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  66|          72|          60|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |   1|          4|    1|          4|
    |ap_enable_reg_pp0_iter8       |   1|          2|    1|          2|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    |i_reg_103                     |  21|          2|   21|         42|
    |k_reg_92                      |   9|          2|    9|         18|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  35|         16|   35|         72|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a2_sum_reg_186                |  31|   0|   31|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    |exitcond_reg_182              |   1|   0|    1|          0|
    |i_reg_103                     |  21|   0|   21|          0|
    |k_reg_92                      |   9|   0|    9|          0|
    |tmp_2_cast_reg_177            |  30|   0|   31|          1|
    |exitcond_reg_182              |   0|   1|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 105|   1|  107|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CFG_AWVALID     |  in |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_AWREADY     | out |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_AWADDR      |  in |    5|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_WVALID      |  in |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_WREADY      | out |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_WDATA       |  in |   32|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_WSTRB       |  in |    4|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_ARVALID     |  in |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_ARREADY     | out |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_ARADDR      |  in |    5|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_RVALID      | out |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_RREADY      |  in |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_RDATA       | out |   32|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_RRESP       | out |    2|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_BVALID      | out |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_BREADY      |  in |    1|    s_axi   |       CFG       |    scalar    |
|s_axi_CFG_BRESP       | out |    2|    s_axi   |       CFG       |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | nonseq_prefetch | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | nonseq_prefetch | return value |
|interrupt             | out |    1| ap_ctrl_hs | nonseq_prefetch | return value |
|m_axi_A_BUS_AWVALID   | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWREADY   |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWADDR    | out |   32|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWID      | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWLEN     | out |    8|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWSIZE    | out |    3|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWBURST   | out |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWLOCK    | out |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWCACHE   | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWPROT    | out |    3|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWQOS     | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWREGION  | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_AWUSER    | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WVALID    | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WREADY    |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WDATA     | out |   32|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WSTRB     | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WLAST     | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WID       | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_WUSER     | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARVALID   | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARREADY   |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARADDR    | out |   32|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARID      | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARLEN     | out |    8|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARSIZE    | out |    3|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARBURST   | out |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARLOCK    | out |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARCACHE   | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARPROT    | out |    3|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARQOS     | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARREGION  | out |    4|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_ARUSER    | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RVALID    |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RREADY    | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RDATA     |  in |   32|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RLAST     |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RID       |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RUSER     |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_RRESP     |  in |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_BVALID    |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_BREADY    | out |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_BRESP     |  in |    2|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_BID       |  in |    1|    m_axi   |      A_BUS      |    pointer   |
|m_axi_A_BUS_BUSER     |  in |    1|    m_axi   |      A_BUS      |    pointer   |
+----------------------+-----+-----+------------+-----------------+--------------+

