   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_usbh.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB107:
  26              	 .file 1 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/core_cm4.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1685 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1686 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  48              	 .loc 1 1688 0
1689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              	 .loc 1 1689 0
  50 0012 0849     	 ldr r1,.L3
  51 0014 97F90730 	 ldrsb r3,[r7,#7]
  52 0018 5B09     	 lsrs r3,r3,#5
  53 001a FA79     	 ldrb r2,[r7,#7]
  54 001c 02F01F02 	 and r2,r2,#31
  55 0020 0120     	 movs r0,#1
  56 0022 00FA02F2 	 lsl r2,r0,r2
  57 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  58              	 .loc 1 1690 0
  59              	.L1:
1691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
  60              	 .loc 1 1692 0
  61 002a 0C37     	 adds r7,r7,#12
  62              	.LCFI3:
  63              	 .cfi_def_cfa_offset 4
  64 002c BD46     	 mov sp,r7
  65              	.LCFI4:
  66              	 .cfi_def_cfa_register 13
  67              	 
  68 002e 5DF8047B 	 ldr r7,[sp],#4
  69              	.LCFI5:
  70              	 .cfi_restore 7
  71              	 .cfi_def_cfa_offset 0
  72 0032 7047     	 bx lr
  73              	.L4:
  74              	 .align 2
  75              	.L3:
  76 0034 00E100E0 	 .word -536813312
  77              	 .cfi_endproc
  78              	.LFE107:
  80              	 .section .text.__NVIC_DisableIRQ,"ax",%progbits
  81              	 .align 2
  82              	 .thumb
  83              	 .thumb_func
  85              	__NVIC_DisableIRQ:
  86              	.LFB109:
1693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
  87              	 .loc 1 1723 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 80B4     	 push {r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 4
  95              	 .cfi_offset 7,-4
  96 0002 83B0     	 sub sp,sp,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 16
  99 0004 00AF     	 add r7,sp,#0
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 7
 102 0006 0346     	 mov r3,r0
 103 0008 FB71     	 strb r3,[r7,#7]
1724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 104              	 .loc 1 1724 0
 105 000a 97F90730 	 ldrsb r3,[r7,#7]
 106 000e 002B     	 cmp r3,#0
 107 0010 10DB     	 blt .L5
1725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 108              	 .loc 1 1726 0
 109 0012 0B49     	 ldr r1,.L7
 110 0014 97F90730 	 ldrsb r3,[r7,#7]
 111 0018 5B09     	 lsrs r3,r3,#5
 112 001a FA79     	 ldrb r2,[r7,#7]
 113 001c 02F01F02 	 and r2,r2,#31
 114 0020 0120     	 movs r0,#1
 115 0022 00FA02F2 	 lsl r2,r0,r2
 116 0026 2033     	 adds r3,r3,#32
 117 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 118              	.LBB6:
 119              	.LBB7:
 120              	 .file 2 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 121              	 .loc 2 946 0
 122              	
 123 002c BFF34F8F 	 dsb 0xF
 124              	
 125              	 .thumb
 126              	.LBE7:
 127              	.LBE6:
 128              	.LBB8:
 129              	.LBB9:
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 130              	 .loc 2 935 0
 131              	
 132 0030 BFF36F8F 	 isb 0xF
 133              	
 134              	 .thumb
 135              	.L5:
 136              	.LBE9:
 137              	.LBE8:
1727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 138              	 .loc 1 1730 0
 139 0034 0C37     	 adds r7,r7,#12
 140              	.LCFI9:
 141              	 .cfi_def_cfa_offset 4
 142 0036 BD46     	 mov sp,r7
 143              	.LCFI10:
 144              	 .cfi_def_cfa_register 13
 145              	 
 146 0038 5DF8047B 	 ldr r7,[sp],#4
 147              	.LCFI11:
 148              	 .cfi_restore 7
 149              	 .cfi_def_cfa_offset 0
 150 003c 7047     	 bx lr
 151              	.L8:
 152 003e 00BF     	 .align 2
 153              	.L7:
 154 0040 00E100E0 	 .word -536813312
 155              	 .cfi_endproc
 156              	.LFE109:
 158              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
 159              	 .align 2
 160              	 .thumb
 161              	 .thumb_func
 163              	__NVIC_ClearPendingIRQ:
 164              	.LFB112:
1731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 165              	 .loc 1 1776 0
 166              	 .cfi_startproc
 167              	 
 168              	 
 169              	 
 170 0000 80B4     	 push {r7}
 171              	.LCFI12:
 172              	 .cfi_def_cfa_offset 4
 173              	 .cfi_offset 7,-4
 174 0002 83B0     	 sub sp,sp,#12
 175              	.LCFI13:
 176              	 .cfi_def_cfa_offset 16
 177 0004 00AF     	 add r7,sp,#0
 178              	.LCFI14:
 179              	 .cfi_def_cfa_register 7
 180 0006 0346     	 mov r3,r0
 181 0008 FB71     	 strb r3,[r7,#7]
1777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 182              	 .loc 1 1777 0
 183 000a 97F90730 	 ldrsb r3,[r7,#7]
 184 000e 002B     	 cmp r3,#0
 185 0010 0CDB     	 blt .L9
1778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 186              	 .loc 1 1779 0
 187 0012 0949     	 ldr r1,.L11
 188 0014 97F90730 	 ldrsb r3,[r7,#7]
 189 0018 5B09     	 lsrs r3,r3,#5
 190 001a FA79     	 ldrb r2,[r7,#7]
 191 001c 02F01F02 	 and r2,r2,#31
 192 0020 0120     	 movs r0,#1
 193 0022 00FA02F2 	 lsl r2,r0,r2
 194 0026 6033     	 adds r3,r3,#96
 195 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 196              	.L9:
1780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 197              	 .loc 1 1781 0
 198 002c 0C37     	 adds r7,r7,#12
 199              	.LCFI15:
 200              	 .cfi_def_cfa_offset 4
 201 002e BD46     	 mov sp,r7
 202              	.LCFI16:
 203              	 .cfi_def_cfa_register 13
 204              	 
 205 0030 5DF8047B 	 ldr r7,[sp],#4
 206              	.LCFI17:
 207              	 .cfi_restore 7
 208              	 .cfi_def_cfa_offset 0
 209 0034 7047     	 bx lr
 210              	.L12:
 211 0036 00BF     	 .align 2
 212              	.L11:
 213 0038 00E100E0 	 .word -536813312
 214              	 .cfi_endproc
 215              	.LFE112:
 217              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 218              	 .align 2
 219              	 .thumb
 220              	 .thumb_func
 222              	__NVIC_SetPriority:
 223              	.LFB114:
1782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 224              	 .loc 1 1815 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228              	 
 229 0000 80B4     	 push {r7}
 230              	.LCFI18:
 231              	 .cfi_def_cfa_offset 4
 232              	 .cfi_offset 7,-4
 233 0002 83B0     	 sub sp,sp,#12
 234              	.LCFI19:
 235              	 .cfi_def_cfa_offset 16
 236 0004 00AF     	 add r7,sp,#0
 237              	.LCFI20:
 238              	 .cfi_def_cfa_register 7
 239 0006 0346     	 mov r3,r0
 240 0008 3960     	 str r1,[r7]
 241 000a FB71     	 strb r3,[r7,#7]
1816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 242              	 .loc 1 1816 0
 243 000c 97F90730 	 ldrsb r3,[r7,#7]
 244 0010 002B     	 cmp r3,#0
 245 0012 0ADB     	 blt .L14
1817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 246              	 .loc 1 1818 0
 247 0014 0D49     	 ldr r1,.L16
 248 0016 97F90730 	 ldrsb r3,[r7,#7]
 249 001a 3A68     	 ldr r2,[r7]
 250 001c D2B2     	 uxtb r2,r2
 251 001e 9200     	 lsls r2,r2,#2
 252 0020 D2B2     	 uxtb r2,r2
 253 0022 0B44     	 add r3,r3,r1
 254 0024 83F80023 	 strb r2,[r3,#768]
 255 0028 0AE0     	 b .L13
 256              	.L14:
1819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 257              	 .loc 1 1822 0
 258 002a 0949     	 ldr r1,.L16+4
 259 002c FB79     	 ldrb r3,[r7,#7]
 260 002e 03F00F03 	 and r3,r3,#15
 261 0032 043B     	 subs r3,r3,#4
 262 0034 3A68     	 ldr r2,[r7]
 263 0036 D2B2     	 uxtb r2,r2
 264 0038 9200     	 lsls r2,r2,#2
 265 003a D2B2     	 uxtb r2,r2
 266 003c 0B44     	 add r3,r3,r1
 267 003e 1A76     	 strb r2,[r3,#24]
 268              	.L13:
1823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 269              	 .loc 1 1824 0
 270 0040 0C37     	 adds r7,r7,#12
 271              	.LCFI21:
 272              	 .cfi_def_cfa_offset 4
 273 0042 BD46     	 mov sp,r7
 274              	.LCFI22:
 275              	 .cfi_def_cfa_register 13
 276              	 
 277 0044 5DF8047B 	 ldr r7,[sp],#4
 278              	.LCFI23:
 279              	 .cfi_restore 7
 280              	 .cfi_def_cfa_offset 0
 281 0048 7047     	 bx lr
 282              	.L17:
 283 004a 00BF     	 .align 2
 284              	.L16:
 285 004c 00E100E0 	 .word -536813312
 286 0050 00ED00E0 	 .word -536810240
 287              	 .cfi_endproc
 288              	.LFE114:
 290              	 .section .rodata.xmc_usbh_driver_version,"a",%progbits
 291              	 .align 2
 294              	xmc_usbh_driver_version:
 295 0000 0202     	 .short 514
 296 0002 0002     	 .short 512
 297              	 .section .data.VBUS_port,"aw",%progbits
 298              	 .align 2
 301              	VBUS_port:
 302 0000 00830248 	 .word 1208124160
 303              	 .section .data.VBUS_pin,"aw",%progbits
 304              	 .align 2
 307              	VBUS_pin:
 308 0000 02000000 	 .word 2
 309              	 .section .bss.is_nack,"aw",%nobits
 310              	 .align 2
 313              	is_nack:
 314 0000 00000000 	 .space 14
 314      00000000 
 314      00000000 
 314      0000
 315 000e 0000     	 .section .rodata.xmc_usbh_driver_capabilities,"a",%progbits
 316              	 .align 2
 319              	xmc_usbh_driver_capabilities:
 320 0000 01       	 .byte 1
 321 0001 00       	 .byte 0
 322 0002 03       	 .byte 3
 323 0003 00       	 .space 1
 324              	 .section .data.XMC_USBH0_device,"aw",%progbits
 325              	 .align 2
 328              	XMC_USBH0_device:
 329 0000 00000450 	 .word 1342439424
 330 0004 00050450 	 .word 1342440704
 331 0008 00000000 	 .word 0
 332 000c 00000000 	 .word 0
 333 0010 00       	 .byte 0
 334 0011 00       	 .byte 0
 335 0012 00       	 .byte 0
 336 0013 00       	 .space 1
 337              	 .section .bss.pipe,"aw",%nobits
 338              	 .align 2
 341              	pipe:
 342 0000 00000000 	 .space 448
 342      00000000 
 342      00000000 
 342      00000000 
 342      00000000 
 343              	 .section .bss.XMC_USBH0_dfifo_ptr,"aw",%nobits
 344              	 .align 2
 347              	XMC_USBH0_dfifo_ptr:
 348 0000 00000000 	 .space 56
 348      00000000 
 348      00000000 
 348      00000000 
 348      00000000 
 349              	 .section .text.XMC_lClockGating,"ax",%progbits
 350              	 .align 2
 351              	 .thumb
 352              	 .thumb_func
 354              	XMC_lClockGating:
 355              	.LFB184:
 356              	 .file 3 "../Libraries/XMCLib/src/xmc_usbh.c"
   1:../Libraries/XMCLib/src/xmc_usbh.c **** /**
   2:../Libraries/XMCLib/src/xmc_usbh.c ****  * @file xmc_usbh.c
   3:../Libraries/XMCLib/src/xmc_usbh.c ****  * @date 2020-11-20
   4:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   5:../Libraries/XMCLib/src/xmc_usbh.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_usbh.c ****  *****************************************************************************
   7:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   9:../Libraries/XMCLib/src/xmc_usbh.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_usbh.c ****  * All rights reserved.
  11:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  12:../Libraries/XMCLib/src/xmc_usbh.c ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  14:../Libraries/XMCLib/src/xmc_usbh.c ****  * Permission is hereby granted, free of charge, to any person or organization
  15:../Libraries/XMCLib/src/xmc_usbh.c ****  * obtaining a copy of the software and accompanying documentation covered by
  16:../Libraries/XMCLib/src/xmc_usbh.c ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:../Libraries/XMCLib/src/xmc_usbh.c ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:../Libraries/XMCLib/src/xmc_usbh.c ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:../Libraries/XMCLib/src/xmc_usbh.c ****  * do so, all subject to the following:
  20:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  21:../Libraries/XMCLib/src/xmc_usbh.c ****  * The copyright notices in the Software and this entire statement, including
  22:../Libraries/XMCLib/src/xmc_usbh.c ****  * the above license grant, this restriction and the following disclaimer,
  23:../Libraries/XMCLib/src/xmc_usbh.c ****  * must be included in all copies of the Software, in whole or in part, and
  24:../Libraries/XMCLib/src/xmc_usbh.c ****  * all derivative works of the Software, unless such copies or derivative
  25:../Libraries/XMCLib/src/xmc_usbh.c ****  * works are solely in the form of machine-executable object code generated by
  26:../Libraries/XMCLib/src/xmc_usbh.c ****  * a source language processor.
  27:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  28:../Libraries/XMCLib/src/xmc_usbh.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:../Libraries/XMCLib/src/xmc_usbh.c ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:../Libraries/XMCLib/src/xmc_usbh.c ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:../Libraries/XMCLib/src/xmc_usbh.c ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:../Libraries/XMCLib/src/xmc_usbh.c ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:../Libraries/XMCLib/src/xmc_usbh.c ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:../Libraries/XMCLib/src/xmc_usbh.c ****  * DEALINGS IN THE SOFTWARE.
  35:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  36:../Libraries/XMCLib/src/xmc_usbh.c ****  * To improve the quality of the software, users are encouraged to share
  37:../Libraries/XMCLib/src/xmc_usbh.c ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:../Libraries/XMCLib/src/xmc_usbh.c ****  * at XMCSupport@infineon.com.
  39:../Libraries/XMCLib/src/xmc_usbh.c ****  *****************************************************************************
  40:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  41:../Libraries/XMCLib/src/xmc_usbh.c ****  * Change History
  42:../Libraries/XMCLib/src/xmc_usbh.c ****  * --------------
  43:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  44:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-06-30:
  45:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Initial <br>
  46:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-09-01:
  47:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Removed Keil specific exclusion<br>
  48:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2018-06-21:
  49:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation issues for XMC42
  50:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2019-05-07:
  51:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation warnings
  52:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2019-12-03:
  53:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation warnings
  54:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2020-11-20:
  55:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation errors for XMC4504
  56:../Libraries/XMCLib/src/xmc_usbh.c ****  * @endcond
  57:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  58:../Libraries/XMCLib/src/xmc_usbh.c ****  */
  59:../Libraries/XMCLib/src/xmc_usbh.c **** 
  60:../Libraries/XMCLib/src/xmc_usbh.c **** #include "xmc_usbh.h"
  61:../Libraries/XMCLib/src/xmc_usbh.c **** 
  62:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(USB0) && ((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || (UC_SERIES == XMC43) || (UC_S
  63:../Libraries/XMCLib/src/xmc_usbh.c **** 
  64:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides transfer result*/
  65:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl);
  66:../Libraries/XMCLib/src/xmc_usbh.c **** /*Updates the power state of the driver*/
  67:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state);
  68:../Libraries/XMCLib/src/xmc_usbh.c **** 
  69:../Libraries/XMCLib/src/xmc_usbh.c **** /*********************************************************** USBH Driver **************************
  70:../Libraries/XMCLib/src/xmc_usbh.c **** 
  71:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro to represent USB host driver version*/
  72:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_DRV_VERSION ((uint16_t)((uint16_t)XMC_LIB_MINOR_VERSION << 8U)|XMC_LIB_PATCH_VERSI
  73:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to gate PHY clock and AHB clock*/
  74:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_STOP  (0x03U)
  75:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to ungate PHY clock and AHB clock*/
  76:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_UNGATE  (0x100U)
  77:../Libraries/XMCLib/src/xmc_usbh.c **** 
  78:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Version */
  79:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_DRIVER_VERSION_t xmc_usbh_driver_version = { XMC_USBH_API_VERSION, XMC_USBH_D
  80:../Libraries/XMCLib/src/xmc_usbh.c **** 
  81:../Libraries/XMCLib/src/xmc_usbh.c **** /*Variables to hold selected VBUS port pin*/
  82:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_GPIO_PORT_t *VBUS_port = XMC_GPIO_PORT3;
  83:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t VBUS_pin = 2U;
  84:../Libraries/XMCLib/src/xmc_usbh.c **** 
  85:../Libraries/XMCLib/src/xmc_usbh.c **** /*Array to track nack events on each pipe*/
  86:../Libraries/XMCLib/src/xmc_usbh.c **** static bool is_nack[USBH0_MAX_PIPE_NUM];
  87:../Libraries/XMCLib/src/xmc_usbh.c **** 
  88:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Capabilities */
  89:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_CAPABILITIES_t xmc_usbh_driver_capabilities =
  90:../Libraries/XMCLib/src/xmc_usbh.c **** {
  91:../Libraries/XMCLib/src/xmc_usbh.c ****   0x0001U,      /* Root HUB available Ports Mask */
  92:../Libraries/XMCLib/src/xmc_usbh.c ****   0U,           /* Automatic SPLIT packet handling */
  93:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Connect event */
  94:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Disconnect event */
  95:../Libraries/XMCLib/src/xmc_usbh.c ****   0U            /* Signal Overcurrent event */
  96:../Libraries/XMCLib/src/xmc_usbh.c **** };
  97:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver state and registers */
  98:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH0_DEVICE_t XMC_USBH0_device/* __attribute__((section ("RW_IRAM1")))*/ =
  99:../Libraries/XMCLib/src/xmc_usbh.c **** {
 100:../Libraries/XMCLib/src/xmc_usbh.c ****   (USB0_GLOBAL_TypeDef *)(USB0_BASE),    /** Global register interface            */
 101:../Libraries/XMCLib/src/xmc_usbh.c ****   ((USB0_CH_TypeDef *)(USB0_CH0_BASE)),  /** Host channel interface               */
 102:../Libraries/XMCLib/src/xmc_usbh.c ****   0,                                     /** Port event callback; set during init */
 103:../Libraries/XMCLib/src/xmc_usbh.c ****   0,                                     /** Pipe event callback; set during init */
 104:../Libraries/XMCLib/src/xmc_usbh.c ****   false,                                 /** init status */
 105:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_POWER_OFF,                    /** USB Power status */
 106:../Libraries/XMCLib/src/xmc_usbh.c ****   false                                  /** Port reset state */
 107:../Libraries/XMCLib/src/xmc_usbh.c **** };
 108:../Libraries/XMCLib/src/xmc_usbh.c **** 
 109:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host pipe information. The array stores information related to packet id, data toggle,
 110:../Libraries/XMCLib/src/xmc_usbh.c ****  * pending data transfer information, periodic transfer interval, received data size etc for each
 111:../Libraries/XMCLib/src/xmc_usbh.c ****  * pipe.*/
 112:../Libraries/XMCLib/src/xmc_usbh.c **** static volatile XMC_USBH0_pipe_t pipe[USBH0_MAX_PIPE_NUM];
 113:../Libraries/XMCLib/src/xmc_usbh.c **** 
 114:../Libraries/XMCLib/src/xmc_usbh.c **** /* FIFO sizes in bytes (total available memory for FIFOs is 1.25 kB) */
 115:../Libraries/XMCLib/src/xmc_usbh.c **** #define RX_FIFO_SIZE           (1128U)   /* RxFIFO size */
 116:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_NON_PERI  (64U)     /* Non-periodic Tx FIFO size */
 117:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_PERI      (1024U)   /* Periodic Tx FIFO size */
 118:../Libraries/XMCLib/src/xmc_usbh.c **** 
 119:../Libraries/XMCLib/src/xmc_usbh.c **** /*Stores data FIFO pointer for each pipe*/
 120:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t *XMC_USBH0_dfifo_ptr[USBH0_MAX_PIPE_NUM];
 121:../Libraries/XMCLib/src/xmc_usbh.c **** 
 122:../Libraries/XMCLib/src/xmc_usbh.c **** /* Local functions */
 123:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 124:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   enable Enable (XMC_USBH_CLOCK_GATING_ENABLE) or disable(XMC_USBH_CLOCK_GATING_DISABLE) 
 125:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 126:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 127:../Libraries/XMCLib/src/xmc_usbh.c ****  * Enable/disable clock gating depending if feature is supported.
 128:../Libraries/XMCLib/src/xmc_usbh.c **** */
 129:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lClockGating(uint8_t enable)
 130:../Libraries/XMCLib/src/xmc_usbh.c **** {
 357              	 .loc 3 130 0
 358              	 .cfi_startproc
 359              	 
 360              	 
 361 0000 80B5     	 push {r7,lr}
 362              	.LCFI24:
 363              	 .cfi_def_cfa_offset 8
 364              	 .cfi_offset 7,-8
 365              	 .cfi_offset 14,-4
 366 0002 82B0     	 sub sp,sp,#8
 367              	.LCFI25:
 368              	 .cfi_def_cfa_offset 16
 369 0004 00AF     	 add r7,sp,#0
 370              	.LCFI26:
 371              	 .cfi_def_cfa_register 7
 372 0006 0346     	 mov r3,r0
 373 0008 FB71     	 strb r3,[r7,#7]
 131:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(CLOCK_GATING_SUPPORTED)
 132:../Libraries/XMCLib/src/xmc_usbh.c ****   if (enable == XMC_USBH_CLOCK_GATING_ENABLE)
 374              	 .loc 3 132 0
 375 000a FB79     	 ldrb r3,[r7,#7]
 376 000c 012B     	 cmp r3,#1
 377 000e 02D1     	 bne .L19
 133:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 134:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 378              	 .loc 3 134 0
 379 0010 0648     	 ldr r0,.L22
 380 0012 FFF7FEFF 	 bl XMC_SCU_CLOCK_GatePeripheralClock
 381              	.L19:
 135:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 136:../Libraries/XMCLib/src/xmc_usbh.c ****   if (enable == XMC_USBH_CLOCK_GATING_DISABLE)
 382              	 .loc 3 136 0
 383 0016 FB79     	 ldrb r3,[r7,#7]
 384 0018 002B     	 cmp r3,#0
 385 001a 02D1     	 bne .L20
 137:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 138:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 386              	 .loc 3 138 0
 387 001c 0348     	 ldr r0,.L22
 388 001e FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 389              	.L20:
 139:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 140:../Libraries/XMCLib/src/xmc_usbh.c **** #else
 141:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(enable);
 142:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 143:../Libraries/XMCLib/src/xmc_usbh.c **** 
 144:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 390              	 .loc 3 144 0
 391 0022 00BF     	 nop
 145:../Libraries/XMCLib/src/xmc_usbh.c **** }
 392              	 .loc 3 145 0
 393 0024 0837     	 adds r7,r7,#8
 394              	.LCFI27:
 395              	 .cfi_def_cfa_offset 8
 396 0026 BD46     	 mov sp,r7
 397              	.LCFI28:
 398              	 .cfi_def_cfa_register 13
 399              	 
 400 0028 80BD     	 pop {r7,pc}
 401              	.L23:
 402 002a 00BF     	 .align 2
 403              	.L22:
 404 002c 80000020 	 .word 536871040
 405              	 .cfi_endproc
 406              	.LFE184:
 408              	 .section .text.XMC_lTriggerHaltChannel,"ax",%progbits
 409              	 .align 2
 410              	 .thumb
 411              	 .thumb_func
 413              	XMC_lTriggerHaltChannel:
 414              	.LFB185:
 146:../Libraries/XMCLib/src/xmc_usbh.c **** 
 147:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 148:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch Pointer to Channel
 149:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 150:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 151:../Libraries/XMCLib/src/xmc_usbh.c ****  * Triggers halt of a channel.
 152:../Libraries/XMCLib/src/xmc_usbh.c **** */
 153:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lTriggerHaltChannel(USB0_CH_TypeDef *ptr_ch)
 154:../Libraries/XMCLib/src/xmc_usbh.c **** {
 415              	 .loc 3 154 0
 416              	 .cfi_startproc
 417              	 
 418              	 
 419              	 
 420 0000 80B4     	 push {r7}
 421              	.LCFI29:
 422              	 .cfi_def_cfa_offset 4
 423              	 .cfi_offset 7,-4
 424 0002 83B0     	 sub sp,sp,#12
 425              	.LCFI30:
 426              	 .cfi_def_cfa_offset 16
 427 0004 00AF     	 add r7,sp,#0
 428              	.LCFI31:
 429              	 .cfi_def_cfa_register 7
 430 0006 7860     	 str r0,[r7,#4]
 155:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk; /* Enable halt interrupt */
 431              	 .loc 3 155 0
 432 0008 7B68     	 ldr r3,[r7,#4]
 433 000a 0222     	 movs r2,#2
 434 000c DA60     	 str r2,[r3,#12]
 156:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk);
 435              	 .loc 3 156 0
 436 000e 7B68     	 ldr r3,[r7,#4]
 437 0010 1B68     	 ldr r3,[r3]
 438 0012 43F04042 	 orr r2,r3,#-1073741824
 439 0016 7B68     	 ldr r3,[r7,#4]
 440 0018 1A60     	 str r2,[r3]
 157:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 441              	 .loc 3 157 0
 442 001a 00BF     	 nop
 158:../Libraries/XMCLib/src/xmc_usbh.c **** }
 443              	 .loc 3 158 0
 444 001c 0C37     	 adds r7,r7,#12
 445              	.LCFI32:
 446              	 .cfi_def_cfa_offset 4
 447 001e BD46     	 mov sp,r7
 448              	.LCFI33:
 449              	 .cfi_def_cfa_register 13
 450              	 
 451 0020 5DF8047B 	 ldr r7,[sp],#4
 452              	.LCFI34:
 453              	 .cfi_restore 7
 454              	 .cfi_def_cfa_offset 0
 455 0024 7047     	 bx lr
 456              	 .cfi_endproc
 457              	.LFE185:
 459 0026 00BF     	 .section .text.XMC_lStartTransfer,"ax",%progbits
 460              	 .align 2
 461              	 .thumb
 462              	 .thumb_func
 464              	XMC_lStartTransfer:
 465              	.LFB186:
 159:../Libraries/XMCLib/src/xmc_usbh.c **** 
 160:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 161:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_pipe Pointer to Pipe
 162:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch   Pointer to Channel
 163:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  bool \n
 164:../Libraries/XMCLib/src/xmc_usbh.c ****  *          true = success,\n
 165:../Libraries/XMCLib/src/xmc_usbh.c ****  *          false = fail
 166:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 167:../Libraries/XMCLib/src/xmc_usbh.c ****  * Start transfer on Pipe. The function uses transfer complete interrupts to transfer data more tha
 168:../Libraries/XMCLib/src/xmc_usbh.c ****  * packet size. It takes care of updating data toggle information in subsequent packets related to 
 169:../Libraries/XMCLib/src/xmc_usbh.c **** */
 170:../Libraries/XMCLib/src/xmc_usbh.c **** static bool XMC_lStartTransfer (XMC_USBH0_pipe_t *ptr_pipe, USB0_CH_TypeDef *ptr_ch)
 171:../Libraries/XMCLib/src/xmc_usbh.c **** {
 466              	 .loc 3 171 0
 467              	 .cfi_startproc
 468              	 
 469              	 
 470 0000 80B5     	 push {r7,lr}
 471              	.LCFI35:
 472              	 .cfi_def_cfa_offset 8
 473              	 .cfi_offset 7,-8
 474              	 .cfi_offset 14,-4
 475 0002 90B0     	 sub sp,sp,#64
 476              	.LCFI36:
 477              	 .cfi_def_cfa_offset 72
 478 0004 00AF     	 add r7,sp,#0
 479              	.LCFI37:
 480              	 .cfi_def_cfa_register 7
 481 0006 7860     	 str r0,[r7,#4]
 482 0008 3960     	 str r1,[r7]
 172:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcchar;
 173:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hctsiz;
 174:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcintmsk;
 175:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_transfer;
 176:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_fifo;
 177:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_queue;
 178:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  txsts = 0U;
 483              	 .loc 3 178 0
 484 000a 0023     	 movs r3,#0
 485 000c FB62     	 str r3,[r7,#44]
 179:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  pckt_num;
 180:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  max_pckt_size;
 181:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t   *ptr_src = ptr_pipe->data;
 486              	 .loc 3 181 0
 487 000e 7B68     	 ldr r3,[r7,#4]
 488 0010 5B68     	 ldr r3,[r3,#4]
 489 0012 7B62     	 str r3,[r7,#36]
 182:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  *ptr_dest = NULL;
 490              	 .loc 3 182 0
 491 0014 0023     	 movs r3,#0
 492 0016 3B62     	 str r3,[r7,#32]
 183:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t  cnt;
 184:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_index;
 185:../Libraries/XMCLib/src/xmc_usbh.c ****   bool status;
 186:../Libraries/XMCLib/src/xmc_usbh.c **** 
 187:../Libraries/XMCLib/src/xmc_usbh.c ****   if (!(XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk))
 493              	 .loc 3 187 0
 494 0018 914B     	 ldr r3,.L59
 495 001a 1B68     	 ldr r3,[r3]
 496 001c D3F84034 	 ldr r3,[r3,#1088]
 497 0020 03F00103 	 and r3,r3,#1
 498 0024 002B     	 cmp r3,#0
 499 0026 02D1     	 bne .L27
 188:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 189:../Libraries/XMCLib/src/xmc_usbh.c ****     status = false;
 500              	 .loc 3 189 0
 501 0028 0023     	 movs r3,#0
 502 002a 7B77     	 strb r3,[r7,#29]
 503 002c 12E1     	 b .L28
 504              	.L27:
 190:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 191:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 192:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 193:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save channel characteristic register to local variable */
 194:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar   = ptr_ch->HCCHAR;
 505              	 .loc 3 194 0
 506 002e 3B68     	 ldr r3,[r7]
 507 0030 1B68     	 ldr r3,[r3]
 508 0032 FB63     	 str r3,[r7,#60]
 195:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save transfer size register to local variable */
 196:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz   = ptr_ch->HCTSIZ_BUFFERMODE;
 509              	 .loc 3 196 0
 510 0034 3B68     	 ldr r3,[r7]
 511 0036 1B69     	 ldr r3,[r3,#16]
 512 0038 BB63     	 str r3,[r7,#56]
 197:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk = 0U;
 513              	 .loc 3 197 0
 514 003a 0023     	 movs r3,#0
 515 003c 7B63     	 str r3,[r7,#52]
 198:../Libraries/XMCLib/src/xmc_usbh.c ****     cnt      = 0U;
 516              	 .loc 3 198 0
 517 003e 0023     	 movs r3,#0
 518 0040 FB83     	 strh r3,[r7,#30]
 199:../Libraries/XMCLib/src/xmc_usbh.c **** 
 200:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare transfer */
 201:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Reset EPDir (transfer direction = output) and enable channel */
 202:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar &= (uint32_t)(~(uint32_t)(USB_CH_HCCHAR_EPDir_Msk | USB_CH_HCCHAR_ChDis_Msk));
 519              	 .loc 3 202 0
 520 0042 FB6B     	 ldr r3,[r7,#60]
 521 0044 23F08043 	 bic r3,r3,#1073741824
 522 0048 23F40043 	 bic r3,r3,#32768
 523 004c FB63     	 str r3,[r7,#60]
 203:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;
 524              	 .loc 3 203 0
 525 004e FB6B     	 ldr r3,[r7,#60]
 526 0050 43F00043 	 orr r3,r3,#-2147483648
 527 0054 FB63     	 str r3,[r7,#60]
 204:../Libraries/XMCLib/src/xmc_usbh.c **** 
 205:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Enable default interrupts needed for all transfers */
 206:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk  = (USB_CH_HCINTMSK_XactErrMsk_Msk  |
 528              	 .loc 3 206 0
 529 0056 9923     	 movs r3,#153
 530 0058 7B63     	 str r3,[r7,#52]
 207:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_XferComplMsk_Msk |
 208:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_NakMsk_Msk    |
 209:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_StallMsk_Msk)  ;
 210:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Keep PID */
 211:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz &=  (uint32_t)USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 531              	 .loc 3 211 0
 532 005a BB6B     	 ldr r3,[r7,#56]
 533 005c 03F0C043 	 and r3,r3,#1610612736
 534 0060 BB63     	 str r3,[r7,#56]
 212:../Libraries/XMCLib/src/xmc_usbh.c **** 
 213:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Packet specific setup */
 214:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_TOKEN_Msk)
 535              	 .loc 3 214 0
 536 0062 7B68     	 ldr r3,[r7,#4]
 537 0064 1B68     	 ldr r3,[r3]
 538 0066 03F00F03 	 and r3,r3,#15
 539 006a 022B     	 cmp r3,#2
 540 006c 16D0     	 beq .L57
 541 006e 032B     	 cmp r3,#3
 542 0070 02D0     	 beq .L31
 543 0072 012B     	 cmp r3,#1
 544 0074 09D0     	 beq .L32
 215:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 216:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_IN:
 217:../Libraries/XMCLib/src/xmc_usbh.c ****         /* set transfer direction to input */
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar   |=  (uint32_t)USB_CH_HCCHAR_EPDir_Msk;
 219:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 220:../Libraries/XMCLib/src/xmc_usbh.c ****         hcintmsk  |= (uint32_t)( USB_CH_HCINTMSK_DataTglErrMsk_Msk  |
 221:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_BblErrMsk_Msk |
 222:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_AckMsk_Msk    |
 223:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_NakMsk_Msk )  ;
 224:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 225:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 227:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 228:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk  ;
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 230:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 231:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 232:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 545              	 .loc 3 232 0
 546 0076 12E0     	 b .L33
 547              	.L31:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 548              	 .loc 3 218 0
 549 0078 FB6B     	 ldr r3,[r7,#60]
 550 007a 43F40043 	 orr r3,r3,#32768
 551 007e FB63     	 str r3,[r7,#60]
 220:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_BblErrMsk_Msk |
 552              	 .loc 3 220 0
 553 0080 7B6B     	 ldr r3,[r7,#52]
 554 0082 43F4A663 	 orr r3,r3,#1328
 555 0086 7B63     	 str r3,[r7,#52]
 224:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 556              	 .loc 3 224 0
 557 0088 09E0     	 b .L33
 558              	.L32:
 228:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 559              	 .loc 3 228 0
 560 008a BB6B     	 ldr r3,[r7,#56]
 561 008c 23F0C043 	 bic r3,r3,#1610612736
 562 0090 BB63     	 str r3,[r7,#56]
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 563              	 .loc 3 229 0
 564 0092 BB6B     	 ldr r3,[r7,#56]
 565 0094 43F0C043 	 orr r3,r3,#1610612736
 566 0098 BB63     	 str r3,[r7,#56]
 230:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 567              	 .loc 3 230 0
 568 009a 00E0     	 b .L33
 569              	.L57:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 570              	 .loc 3 226 0
 571 009c 00BF     	 nop
 572              	.L33:
 233:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 234:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare PID */
 235:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_DATA_Msk)
 573              	 .loc 3 235 0
 574 009e 7B68     	 ldr r3,[r7,#4]
 575 00a0 1B68     	 ldr r3,[r3]
 576 00a2 03F0F003 	 and r3,r3,#240
 577 00a6 102B     	 cmp r3,#16
 578 00a8 02D0     	 beq .L35
 579 00aa 202B     	 cmp r3,#32
 580 00ac 05D0     	 beq .L36
 236:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 237:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA0:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 239:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 240:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 241:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 244:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 245:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 246:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 581              	 .loc 3 246 0
 582 00ae 0DE0     	 b .L37
 583              	.L35:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 584              	 .loc 3 238 0
 585 00b0 BB6B     	 ldr r3,[r7,#56]
 586 00b2 23F0C043 	 bic r3,r3,#1610612736
 587 00b6 BB63     	 str r3,[r7,#56]
 240:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 588              	 .loc 3 240 0
 589 00b8 08E0     	 b .L37
 590              	.L36:
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 591              	 .loc 3 242 0
 592 00ba BB6B     	 ldr r3,[r7,#56]
 593 00bc 23F0C043 	 bic r3,r3,#1610612736
 594 00c0 BB63     	 str r3,[r7,#56]
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 595              	 .loc 3 243 0
 596 00c2 BB6B     	 ldr r3,[r7,#56]
 597 00c4 43F08043 	 orr r3,r3,#1073741824
 598 00c8 BB63     	 str r3,[r7,#56]
 244:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 599              	 .loc 3 244 0
 600 00ca 00BF     	 nop
 601              	.L37:
 247:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 248:../Libraries/XMCLib/src/xmc_usbh.c **** 
 249:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare odd/even frame */
 250:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((XMC_USBH0_device.global_register->HFNUM & 1U) != 0U)
 602              	 .loc 3 250 0
 603 00cc 644B     	 ldr r3,.L59
 604 00ce 1B68     	 ldr r3,[r3]
 605 00d0 D3F80834 	 ldr r3,[r3,#1032]
 606 00d4 03F00103 	 and r3,r3,#1
 607 00d8 002B     	 cmp r3,#0
 608 00da 04D0     	 beq .L38
 251:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 252:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar &= (uint32_t)~USB_CH_HCCHAR_OddFrm_Msk;
 609              	 .loc 3 252 0
 610 00dc FB6B     	 ldr r3,[r7,#60]
 611 00de 23F00053 	 bic r3,r3,#536870912
 612 00e2 FB63     	 str r3,[r7,#60]
 613 00e4 03E0     	 b .L39
 614              	.L38:
 253:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 254:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 255:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 256:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar |= (uint32_t)USB_CH_HCCHAR_OddFrm_Msk;
 615              	 .loc 3 256 0
 616 00e6 FB6B     	 ldr r3,[r7,#60]
 617 00e8 43F00053 	 orr r3,r3,#536870912
 618 00ec FB63     	 str r3,[r7,#60]
 619              	.L39:
 257:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 258:../Libraries/XMCLib/src/xmc_usbh.c **** 
 259:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Get transfer type specific status */
 260:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->ep_type)
 620              	 .loc 3 260 0
 621 00ee 7B68     	 ldr r3,[r7,#4]
 622 00f0 9B7E     	 ldrb r3,[r3,#26]
 623 00f2 032B     	 cmp r3,#3
 624 00f4 21D8     	 bhi .L58
 625 00f6 01A2     	 adr r2,.L42
 626 00f8 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 627              	 .p2align 2
 628              	.L42:
 629 00fc 0D010000 	 .word .L41+1
 630 0100 23010000 	 .word .L43+1
 631 0104 0D010000 	 .word .L41+1
 632 0108 23010000 	 .word .L43+1
 633              	 .p2align 1
 634              	.L41:
 261:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 262:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_CONTROL:
 263:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_BULK:
 264:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk))
 635              	 .loc 3 264 0
 636 010c FB6B     	 ldr r3,[r7,#60]
 637 010e 03F40043 	 and r3,r3,#32768
 638 0112 002B     	 cmp r3,#0
 639 0114 04D1     	 bne .L44
 265:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 266:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->GNPTXSTS;
 640              	 .loc 3 266 0
 641 0116 524B     	 ldr r3,.L59
 642 0118 1B68     	 ldr r3,[r3]
 643 011a DB6A     	 ldr r3,[r3,#44]
 644 011c FB62     	 str r3,[r7,#44]
 267:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 268:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 645              	 .loc 3 268 0
 646 011e 0DE0     	 b .L45
 647              	.L44:
 648 0120 0CE0     	 b .L45
 649              	.L43:
 269:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 270:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_INTERRUPT:
 271:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk))
 650              	 .loc 3 271 0
 651 0122 FB6B     	 ldr r3,[r7,#60]
 652 0124 03F40043 	 and r3,r3,#32768
 653 0128 002B     	 cmp r3,#0
 654 012a 05D1     	 bne .L46
 272:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 273:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->HPTXSTS;
 655              	 .loc 3 273 0
 656 012c 4C4B     	 ldr r3,.L59
 657 012e 1B68     	 ldr r3,[r3]
 658 0130 D3F81034 	 ldr r3,[r3,#1040]
 659 0134 FB62     	 str r3,[r7,#44]
 274:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 275:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 660              	 .loc 3 275 0
 661 0136 01E0     	 b .L45
 662              	.L46:
 663 0138 00E0     	 b .L45
 664              	.L58:
 276:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 277:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 665              	 .loc 3 277 0
 666 013a 00BF     	 nop
 667              	.L45:
 278:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 279:../Libraries/XMCLib/src/xmc_usbh.c **** 
 280:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Calculate remaining transfer size */
 281:../Libraries/XMCLib/src/xmc_usbh.c ****     num_remaining_transfer = ptr_pipe->num - ptr_pipe->num_transferred_total;
 668              	 .loc 3 281 0
 669 013c 7B68     	 ldr r3,[r7,#4]
 670 013e 9A68     	 ldr r2,[r3,#8]
 671 0140 7B68     	 ldr r3,[r7,#4]
 672 0142 DB68     	 ldr r3,[r3,#12]
 673 0144 D31A     	 subs r3,r2,r3
 674 0146 3B63     	 str r3,[r7,#48]
 282:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Limit transfer to available space inside fifo/queue if OUT transaction */
 283:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)(hcchar & USB_CH_HCCHAR_EPDir_Msk) == 0U)
 675              	 .loc 3 283 0
 676 0148 FB6B     	 ldr r3,[r7,#60]
 677 014a 03F40043 	 and r3,r3,#32768
 678 014e 002B     	 cmp r3,#0
 679 0150 44D1     	 bne .L47
 284:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 285:../Libraries/XMCLib/src/xmc_usbh.c ****       max_pckt_size =  ptr_pipe->ep_max_packet_size;
 680              	 .loc 3 285 0
 681 0152 7B68     	 ldr r3,[r7,#4]
 682 0154 9B8A     	 ldrh r3,[r3,#20]
 683 0156 BB61     	 str r3,[r7,#24]
 286:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_fifo = (uint32_t)((uint32_t)(txsts & 0x0000FFFFU) <<  2);
 684              	 .loc 3 286 0
 685 0158 FB6A     	 ldr r3,[r7,#44]
 686 015a 9BB2     	 uxth r3,r3
 687 015c 9B00     	 lsls r3,r3,#2
 688 015e 7B61     	 str r3,[r7,#20]
 287:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_queue  = (uint32_t)((uint32_t)(txsts & 0x00FF0000U) >> 16);
 689              	 .loc 3 287 0
 690 0160 FB6A     	 ldr r3,[r7,#44]
 691 0162 03F47F03 	 and r3,r3,#16711680
 692 0166 1B0C     	 lsrs r3,r3,#16
 693 0168 3B61     	 str r3,[r7,#16]
 288:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > num_remaining_fifo)
 694              	 .loc 3 288 0
 695 016a 3A6B     	 ldr r2,[r7,#48]
 696 016c 7B69     	 ldr r3,[r7,#20]
 697 016e 9A42     	 cmp r2,r3
 698 0170 01D9     	 bls .L48
 289:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 290:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = num_remaining_fifo;
 699              	 .loc 3 290 0
 700 0172 7B69     	 ldr r3,[r7,#20]
 701 0174 3B63     	 str r3,[r7,#48]
 702              	.L48:
 291:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 292:../Libraries/XMCLib/src/xmc_usbh.c ****       pckt_num = (uint32_t)((num_remaining_transfer + (max_pckt_size - 1U)) / max_pckt_size);
 703              	 .loc 3 292 0
 704 0176 BA69     	 ldr r2,[r7,#24]
 705 0178 3B6B     	 ldr r3,[r7,#48]
 706 017a 1344     	 add r3,r3,r2
 707 017c 5A1E     	 subs r2,r3,#1
 708 017e BB69     	 ldr r3,[r7,#24]
 709 0180 B2FBF3F3 	 udiv r3,r2,r3
 710 0184 BB62     	 str r3,[r7,#40]
 293:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pckt_num > num_remaining_queue)
 711              	 .loc 3 293 0
 712 0186 BA6A     	 ldr r2,[r7,#40]
 713 0188 3B69     	 ldr r3,[r7,#16]
 714 018a 9A42     	 cmp r2,r3
 715 018c 01D9     	 bls .L49
 294:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 295:../Libraries/XMCLib/src/xmc_usbh.c ****         pckt_num = num_remaining_queue;
 716              	 .loc 3 295 0
 717 018e 3B69     	 ldr r3,[r7,#16]
 718 0190 BB62     	 str r3,[r7,#40]
 719              	.L49:
 296:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 297:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > (pckt_num * max_pckt_size))
 720              	 .loc 3 297 0
 721 0192 BB6A     	 ldr r3,[r7,#40]
 722 0194 BA69     	 ldr r2,[r7,#24]
 723 0196 02FB03F2 	 mul r2,r2,r3
 724 019a 3B6B     	 ldr r3,[r7,#48]
 725 019c 9A42     	 cmp r2,r3
 726 019e 04D2     	 bcs .L50
 298:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 299:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = pckt_num * max_pckt_size;
 727              	 .loc 3 299 0
 728 01a0 BB6A     	 ldr r3,[r7,#40]
 729 01a2 BA69     	 ldr r2,[r7,#24]
 730 01a4 02FB03F3 	 mul r3,r2,r3
 731 01a8 3B63     	 str r3,[r7,#48]
 732              	.L50:
 300:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 301:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt = (uint16_t)((num_remaining_transfer + 3U) / 4U);
 733              	 .loc 3 301 0
 734 01aa 3B6B     	 ldr r3,[r7,#48]
 735 01ac 0333     	 adds r3,r3,#3
 736 01ae 9B08     	 lsrs r3,r3,#2
 737 01b0 FB83     	 strh r3,[r7,#30]
 302:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  = ptr_pipe->data + ptr_pipe->num_transferred_total;
 738              	 .loc 3 302 0
 739 01b2 7B68     	 ldr r3,[r7,#4]
 740 01b4 5A68     	 ldr r2,[r3,#4]
 741 01b6 7B68     	 ldr r3,[r7,#4]
 742 01b8 DB68     	 ldr r3,[r3,#12]
 743 01ba 1344     	 add r3,r3,r2
 744 01bc 7B62     	 str r3,[r7,#36]
 303:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_index = ((USB0_CH_TypeDef *)ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_re
 745              	 .loc 3 303 0
 746 01be 3B68     	 ldr r3,[r7]
 747 01c0 274A     	 ldr r2,.L59
 748 01c2 5268     	 ldr r2,[r2,#4]
 749 01c4 9B1A     	 subs r3,r3,r2
 750 01c6 5B11     	 asrs r3,r3,#5
 751 01c8 FB60     	 str r3,[r7,#12]
 304:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_dest = (uint32_t *)XMC_USBH0_dfifo_ptr[loc_index];
 752              	 .loc 3 304 0
 753 01ca 264A     	 ldr r2,.L59+4
 754 01cc FB68     	 ldr r3,[r7,#12]
 755 01ce 52F82330 	 ldr r3,[r2,r3,lsl#2]
 756 01d2 3B62     	 str r3,[r7,#32]
 305:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For OUT/SETUP transfer num_transferring represents num of bytes to be sent */
 306:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = num_remaining_transfer;
 757              	 .loc 3 306 0
 758 01d4 7B68     	 ldr r3,[r7,#4]
 759 01d6 3A6B     	 ldr r2,[r7,#48]
 760 01d8 1A61     	 str r2,[r3,#16]
 761 01da 02E0     	 b .L51
 762              	.L47:
 307:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 308:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 309:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 310:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For IN transfer num_transferring is zero */
 311:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = 0U;
 763              	 .loc 3 311 0
 764 01dc 7B68     	 ldr r3,[r7,#4]
 765 01de 0022     	 movs r2,#0
 766 01e0 1A61     	 str r2,[r3,#16]
 767              	.L51:
 312:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 313:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Set packet count and transfer size */
 314:../Libraries/XMCLib/src/xmc_usbh.c ****     if (num_remaining_transfer != 0U)
 768              	 .loc 3 314 0
 769 01e2 3B6B     	 ldr r3,[r7,#48]
 770 01e4 002B     	 cmp r3,#0
 771 01e6 12D0     	 beq .L52
 315:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 316:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= (((num_remaining_transfer + ptr_pipe->ep_max_packet_size) - 1U) / ptr_pipe->ep_max_
 772              	 .loc 3 316 0
 773 01e8 7B68     	 ldr r3,[r7,#4]
 774 01ea 9B8A     	 ldrh r3,[r3,#20]
 775 01ec 1A46     	 mov r2,r3
 776 01ee 3B6B     	 ldr r3,[r7,#48]
 777 01f0 1344     	 add r3,r3,r2
 778 01f2 013B     	 subs r3,r3,#1
 779 01f4 7A68     	 ldr r2,[r7,#4]
 780 01f6 928A     	 ldrh r2,[r2,#20]
 781 01f8 B3FBF2F3 	 udiv r3,r3,r2
 782 01fc DB04     	 lsls r3,r3,#19
 783 01fe BA6B     	 ldr r2,[r7,#56]
 784 0200 1343     	 orrs r3,r3,r2
 785 0202 BB63     	 str r3,[r7,#56]
 317:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |=   num_remaining_transfer;
 786              	 .loc 3 317 0
 787 0204 BA6B     	 ldr r2,[r7,#56]
 788 0206 3B6B     	 ldr r3,[r7,#48]
 789 0208 1343     	 orrs r3,r3,r2
 790 020a BB63     	 str r3,[r7,#56]
 791 020c 03E0     	 b .L53
 792              	.L52:
 318:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 319:../Libraries/XMCLib/src/xmc_usbh.c ****     else                                                     /* Zero length packet */
 320:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 321:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= ((uint32_t)1U << USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos); /* Packet count = 1 */
 793              	 .loc 3 321 0
 794 020e BB6B     	 ldr r3,[r7,#56]
 795 0210 43F40023 	 orr r3,r3,#524288
 796 0214 BB63     	 str r3,[r7,#56]
 797              	.L53:
 322:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= 0U;                                        /* Transfer size = 0 */
 323:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 324:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_DisableIRQ (USB0_0_IRQn);
 798              	 .loc 3 324 0
 799 0216 6B20     	 movs r0,#107
 800 0218 FFF7FEFF 	 bl __NVIC_DisableIRQ
 325:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCINTMSK = hcintmsk;                  /* Enable channel interrupts */
 801              	 .loc 3 325 0
 802 021c 3B68     	 ldr r3,[r7]
 803 021e 7A6B     	 ldr r2,[r7,#52]
 804 0220 DA60     	 str r2,[r3,#12]
 326:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCTSIZ_BUFFERMODE = hctsiz;           /* Write ch transfer size */
 805              	 .loc 3 326 0
 806 0222 3B68     	 ldr r3,[r7]
 807 0224 BA6B     	 ldr r2,[r7,#56]
 808 0226 1A61     	 str r2,[r3,#16]
 327:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCCHAR = hcchar;                      /* Write ch characteristics */
 809              	 .loc 3 327 0
 810 0228 3B68     	 ldr r3,[r7]
 811 022a FA6B     	 ldr r2,[r7,#60]
 812 022c 1A60     	 str r2,[r3]
 328:../Libraries/XMCLib/src/xmc_usbh.c ****     while (cnt != 0U)                             /* Load data */
 813              	 .loc 3 328 0
 814 022e 09E0     	 b .L54
 815              	.L55:
 329:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 330:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 331:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__unaligned uint32_t *)ptr_src);
 332:../Libraries/XMCLib/src/xmc_usbh.c **** #else/* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
 333:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((uint32_t *)ptr_src);
 816              	 .loc 3 333 0
 817 0230 7B6A     	 ldr r3,[r7,#36]
 818 0232 1A68     	 ldr r2,[r3]
 819 0234 3B6A     	 ldr r3,[r7,#32]
 820 0236 1A60     	 str r2,[r3]
 334:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 335:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  += 4U;
 821              	 .loc 3 335 0
 822 0238 7B6A     	 ldr r3,[r7,#36]
 823 023a 0433     	 adds r3,r3,#4
 824 023c 7B62     	 str r3,[r7,#36]
 336:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt--;
 825              	 .loc 3 336 0
 826 023e FB8B     	 ldrh r3,[r7,#30]
 827 0240 013B     	 subs r3,r3,#1
 828 0242 FB83     	 strh r3,[r7,#30]
 829              	.L54:
 328:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 830              	 .loc 3 328 0
 831 0244 FB8B     	 ldrh r3,[r7,#30]
 832 0246 002B     	 cmp r3,#0
 833 0248 F2D1     	 bne .L55
 337:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 338:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_EnableIRQ  (USB0_0_IRQn);                /* Enable OTG interrupt */
 834              	 .loc 3 338 0
 835 024a 6B20     	 movs r0,#107
 836 024c FFF7FEFF 	 bl __NVIC_EnableIRQ
 339:../Libraries/XMCLib/src/xmc_usbh.c ****     status = true;
 837              	 .loc 3 339 0
 838 0250 0123     	 movs r3,#1
 839 0252 7B77     	 strb r3,[r7,#29]
 840              	.L28:
 340:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 341:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 841              	 .loc 3 341 0
 842 0254 7B7F     	 ldrb r3,[r7,#29]
 342:../Libraries/XMCLib/src/xmc_usbh.c **** }
 843              	 .loc 3 342 0
 844 0256 1846     	 mov r0,r3
 845 0258 4037     	 adds r7,r7,#64
 846              	.LCFI38:
 847              	 .cfi_def_cfa_offset 8
 848 025a BD46     	 mov sp,r7
 849              	.LCFI39:
 850              	 .cfi_def_cfa_register 13
 851              	 
 852 025c 80BD     	 pop {r7,pc}
 853              	.L60:
 854 025e 00BF     	 .align 2
 855              	.L59:
 856 0260 00000000 	 .word XMC_USBH0_device
 857 0264 00000000 	 .word XMC_USBH0_dfifo_ptr
 858              	 .cfi_endproc
 859              	.LFE186:
 861              	 .section .text.XMC_USBH_GetVersion,"ax",%progbits
 862              	 .align 2
 863              	 .thumb
 864              	 .thumb_func
 866              	XMC_USBH_GetVersion:
 867              	.LFB187:
 343:../Libraries/XMCLib/src/xmc_usbh.c **** 
 344:../Libraries/XMCLib/src/xmc_usbh.c **** /* USB driver API functions */
 345:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 346:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref XMC_USBH_DRIVER_VERSION_t
 347:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 348:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver version.
 349:../Libraries/XMCLib/src/xmc_usbh.c **** */
 350:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_DRIVER_VERSION_t XMC_USBH_GetVersion (void) { return xmc_usbh_driver_version; }
 868              	 .loc 3 350 0
 869              	 .cfi_startproc
 870              	 
 871              	 
 872              	 
 873 0000 80B4     	 push {r7}
 874              	.LCFI40:
 875              	 .cfi_def_cfa_offset 4
 876              	 .cfi_offset 7,-4
 877 0002 83B0     	 sub sp,sp,#12
 878              	.LCFI41:
 879              	 .cfi_def_cfa_offset 16
 880 0004 00AF     	 add r7,sp,#0
 881              	.LCFI42:
 882              	 .cfi_def_cfa_register 7
 883              	 .loc 3 350 0
 884 0006 084B     	 ldr r3,.L63
 885 0008 1B68     	 ldr r3,[r3]
 886 000a 7B60     	 str r3,[r7,#4]
 887 000c 0023     	 movs r3,#0
 888 000e BA88     	 ldrh r2,[r7,#4]
 889 0010 62F30F03 	 bfi r3,r2,#0,#16
 890 0014 FA88     	 ldrh r2,[r7,#6]
 891 0016 62F31F43 	 bfi r3,r2,#16,#16
 892 001a 1846     	 mov r0,r3
 893 001c 0C37     	 adds r7,r7,#12
 894              	.LCFI43:
 895              	 .cfi_def_cfa_offset 4
 896 001e BD46     	 mov sp,r7
 897              	.LCFI44:
 898              	 .cfi_def_cfa_register 13
 899              	 
 900 0020 5DF8047B 	 ldr r7,[sp],#4
 901              	.LCFI45:
 902              	 .cfi_restore 7
 903              	 .cfi_def_cfa_offset 0
 904 0024 7047     	 bx lr
 905              	.L64:
 906 0026 00BF     	 .align 2
 907              	.L63:
 908 0028 00000000 	 .word xmc_usbh_driver_version
 909              	 .cfi_endproc
 910              	.LFE187:
 912              	 .section .text.XMC_USBH_GetCapabilities,"ax",%progbits
 913              	 .align 2
 914              	 .thumb
 915              	 .thumb_func
 917              	XMC_USBH_GetCapabilities:
 918              	.LFB188:
 351:../Libraries/XMCLib/src/xmc_usbh.c **** 
 352:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 353:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  \ref XMC_USBH_CAPABILITIES_t
 354:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 355:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver capabilities.
 356:../Libraries/XMCLib/src/xmc_usbh.c **** */
 357:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_CAPABILITIES_t XMC_USBH_GetCapabilities (void) { return xmc_usbh_driver_capabilitie
 919              	 .loc 3 357 0
 920              	 .cfi_startproc
 921              	 
 922              	 
 923              	 
 924 0000 80B4     	 push {r7}
 925              	.LCFI46:
 926              	 .cfi_def_cfa_offset 4
 927              	 .cfi_offset 7,-4
 928 0002 00AF     	 add r7,sp,#0
 929              	.LCFI47:
 930              	 .cfi_def_cfa_register 7
 931              	 .loc 3 357 0
 932 0004 0122     	 movs r2,#1
 933 0006 62F30E03 	 bfi r3,r2,#0,#15
 934 000a 6FF3CF33 	 bfc r3,#15,#1
 935 000e 43F48033 	 orr r3,r3,#65536
 936 0012 43F40033 	 orr r3,r3,#131072
 937 0016 6FF39243 	 bfc r3,#18,#1
 938 001a 1846     	 mov r0,r3
 939 001c BD46     	 mov sp,r7
 940              	.LCFI48:
 941              	 .cfi_def_cfa_register 13
 942              	 
 943 001e 5DF8047B 	 ldr r7,[sp],#4
 944              	.LCFI49:
 945              	 .cfi_restore 7
 946              	 .cfi_def_cfa_offset 0
 947 0022 7047     	 bx lr
 948              	 .cfi_endproc
 949              	.LFE188:
 951              	 .section .text.XMC_USBH_Initialize,"ax",%progbits
 952              	 .align 2
 953              	 .thumb
 954              	 .thumb_func
 956              	XMC_USBH_Initialize:
 957              	.LFB189:
 358:../Libraries/XMCLib/src/xmc_usbh.c **** 
 359:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 360:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_port_event  Pointer to port event callback function \ref ARM_USBH_SignalPortEvent
 361:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_pipe_event  Pointer to pipe event callback function \ref ARM_USBH_SignalPipeEvent
 362:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  int32_t \ref Execution_status. 0 if execution is successful.
 363:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 364:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 365:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initialize USB Host Interface. Registers callback functions to be executed on port event and pip
 366:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initializes FIFO address for each pipe. Configures P3.2 as the VBUS charge pump enable pin.\n
 367:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 368:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Related APIs:</b><BR>
 369:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Uninitialize() \n
 370:../Libraries/XMCLib/src/xmc_usbh.c **** */
 371:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Initialize (XMC_USBH_SignalPortEvent_t cb_port_event,
 372:../Libraries/XMCLib/src/xmc_usbh.c ****                                     XMC_USBH_SignalPipeEvent_t cb_pipe_event)
 373:../Libraries/XMCLib/src/xmc_usbh.c **** {
 958              	 .loc 3 373 0
 959              	 .cfi_startproc
 960              	 
 961              	 
 962 0000 80B5     	 push {r7,lr}
 963              	.LCFI50:
 964              	 .cfi_def_cfa_offset 8
 965              	 .cfi_offset 7,-8
 966              	 .cfi_offset 14,-4
 967 0002 84B0     	 sub sp,sp,#16
 968              	.LCFI51:
 969              	 .cfi_def_cfa_offset 24
 970 0004 00AF     	 add r7,sp,#0
 971              	.LCFI52:
 972              	 .cfi_def_cfa_register 7
 973 0006 7860     	 str r0,[r7,#4]
 974 0008 3960     	 str r1,[r7]
 374:../Libraries/XMCLib/src/xmc_usbh.c **** 
 375:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t channel;
 376:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 975              	 .loc 3 376 0
 976 000a 0023     	 movs r3,#0
 977 000c BB60     	 str r3,[r7,#8]
 377:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.init_done == true)
 978              	 .loc 3 377 0
 979 000e 174B     	 ldr r3,.L72
 980 0010 1B7C     	 ldrb r3,[r3,#16]
 981 0012 002B     	 cmp r3,#0
 982 0014 25D1     	 bne .L68
 378:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 379:../Libraries/XMCLib/src/xmc_usbh.c ****     /*return ok since initialized*/
 380:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 381:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 382:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 383:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign callbacks */
 384:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb = cb_port_event;
 983              	 .loc 3 384 0
 984 0016 154A     	 ldr r2,.L72
 985 0018 7B68     	 ldr r3,[r7,#4]
 986 001a 9360     	 str r3,[r2,#8]
 385:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPipeEvent_cb = cb_pipe_event;
 987              	 .loc 3 385 0
 988 001c 134A     	 ldr r2,.L72
 989 001e 3B68     	 ldr r3,[r7]
 990 0020 D360     	 str r3,[r2,#12]
 386:../Libraries/XMCLib/src/xmc_usbh.c **** 
 387:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign fifo start addresses */
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     for (channel = 0U; channel < USBH0_MAX_PIPE_NUM; channel++)
 991              	 .loc 3 388 0
 992 0022 0023     	 movs r3,#0
 993 0024 FB60     	 str r3,[r7,#12]
 994 0026 0CE0     	 b .L69
 995              	.L70:
 389:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 390:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 996              	 .loc 3 390 0 discriminator 3
 997 0028 FB68     	 ldr r3,[r7,#12]
 998 002a 03F5A023 	 add r3,r3,#327680
 999 002e 4133     	 adds r3,r3,#65
 1000 0030 1B03     	 lsls r3,r3,#12
 1001 0032 1946     	 mov r1,r3
 1002 0034 0E4A     	 ldr r2,.L72+4
 1003 0036 FB68     	 ldr r3,[r7,#12]
 1004 0038 42F82310 	 str r1,[r2,r3,lsl#2]
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 1005              	 .loc 3 388 0 discriminator 3
 1006 003c FB68     	 ldr r3,[r7,#12]
 1007 003e 0133     	 adds r3,r3,#1
 1008 0040 FB60     	 str r3,[r7,#12]
 1009              	.L69:
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 1010              	 .loc 3 388 0 is_stmt 0 discriminator 1
 1011 0042 FB68     	 ldr r3,[r7,#12]
 1012 0044 0D2B     	 cmp r3,#13
 1013 0046 EFD9     	 bls .L70
 391:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 392:../Libraries/XMCLib/src/xmc_usbh.c **** 
 393:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1014              	 .loc 3 393 0 is_stmt 1
 1015 0048 0A4B     	 ldr r3,.L72+8
 1016 004a 1A68     	 ldr r2,[r3]
 1017 004c 0A4B     	 ldr r3,.L72+12
 1018 004e 1B68     	 ldr r3,[r3]
 1019 0050 DBB2     	 uxtb r3,r3
 1020 0052 1046     	 mov r0,r2
 1021 0054 1946     	 mov r1,r3
 1022 0056 8822     	 movs r2,#136
 1023 0058 FFF7FEFF 	 bl XMC_GPIO_SetMode
 394:../Libraries/XMCLib/src/xmc_usbh.c **** 
 395:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.init_done = true;
 1024              	 .loc 3 395 0
 1025 005c 034B     	 ldr r3,.L72
 1026 005e 0122     	 movs r2,#1
 1027 0060 1A74     	 strb r2,[r3,#16]
 1028              	.L68:
 396:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 397:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1029              	 .loc 3 397 0
 1030 0062 BB68     	 ldr r3,[r7,#8]
 398:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1031              	 .loc 3 398 0
 1032 0064 1846     	 mov r0,r3
 1033 0066 1037     	 adds r7,r7,#16
 1034              	.LCFI53:
 1035              	 .cfi_def_cfa_offset 8
 1036 0068 BD46     	 mov sp,r7
 1037              	.LCFI54:
 1038              	 .cfi_def_cfa_register 13
 1039              	 
 1040 006a 80BD     	 pop {r7,pc}
 1041              	.L73:
 1042              	 .align 2
 1043              	.L72:
 1044 006c 00000000 	 .word XMC_USBH0_device
 1045 0070 00000000 	 .word XMC_USBH0_dfifo_ptr
 1046 0074 00000000 	 .word VBUS_port
 1047 0078 00000000 	 .word VBUS_pin
 1048              	 .cfi_endproc
 1049              	.LFE189:
 1051              	 .section .text.XMC_USBH_Uninitialize,"ax",%progbits
 1052              	 .align 2
 1053              	 .thumb
 1054              	 .thumb_func
 1056              	XMC_USBH_Uninitialize:
 1057              	.LFB190:
 399:../Libraries/XMCLib/src/xmc_usbh.c **** 
 400:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 401:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 to indicate success.
 402:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 403:../Libraries/XMCLib/src/xmc_usbh.c ****  * De-initialize USB Host Interface. Sets the driver power state as powered off. Disables VBUS.\n
 404:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 405:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 406:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff() \n
 407:../Libraries/XMCLib/src/xmc_usbh.c **** */
 408:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Uninitialize (void)
 409:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1058              	 .loc 3 409 0
 1059              	 .cfi_startproc
 1060              	 
 1061              	 
 1062 0000 80B5     	 push {r7,lr}
 1063              	.LCFI55:
 1064              	 .cfi_def_cfa_offset 8
 1065              	 .cfi_offset 7,-8
 1066              	 .cfi_offset 14,-4
 1067 0002 00AF     	 add r7,sp,#0
 1068              	.LCFI56:
 1069              	 .cfi_def_cfa_register 7
 410:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.init_done = false;
 1070              	 .loc 3 410 0
 1071 0004 044B     	 ldr r3,.L76
 1072 0006 0022     	 movs r2,#0
 1073 0008 1A74     	 strb r2,[r3,#16]
 411:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)XMC_USBH_PowerControl(XMC_USBH_POWER_OFF);
 1074              	 .loc 3 411 0
 1075 000a 0020     	 movs r0,#0
 1076 000c FFF7FEFF 	 bl XMC_USBH_PowerControl
 412:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH_DRIVER_OK;
 1077              	 .loc 3 412 0
 1078 0010 0023     	 movs r3,#0
 413:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1079              	 .loc 3 413 0
 1080 0012 1846     	 mov r0,r3
 1081 0014 80BD     	 pop {r7,pc}
 1082              	.L77:
 1083 0016 00BF     	 .align 2
 1084              	.L76:
 1085 0018 00000000 	 .word XMC_USBH0_device
 1086              	 .cfi_endproc
 1087              	.LFE190:
 1089              	 .section .text.XMC_USBH_PowerControl,"ax",%progbits
 1090              	 .align 2
 1091              	 .thumb
 1092              	 .thumb_func
 1094              	XMC_USBH_PowerControl:
 1095              	.LFB191:
 414:../Libraries/XMCLib/src/xmc_usbh.c **** 
 415:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 416:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param  state  Power state. \ref XMC_USBH_POWER_STATE_t
 417:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 418:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 419:../Libraries/XMCLib/src/xmc_usbh.c ****  * Control USB Host Interface Power. If power state is set to \ref XMC_USBH_POWER_FULL,
 420:../Libraries/XMCLib/src/xmc_usbh.c ****  * it initializes the peripheral and enables VBUS. If power state is set to \ref XMC_USBH_POWER_OFF
 421:../Libraries/XMCLib/src/xmc_usbh.c ****  * disables the peripheral and the VBUS.\n
 422:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 423:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 424:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff(), XMC_USBH_Uninitialize(
 425:../Libraries/XMCLib/src/xmc_usbh.c **** */
 426:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state)
 427:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1096              	 .loc 3 427 0
 1097              	 .cfi_startproc
 1098              	 
 1099              	 
 1100 0000 80B5     	 push {r7,lr}
 1101              	.LCFI57:
 1102              	 .cfi_def_cfa_offset 8
 1103              	 .cfi_offset 7,-8
 1104              	 .cfi_offset 14,-4
 1105 0002 84B0     	 sub sp,sp,#16
 1106              	.LCFI58:
 1107              	 .cfi_def_cfa_offset 24
 1108 0004 00AF     	 add r7,sp,#0
 1109              	.LCFI59:
 1110              	 .cfi_def_cfa_register 7
 1111 0006 0346     	 mov r3,r0
 1112 0008 FB71     	 strb r3,[r7,#7]
 428:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1113              	 .loc 3 428 0
 1114 000a 0023     	 movs r3,#0
 1115 000c FB60     	 str r3,[r7,#12]
 429:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_value;
 430:../Libraries/XMCLib/src/xmc_usbh.c ****   switch (state)
 1116              	 .loc 3 430 0
 1117 000e FB79     	 ldrb r3,[r7,#7]
 1118 0010 012B     	 cmp r3,#1
 1119 0012 04D0     	 beq .L80
 1120 0014 022B     	 cmp r3,#2
 1121 0016 33D0     	 beq .L81
 1122 0018 002B     	 cmp r3,#0
 1123 001a 04D0     	 beq .L82
 1124 001c DDE0     	 b .L79
 1125              	.L80:
 431:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 432:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_LOW:
 433:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1126              	 .loc 3 433 0
 1127 001e 6FF00303 	 mvn r3,#3
 1128 0022 FB60     	 str r3,[r7,#12]
 434:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1129              	 .loc 3 434 0
 1130 0024 D9E0     	 b .L79
 1131              	.L82:
 435:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_OFF:
 436:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_DisableIRQ  (USB0_0_IRQn);
 1132              	 .loc 3 436 0
 1133 0026 6B20     	 movs r0,#107
 1134 0028 FFF7FEFF 	 bl __NVIC_DisableIRQ
 437:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_ClearPendingIRQ (USB0_0_IRQn); /* Clear pending interrupt */
 1135              	 .loc 3 437 0
 1136 002c 6B20     	 movs r0,#107
 1137 002e FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 438:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state =  state; /* Clear powered flag */
 1138              	 .loc 3 438 0
 1139 0032 6C4A     	 ldr r2,.L90
 1140 0034 FB79     	 ldrb r3,[r7,#7]
 1141 0036 5374     	 strb r3,[r2,#17]
 439:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  &= (uint32_t)(~USB_GAHBCFG_GlblIntrMsk_Msk); /* Di
 1142              	 .loc 3 439 0
 1143 0038 6A4B     	 ldr r3,.L90
 1144 003a 1B68     	 ldr r3,[r3]
 1145 003c 694A     	 ldr r2,.L90
 1146 003e 1268     	 ldr r2,[r2]
 1147 0040 9268     	 ldr r2,[r2,#8]
 1148 0042 22F00102 	 bic r2,r2,#1
 1149 0046 9A60     	 str r2,[r3,#8]
 440:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_ENABLE); /* Enable Clock Gating */
 1150              	 .loc 3 440 0
 1151 0048 0120     	 movs r0,#1
 1152 004a FFF7FEFF 	 bl XMC_lClockGating
 441:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  |=  (uint32_t)USB_PCGCCTL_StopPclk_Msk; /* Stop PH
 1153              	 .loc 3 441 0
 1154 004e 654B     	 ldr r3,.L90
 1155 0050 1B68     	 ldr r3,[r3]
 1156 0052 644A     	 ldr r2,.L90
 1157 0054 1268     	 ldr r2,[r2]
 1158 0056 D2F8002E 	 ldr r2,[r2,#3584]
 1159 005a 42F00102 	 orr r2,r2,#1
 1160 005e C3F8002E 	 str r2,[r3,#3584]
 442:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_DisableUsb(); /* Disable Power USB */
 1161              	 .loc 3 442 0
 1162 0062 FFF7FEFF 	 bl XMC_SCU_POWER_DisableUsb
 443:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* reset USB */
 1163              	 .loc 3 443 0
 1164 0066 6048     	 ldr r0,.L90+4
 1165 0068 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 444:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1166              	 .loc 3 444 0
 1167 006c 5D4B     	 ldr r3,.L90
 1168 006e 0022     	 movs r2,#0
 1169 0070 9A74     	 strb r2,[r3,#18]
 445:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1170              	 .loc 3 445 0
 1171 0072 5E48     	 ldr r0,.L90+8
 1172 0074 0021     	 movs r1,#0
 1173 0076 4FF4E072 	 mov r2,#448
 1174 007a FFF7FEFF 	 bl memset
 446:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1175              	 .loc 3 446 0
 1176 007e ACE0     	 b .L79
 1177              	.L81:
 447:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_FULL:
 448:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.init_done == false)
 1178              	 .loc 3 448 0
 1179 0080 584B     	 ldr r3,.L90
 1180 0082 1B7C     	 ldrb r3,[r3,#16]
 1181 0084 83F00103 	 eor r3,r3,#1
 1182 0088 DBB2     	 uxtb r3,r3
 1183 008a 002B     	 cmp r3,#0
 1184 008c 03D0     	 beq .L83
 449:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 450:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR;
 1185              	 .loc 3 450 0
 1186 008e 4FF0FF33 	 mov r3,#-1
 1187 0092 FB60     	 str r3,[r7,#12]
 451:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1188              	 .loc 3 451 0
 1189 0094 A1E0     	 b .L79
 1190              	.L83:
 452:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* not initialized */
 453:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.power_state == XMC_USBH_POWER_FULL)
 1191              	 .loc 3 453 0
 1192 0096 534B     	 ldr r3,.L90
 1193 0098 5B7C     	 ldrb r3,[r3,#17]
 1194 009a 022B     	 cmp r3,#2
 1195 009c 02D1     	 bne .L84
 454:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 455:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_OK;
 1196              	 .loc 3 455 0
 1197 009e 0023     	 movs r3,#0
 1198 00a0 FB60     	 str r3,[r7,#12]
 456:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1199              	 .loc 3 456 0
 1200 00a2 9AE0     	 b .L79
 1201              	.L84:
 457:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* already powered */
 458:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_DISABLE); /* disable clock gating */
 1202              	 .loc 3 458 0
 1203 00a4 0020     	 movs r0,#0
 1204 00a6 FFF7FEFF 	 bl XMC_lClockGating
 459:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1205              	 .loc 3 459 0
 1206 00aa 0220     	 movs r0,#2
 1207 00ac FFF7FEFF 	 bl XMC_USBH_osDelay
 460:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* deassert reset USB *
 1208              	 .loc 3 460 0
 1209 00b0 4D48     	 ldr r0,.L90+4
 1210 00b2 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 461:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1211              	 .loc 3 461 0
 1212 00b6 0220     	 movs r0,#2
 1213 00b8 FFF7FEFF 	 bl XMC_USBH_osDelay
 462:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1214              	 .loc 3 462 0
 1215 00bc 6420     	 movs r0,#100
 1216 00be FFF7FEFF 	 bl XMC_USBH_osDelay
 463:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_EnableUsb(); /* Enable Power USB */
 1217              	 .loc 3 463 0
 1218 00c2 FFF7FEFF 	 bl XMC_SCU_POWER_EnableUsb
 464:../Libraries/XMCLib/src/xmc_usbh.c **** 
 465:../Libraries/XMCLib/src/xmc_usbh.c ****       /* On-chip Full-speed PHY */
 466:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  &=  (uint32_t)~USB_PCGCCTL_StopPclk_Msk;  /* Start
 1219              	 .loc 3 466 0
 1220 00c6 474B     	 ldr r3,.L90
 1221 00c8 1B68     	 ldr r3,[r3]
 1222 00ca 464A     	 ldr r2,.L90
 1223 00cc 1268     	 ldr r2,[r2]
 1224 00ce D2F8002E 	 ldr r2,[r2,#3584]
 1225 00d2 22F00102 	 bic r2,r2,#1
 1226 00d6 C3F8002E 	 str r2,[r3,#3584]
 467:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GUSBCFG  |=  (uint32_t)USB_GUSBCFG_PHYSel_Msk;    /* Full-s
 1227              	 .loc 3 467 0
 1228 00da 424B     	 ldr r3,.L90
 1229 00dc 1B68     	 ldr r3,[r3]
 1230 00de 414A     	 ldr r2,.L90
 1231 00e0 1268     	 ldr r2,[r2]
 1232 00e2 D268     	 ldr r2,[r2,#12]
 1233 00e4 42F04002 	 orr r2,r2,#64
 1234 00e8 DA60     	 str r2,[r3,#12]
 468:../Libraries/XMCLib/src/xmc_usbh.c **** 
 469:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_AHBIdle_Msk) == 0U) /* wait u
 1235              	 .loc 3 469 0
 1236 00ea 00BF     	 nop
 1237              	.L85:
 1238              	 .loc 3 469 0 is_stmt 0 discriminator 1
 1239 00ec 3D4B     	 ldr r3,.L90
 1240 00ee 1B68     	 ldr r3,[r3]
 1241 00f0 1B69     	 ldr r3,[r3,#16]
 1242 00f2 002B     	 cmp r3,#0
 1243 00f4 FADA     	 bge .L85
 470:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 471:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 472:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 473:../Libraries/XMCLib/src/xmc_usbh.c **** 
 474:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRSTCTL |=  (uint32_t)USB_GRSTCTL_CSftRst_Msk; /* Core soft
 1244              	 .loc 3 474 0 is_stmt 1
 1245 00f6 3B4B     	 ldr r3,.L90
 1246 00f8 1B68     	 ldr r3,[r3]
 1247 00fa 3A4A     	 ldr r2,.L90
 1248 00fc 1268     	 ldr r2,[r2]
 1249 00fe 1269     	 ldr r2,[r2,#16]
 1250 0100 42F00102 	 orr r2,r2,#1
 1251 0104 1A61     	 str r2,[r3,#16]
 475:../Libraries/XMCLib/src/xmc_usbh.c **** 
 476:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_CSftRst_Msk)  != 0U) /* wait 
 1252              	 .loc 3 476 0
 1253 0106 00BF     	 nop
 1254              	.L86:
 1255              	 .loc 3 476 0 is_stmt 0 discriminator 1
 1256 0108 364B     	 ldr r3,.L90
 1257 010a 1B68     	 ldr r3,[r3]
 1258 010c 1B69     	 ldr r3,[r3,#16]
 1259 010e 03F00103 	 and r3,r3,#1
 1260 0112 002B     	 cmp r3,#0
 1261 0114 F8D1     	 bne .L86
 477:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 478:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 479:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 480:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1262              	 .loc 3 480 0 is_stmt 1
 1263 0116 6420     	 movs r0,#100
 1264 0118 FFF7FEFF 	 bl XMC_USBH_osDelay
 481:../Libraries/XMCLib/src/xmc_usbh.c **** 
 482:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1265              	 .loc 3 482 0
 1266 011c 314B     	 ldr r3,.L90
 1267 011e 0022     	 movs r2,#0
 1268 0120 9A74     	 strb r2,[r3,#18]
 483:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1269              	 .loc 3 483 0
 1270 0122 3248     	 ldr r0,.L90+8
 1271 0124 0021     	 movs r1,#0
 1272 0126 4FF4E072 	 mov r2,#448
 1273 012a FFF7FEFF 	 bl memset
 484:../Libraries/XMCLib/src/xmc_usbh.c **** 
 485:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Created local copy of GUSBCFG to avoid side effects*/
 486:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_value = XMC_USBH0_device.global_register->GUSBCFG;
 1274              	 .loc 3 486 0
 1275 012e 2D4B     	 ldr r3,.L90
 1276 0130 1B68     	 ldr r3,[r3]
 1277 0132 DB68     	 ldr r3,[r3,#12]
 1278 0134 BB60     	 str r3,[r7,#8]
 487:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1279              	 .loc 3 487 0
 1280 0136 BB68     	 ldr r3,[r7,#8]
 1281 0138 03F00053 	 and r3,r3,#536870912
 1282 013c 002B     	 cmp r3,#0
 1283 013e 04D0     	 beq .L87
 488:../Libraries/XMCLib/src/xmc_usbh.c ****           ((loc_value & USB_GUSBCFG_ForceDevMode_Msk) != 0U))
 1284              	 .loc 3 488 0 discriminator 1
 1285 0140 BB68     	 ldr r3,[r7,#8]
 1286 0142 03F08043 	 and r3,r3,#1073741824
 487:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1287              	 .loc 3 487 0 discriminator 1
 1288 0146 002B     	 cmp r3,#0
 1289 0148 12D0     	 beq .L88
 1290              	.L87:
 489:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 490:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG &= (uint32_t)~USB_GUSBCFG_ForceDevMode_Msk;      
 1291              	 .loc 3 490 0
 1292 014a 264B     	 ldr r3,.L90
 1293 014c 1B68     	 ldr r3,[r3]
 1294 014e 254A     	 ldr r2,.L90
 1295 0150 1268     	 ldr r2,[r2]
 1296 0152 D268     	 ldr r2,[r2,#12]
 1297 0154 22F08042 	 bic r2,r2,#1073741824
 1298 0158 DA60     	 str r2,[r3,#12]
 491:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG |=  (uint32_t)USB_GUSBCFG_ForceHstMode_Msk;      
 1299              	 .loc 3 491 0
 1300 015a 224B     	 ldr r3,.L90
 1301 015c 1B68     	 ldr r3,[r3]
 1302 015e 214A     	 ldr r2,.L90
 1303 0160 1268     	 ldr r2,[r2]
 1304 0162 D268     	 ldr r2,[r2,#12]
 1305 0164 42F00052 	 orr r2,r2,#536870912
 1306 0168 DA60     	 str r2,[r3,#12]
 492:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_USBH_osDelay(100U);
 1307              	 .loc 3 492 0
 1308 016a 6420     	 movs r0,#100
 1309 016c FFF7FEFF 	 bl XMC_USBH_osDelay
 1310              	.L88:
 493:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 494:../Libraries/XMCLib/src/xmc_usbh.c **** 
 495:../Libraries/XMCLib/src/xmc_usbh.c ****       /* FS only, even if HS is supported */
 496:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG     |=  (uint32_t)(0x200U | USB_CH_HCFG_FSLSSUP(1));
 1311              	 .loc 3 496 0
 1312 0170 1C4B     	 ldr r3,.L90
 1313 0172 1B68     	 ldr r3,[r3]
 1314 0174 1B4A     	 ldr r2,.L90
 1315 0176 1268     	 ldr r2,[r2]
 1316 0178 D2F80024 	 ldr r2,[r2,#1024]
 1317 017c 42F40172 	 orr r2,r2,#516
 1318 0180 C3F80024 	 str r2,[r3,#1024]
 497:../Libraries/XMCLib/src/xmc_usbh.c **** 
 498:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Rx FIFO setting */
 499:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRXFSIZ   = (RX_FIFO_SIZE / 4U);
 1319              	 .loc 3 499 0
 1320 0184 174B     	 ldr r3,.L90
 1321 0186 1B68     	 ldr r3,[r3]
 1322 0188 4FF48D72 	 mov r2,#282
 1323 018c 5A62     	 str r2,[r3,#36]
 500:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Non-periodic Tx FIFO setting */
 501:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GNPTXFSIZ_HOSTMODE = (((uint32_t)(TX_FIFO_SIZE_NON_PERI / 4
 1324              	 .loc 3 501 0
 1325 018e 154B     	 ldr r3,.L90
 1326 0190 1B68     	 ldr r3,[r3]
 1327 0192 174A     	 ldr r2,.L90+12
 1328 0194 9A62     	 str r2,[r3,#40]
 502:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Periodic Tx FIFO setting */
 503:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPTXFSIZ  = ((uint32_t)(TX_FIFO_SIZE_PERI / 4U) << 16U) | (
 1329              	 .loc 3 503 0
 1330 0196 134B     	 ldr r3,.L90
 1331 0198 1B68     	 ldr r3,[r3]
 1332 019a 164A     	 ldr r2,.L90+16
 1333 019c C3F80021 	 str r2,[r3,#256]
 504:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable channel interrupts */
 505:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HAINTMSK  = ((uint32_t)1U << USBH0_MAX_PIPE_NUM) - 1U;
 1334              	 .loc 3 505 0
 1335 01a0 104B     	 ldr r3,.L90
 1336 01a2 1B68     	 ldr r3,[r3]
 1337 01a4 43F6FF72 	 movw r2,#16383
 1338 01a8 C3F81824 	 str r2,[r3,#1048]
 506:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Unmask interrupts */
 507:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GINTMSK_HOSTMODE   = (
 1339              	 .loc 3 507 0
 1340 01ac 0D4B     	 ldr r3,.L90
 1341 01ae 1B68     	 ldr r3,[r3]
 1342 01b0 114A     	 ldr r2,.L90+20
 1343 01b2 9A61     	 str r2,[r3,#24]
 508:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTSTS_HOSTMODE_DisconnInt_Msk |
 509:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_HChIntMsk_Msk    |
 510:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_PrtIntMsk_Msk   |
 511:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_RxFLvlMsk_Msk |
 512:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_SofMsk_Msk  |
 513:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_WkUpIntMsk_Msk
 514:../Libraries/XMCLib/src/xmc_usbh.c ****           )   ;
 515:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set powered state */
 516:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state = state;
 1344              	 .loc 3 516 0
 1345 01b4 0B4A     	 ldr r2,.L90
 1346 01b6 FB79     	 ldrb r3,[r7,#7]
 1347 01b8 5374     	 strb r3,[r2,#17]
 517:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable interrupts */
 518:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  |=  (uint32_t)USB_GAHBCFG_GlblIntrMsk_Msk;
 1348              	 .loc 3 518 0
 1349 01ba 0A4B     	 ldr r3,.L90
 1350 01bc 1B68     	 ldr r3,[r3]
 1351 01be 094A     	 ldr r2,.L90
 1352 01c0 1268     	 ldr r2,[r2]
 1353 01c2 9268     	 ldr r2,[r2,#8]
 1354 01c4 42F00102 	 orr r2,r2,#1
 1355 01c8 9A60     	 str r2,[r3,#8]
 519:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set highest interrupt priority */
 520:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_SetPriority (USB0_0_IRQn, 0U);
 1356              	 .loc 3 520 0
 1357 01ca 6B20     	 movs r0,#107
 1358 01cc 0021     	 movs r1,#0
 1359 01ce FFF7FEFF 	 bl __NVIC_SetPriority
 521:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_EnableIRQ   (USB0_0_IRQn);
 1360              	 .loc 3 521 0
 1361 01d2 6B20     	 movs r0,#107
 1362 01d4 FFF7FEFF 	 bl __NVIC_EnableIRQ
 522:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1363              	 .loc 3 522 0
 1364 01d8 00BF     	 nop
 1365              	.L79:
 523:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 524:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1366              	 .loc 3 524 0
 1367 01da FB68     	 ldr r3,[r7,#12]
 525:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1368              	 .loc 3 525 0
 1369 01dc 1846     	 mov r0,r3
 1370 01de 1037     	 adds r7,r7,#16
 1371              	.LCFI60:
 1372              	 .cfi_def_cfa_offset 8
 1373 01e0 BD46     	 mov sp,r7
 1374              	.LCFI61:
 1375              	 .cfi_def_cfa_register 13
 1376              	 
 1377 01e2 80BD     	 pop {r7,pc}
 1378              	.L91:
 1379              	 .align 2
 1380              	.L90:
 1381 01e4 00000000 	 .word XMC_USBH0_device
 1382 01e8 80000020 	 .word 536871040
 1383 01ec 00000000 	 .word pipe
 1384 01f0 1A011000 	 .word 1048858
 1385 01f4 2A010001 	 .word 16777514
 1386 01f8 180000A3 	 .word -1560281064
 1387              	 .cfi_endproc
 1388              	.LFE191:
 1390              	 .section .text.XMC_USBH_PortVbusOnOff,"ax",%progbits
 1391              	 .align 2
 1392              	 .thumb
 1393              	 .thumb_func
 1395              	XMC_USBH_PortVbusOnOff:
 1396              	.LFB192:
 526:../Libraries/XMCLib/src/xmc_usbh.c **** 
 527:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 528:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 529:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param vbus VBUS state - \n
 530:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b false VBUS off
 531:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b true  VBUS on
 532:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 533:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 534:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 535:../Libraries/XMCLib/src/xmc_usbh.c ****  * Set USB port VBUS on/off.
 536:../Libraries/XMCLib/src/xmc_usbh.c **** */
 537:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortVbusOnOff (uint8_t port, bool vbus)
 538:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1397              	 .loc 3 538 0
 1398              	 .cfi_startproc
 1399              	 
 1400              	 
 1401 0000 80B5     	 push {r7,lr}
 1402              	.LCFI62:
 1403              	 .cfi_def_cfa_offset 8
 1404              	 .cfi_offset 7,-8
 1405              	 .cfi_offset 14,-4
 1406 0002 84B0     	 sub sp,sp,#16
 1407              	.LCFI63:
 1408              	 .cfi_def_cfa_offset 24
 1409 0004 00AF     	 add r7,sp,#0
 1410              	.LCFI64:
 1411              	 .cfi_def_cfa_register 7
 1412 0006 0346     	 mov r3,r0
 1413 0008 0A46     	 mov r2,r1
 1414 000a FB71     	 strb r3,[r7,#7]
 1415 000c 1346     	 mov r3,r2
 1416 000e BB71     	 strb r3,[r7,#6]
 539:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1417              	 .loc 3 539 0
 1418 0010 0023     	 movs r3,#0
 1419 0012 FB60     	 str r3,[r7,#12]
 540:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1420              	 .loc 3 540 0
 1421 0014 1F4B     	 ldr r3,.L98
 1422 0016 5B7C     	 ldrb r3,[r3,#17]
 1423 0018 002B     	 cmp r3,#0
 1424 001a 03D1     	 bne .L93
 541:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 542:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1425              	 .loc 3 542 0
 1426 001c 4FF0FF33 	 mov r3,#-1
 1427 0020 FB60     	 str r3,[r7,#12]
 1428 0022 32E0     	 b .L94
 1429              	.L93:
 543:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 544:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 545:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 546:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1430              	 .loc 3 546 0
 1431 0024 FB79     	 ldrb r3,[r7,#7]
 1432 0026 002B     	 cmp r3,#0
 1433 0028 03D0     	 beq .L95
 547:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 548:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1434              	 .loc 3 548 0
 1435 002a 6FF00403 	 mvn r3,#4
 1436 002e FB60     	 str r3,[r7,#12]
 1437 0030 2BE0     	 b .L94
 1438              	.L95:
 549:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 550:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 551:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 552:../Libraries/XMCLib/src/xmc_usbh.c ****       if (vbus != 0U)
 1439              	 .loc 3 552 0
 1440 0032 BB79     	 ldrb r3,[r7,#6]
 1441 0034 002B     	 cmp r3,#0
 1442 0036 14D0     	 beq .L96
 553:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 554:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power on */
 555:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT |=  (uint32_t)USB_HPRT_PrtPwr_Msk;
 1443              	 .loc 3 555 0
 1444 0038 164B     	 ldr r3,.L98
 1445 003a 1B68     	 ldr r3,[r3]
 1446 003c 154A     	 ldr r2,.L98
 1447 003e 1268     	 ldr r2,[r2]
 1448 0040 D2F84024 	 ldr r2,[r2,#1088]
 1449 0044 42F48052 	 orr r2,r2,#4096
 1450 0048 C3F84024 	 str r2,[r3,#1088]
 556:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1451              	 .loc 3 556 0
 1452 004c 124B     	 ldr r3,.L98+4
 1453 004e 1A68     	 ldr r2,[r3]
 1454 0050 124B     	 ldr r3,.L98+8
 1455 0052 1B68     	 ldr r3,[r3]
 1456 0054 DBB2     	 uxtb r3,r3
 1457 0056 1046     	 mov r0,r2
 1458 0058 1946     	 mov r1,r3
 1459 005a 8822     	 movs r2,#136
 1460 005c FFF7FEFF 	 bl XMC_GPIO_SetMode
 1461 0060 13E0     	 b .L94
 1462              	.L96:
 557:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 558:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 559:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 560:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power off */
 561:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT &= (uint32_t)~USB_HPRT_PrtPwr_Msk;
 1463              	 .loc 3 561 0
 1464 0062 0C4B     	 ldr r3,.L98
 1465 0064 1B68     	 ldr r3,[r3]
 1466 0066 0B4A     	 ldr r2,.L98
 1467 0068 1268     	 ldr r2,[r2]
 1468 006a D2F84024 	 ldr r2,[r2,#1088]
 1469 006e 22F48052 	 bic r2,r2,#4096
 1470 0072 C3F84024 	 str r2,[r3,#1088]
 562:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 1471              	 .loc 3 562 0
 1472 0076 084B     	 ldr r3,.L98+4
 1473 0078 1A68     	 ldr r2,[r3]
 1474 007a 084B     	 ldr r3,.L98+8
 1475 007c 1B68     	 ldr r3,[r3]
 1476 007e DBB2     	 uxtb r3,r3
 1477 0080 1046     	 mov r0,r2
 1478 0082 1946     	 mov r1,r3
 1479 0084 0022     	 movs r2,#0
 1480 0086 FFF7FEFF 	 bl XMC_GPIO_SetMode
 1481              	.L94:
 563:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 564:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 565:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 566:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1482              	 .loc 3 566 0
 1483 008a FB68     	 ldr r3,[r7,#12]
 567:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1484              	 .loc 3 567 0
 1485 008c 1846     	 mov r0,r3
 1486 008e 1037     	 adds r7,r7,#16
 1487              	.LCFI65:
 1488              	 .cfi_def_cfa_offset 8
 1489 0090 BD46     	 mov sp,r7
 1490              	.LCFI66:
 1491              	 .cfi_def_cfa_register 13
 1492              	 
 1493 0092 80BD     	 pop {r7,pc}
 1494              	.L99:
 1495              	 .align 2
 1496              	.L98:
 1497 0094 00000000 	 .word XMC_USBH0_device
 1498 0098 00000000 	 .word VBUS_port
 1499 009c 00000000 	 .word VBUS_pin
 1500              	 .cfi_endproc
 1501              	.LFE192:
 1503              	 .section .text.XMC_USBH_PortReset,"ax",%progbits
 1504              	 .align 2
 1505              	 .thumb
 1506              	 .thumb_func
 1508              	XMC_USBH_PortReset:
 1509              	.LFB193:
 568:../Libraries/XMCLib/src/xmc_usbh.c **** 
 569:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 570:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 571:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t Execution status. \ref Execution_status
 572:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 573:../Libraries/XMCLib/src/xmc_usbh.c ****  * Do USB port reset. Port reset should honor the requirement of 50ms delay before enabling.
 574:../Libraries/XMCLib/src/xmc_usbh.c ****  * The function depends on implementation of XMC_USBH_osDelay() for 1ms delay to achieve required d
 575:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 576:../Libraries/XMCLib/src/xmc_usbh.c **** */
 577:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortReset (uint8_t port)
 578:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1510              	 .loc 3 578 0
 1511              	 .cfi_startproc
 1512              	 
 1513              	 
 1514 0000 80B5     	 push {r7,lr}
 1515              	.LCFI67:
 1516              	 .cfi_def_cfa_offset 8
 1517              	 .cfi_offset 7,-8
 1518              	 .cfi_offset 14,-4
 1519 0002 84B0     	 sub sp,sp,#16
 1520              	.LCFI68:
 1521              	 .cfi_def_cfa_offset 24
 1522 0004 00AF     	 add r7,sp,#0
 1523              	.LCFI69:
 1524              	 .cfi_def_cfa_register 7
 1525 0006 0346     	 mov r3,r0
 1526 0008 FB71     	 strb r3,[r7,#7]
 579:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 580:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1527              	 .loc 3 580 0
 1528 000a 0023     	 movs r3,#0
 1529 000c FB60     	 str r3,[r7,#12]
 581:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1530              	 .loc 3 581 0
 1531 000e 254B     	 ldr r3,.L106
 1532 0010 5B7C     	 ldrb r3,[r3,#17]
 1533 0012 002B     	 cmp r3,#0
 1534 0014 03D1     	 bne .L101
 582:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 583:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1535              	 .loc 3 583 0
 1536 0016 4FF0FF33 	 mov r3,#-1
 1537 001a FB60     	 str r3,[r7,#12]
 1538 001c 3CE0     	 b .L102
 1539              	.L101:
 584:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 585:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 586:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 587:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1540              	 .loc 3 587 0
 1541 001e FB79     	 ldrb r3,[r7,#7]
 1542 0020 002B     	 cmp r3,#0
 1543 0022 02D0     	 beq .L103
 588:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 589:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1544              	 .loc 3 589 0
 1545 0024 6FF00403 	 mvn r3,#4
 1546 0028 FB60     	 str r3,[r7,#12]
 1547              	.L103:
 590:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 591:../Libraries/XMCLib/src/xmc_usbh.c **** 
 592:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.port_reset_active = true;
 1548              	 .loc 3 592 0
 1549 002a 1E4B     	 ldr r3,.L106
 1550 002c 0122     	 movs r2,#1
 1551 002e 9A74     	 strb r2,[r3,#18]
 593:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt  =  XMC_USBH0_device.global_register->HPRT;
 1552              	 .loc 3 593 0
 1553 0030 1C4B     	 ldr r3,.L106
 1554 0032 1B68     	 ldr r3,[r3]
 1555 0034 D3F84034 	 ldr r3,[r3,#1088]
 1556 0038 BB60     	 str r3,[r7,#8]
 594:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtEna_Msk;                            /* Disable port */
 1557              	 .loc 3 594 0
 1558 003a BB68     	 ldr r3,[r7,#8]
 1559 003c 23F00403 	 bic r3,r3,#4
 1560 0040 BB60     	 str r3,[r7,#8]
 595:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt |= (uint32_t)USB_HPRT_PrtRst_Msk;                            /* Port reset */
 1561              	 .loc 3 595 0
 1562 0042 BB68     	 ldr r3,[r7,#8]
 1563 0044 43F48073 	 orr r3,r3,#256
 1564 0048 BB60     	 str r3,[r7,#8]
 596:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1565              	 .loc 3 596 0
 1566 004a 164B     	 ldr r3,.L106
 1567 004c 1B68     	 ldr r3,[r3]
 1568 004e BA68     	 ldr r2,[r7,#8]
 1569 0050 C3F84024 	 str r2,[r3,#1088]
 597:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait at least 50ms *
 1570              	 .loc 3 597 0
 1571 0054 3220     	 movs r0,#50
 1572 0056 FFF7FEFF 	 bl XMC_USBH_osDelay
 598:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtRst_Msk;                            /* Clear port reset */
 1573              	 .loc 3 598 0
 1574 005a BB68     	 ldr r3,[r7,#8]
 1575 005c 23F48073 	 bic r3,r3,#256
 1576 0060 BB60     	 str r3,[r7,#8]
 599:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1577              	 .loc 3 599 0
 1578 0062 104B     	 ldr r3,.L106
 1579 0064 1B68     	 ldr r3,[r3]
 1580 0066 BA68     	 ldr r2,[r7,#8]
 1581 0068 C3F84024 	 str r2,[r3,#1088]
 600:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait for ISR */
 1582              	 .loc 3 600 0
 1583 006c 3220     	 movs r0,#50
 1584 006e FFF7FEFF 	 bl XMC_USBH_osDelay
 601:../Libraries/XMCLib/src/xmc_usbh.c **** 
 602:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait for the port to be enabled*/
 603:../Libraries/XMCLib/src/xmc_usbh.c ****     while ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtEna_Msk) == 0U)
 1585              	 .loc 3 603 0
 1586 0072 00BF     	 nop
 1587              	.L104:
 1588              	 .loc 3 603 0 is_stmt 0 discriminator 1
 1589 0074 0B4B     	 ldr r3,.L106
 1590 0076 1B68     	 ldr r3,[r3]
 1591 0078 D3F84034 	 ldr r3,[r3,#1088]
 1592 007c 03F00403 	 and r3,r3,#4
 1593 0080 002B     	 cmp r3,#0
 1594 0082 F7D0     	 beq .L104
 604:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 605:../Libraries/XMCLib/src/xmc_usbh.c ****       /*wait*/
 606:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 607:../Libraries/XMCLib/src/xmc_usbh.c **** 
 608:../Libraries/XMCLib/src/xmc_usbh.c ****     if (XMC_USBH0_device.port_reset_active == true)
 1595              	 .loc 3 608 0 is_stmt 1
 1596 0084 074B     	 ldr r3,.L106
 1597 0086 9B7C     	 ldrb r3,[r3,#18]
 1598 0088 002B     	 cmp r3,#0
 1599 008a 05D0     	 beq .L102
 609:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 610:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active = false;
 1600              	 .loc 3 610 0
 1601 008c 054B     	 ldr r3,.L106
 1602 008e 0022     	 movs r2,#0
 1603 0090 9A74     	 strb r2,[r3,#18]
 611:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR;                               /* reset not confirmed inside I
 1604              	 .loc 3 611 0
 1605 0092 4FF0FF33 	 mov r3,#-1
 1606 0096 FB60     	 str r3,[r7,#12]
 1607              	.L102:
 612:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 613:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 614:../Libraries/XMCLib/src/xmc_usbh.c **** 
 615:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1608              	 .loc 3 615 0
 1609 0098 FB68     	 ldr r3,[r7,#12]
 616:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1610              	 .loc 3 616 0
 1611 009a 1846     	 mov r0,r3
 1612 009c 1037     	 adds r7,r7,#16
 1613              	.LCFI70:
 1614              	 .cfi_def_cfa_offset 8
 1615 009e BD46     	 mov sp,r7
 1616              	.LCFI71:
 1617              	 .cfi_def_cfa_register 13
 1618              	 
 1619 00a0 80BD     	 pop {r7,pc}
 1620              	.L107:
 1621 00a2 00BF     	 .align 2
 1622              	.L106:
 1623 00a4 00000000 	 .word XMC_USBH0_device
 1624              	 .cfi_endproc
 1625              	.LFE193:
 1627              	 .section .text.XMC_USBH_PortSuspend,"ax",%progbits
 1628              	 .align 2
 1629              	 .thumb
 1630              	 .thumb_func
 1632              	XMC_USBH_PortSuspend:
 1633              	.LFB194:
 617:../Libraries/XMCLib/src/xmc_usbh.c **** 
 618:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 619:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 620:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref Execution_status
 621:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 622:../Libraries/XMCLib/src/xmc_usbh.c ****  * Suspend USB Port (stop generating SOFs).\n
 623:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 624:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 625:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortResume() \n
 626:../Libraries/XMCLib/src/xmc_usbh.c **** */
 627:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortSuspend (uint8_t port)
 628:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1634              	 .loc 3 628 0
 1635              	 .cfi_startproc
 1636              	 
 1637              	 
 1638              	 
 1639 0000 80B4     	 push {r7}
 1640              	.LCFI72:
 1641              	 .cfi_def_cfa_offset 4
 1642              	 .cfi_offset 7,-4
 1643 0002 85B0     	 sub sp,sp,#20
 1644              	.LCFI73:
 1645              	 .cfi_def_cfa_offset 24
 1646 0004 00AF     	 add r7,sp,#0
 1647              	.LCFI74:
 1648              	 .cfi_def_cfa_register 7
 1649 0006 0346     	 mov r3,r0
 1650 0008 FB71     	 strb r3,[r7,#7]
 629:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1651              	 .loc 3 629 0
 1652 000a 0023     	 movs r3,#0
 1653 000c FB60     	 str r3,[r7,#12]
 630:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 631:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1654              	 .loc 3 631 0
 1655 000e 194B     	 ldr r3,.L113
 1656 0010 5B7C     	 ldrb r3,[r3,#17]
 1657 0012 002B     	 cmp r3,#0
 1658 0014 03D1     	 bne .L109
 632:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 633:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1659              	 .loc 3 633 0
 1660 0016 4FF0FF33 	 mov r3,#-1
 1661 001a FB60     	 str r3,[r7,#12]
 1662 001c 22E0     	 b .L110
 1663              	.L109:
 634:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 635:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 636:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 637:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1664              	 .loc 3 637 0
 1665 001e FB79     	 ldrb r3,[r7,#7]
 1666 0020 002B     	 cmp r3,#0
 1667 0022 03D0     	 beq .L111
 638:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 639:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1668              	 .loc 3 639 0
 1669 0024 6FF00403 	 mvn r3,#4
 1670 0028 FB60     	 str r3,[r7,#12]
 1671 002a 1BE0     	 b .L110
 1672              	.L111:
 640:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 641:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 642:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 643:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1673              	 .loc 3 643 0
 1674 002c 114B     	 ldr r3,.L113
 1675 002e 1B68     	 ldr r3,[r3]
 1676 0030 D3F84034 	 ldr r3,[r3,#1088]
 1677 0034 BB60     	 str r3,[r7,#8]
 644:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1678              	 .loc 3 644 0
 1679 0036 BB68     	 ldr r3,[r7,#8]
 1680 0038 23F00403 	 bic r3,r3,#4
 1681 003c BB60     	 str r3,[r7,#8]
 645:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtSusp_Msk;
 1682              	 .loc 3 645 0
 1683 003e BB68     	 ldr r3,[r7,#8]
 1684 0040 43F08003 	 orr r3,r3,#128
 1685 0044 BB60     	 str r3,[r7,#8]
 646:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1686              	 .loc 3 646 0
 1687 0046 0B4B     	 ldr r3,.L113
 1688 0048 1B68     	 ldr r3,[r3]
 1689 004a BA68     	 ldr r2,[r7,#8]
 1690 004c C3F84024 	 str r2,[r3,#1088]
 647:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Stop PHY clock after suspending the bus*/
 648:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL |= XMC_USBH_PHY_CLK_STOP;
 1691              	 .loc 3 648 0
 1692 0050 084B     	 ldr r3,.L113
 1693 0052 1B68     	 ldr r3,[r3]
 1694 0054 074A     	 ldr r2,.L113
 1695 0056 1268     	 ldr r2,[r2]
 1696 0058 D2F8002E 	 ldr r2,[r2,#3584]
 1697 005c 42F00302 	 orr r2,r2,#3
 1698 0060 C3F8002E 	 str r2,[r3,#3584]
 1699              	.L110:
 649:../Libraries/XMCLib/src/xmc_usbh.c **** 
 650:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 651:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 652:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1700              	 .loc 3 652 0
 1701 0064 FB68     	 ldr r3,[r7,#12]
 653:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1702              	 .loc 3 653 0
 1703 0066 1846     	 mov r0,r3
 1704 0068 1437     	 adds r7,r7,#20
 1705              	.LCFI75:
 1706              	 .cfi_def_cfa_offset 4
 1707 006a BD46     	 mov sp,r7
 1708              	.LCFI76:
 1709              	 .cfi_def_cfa_register 13
 1710              	 
 1711 006c 5DF8047B 	 ldr r7,[sp],#4
 1712              	.LCFI77:
 1713              	 .cfi_restore 7
 1714              	 .cfi_def_cfa_offset 0
 1715 0070 7047     	 bx lr
 1716              	.L114:
 1717 0072 00BF     	 .align 2
 1718              	.L113:
 1719 0074 00000000 	 .word XMC_USBH0_device
 1720              	 .cfi_endproc
 1721              	.LFE194:
 1723              	 .section .text.XMC_USBH_PortResume,"ax",%progbits
 1724              	 .align 2
 1725              	 .thumb
 1726              	 .thumb_func
 1728              	XMC_USBH_PortResume:
 1729              	.LFB195:
 654:../Libraries/XMCLib/src/xmc_usbh.c **** 
 655:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 656:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 657:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return \ref Execution_status
 658:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 659:../Libraries/XMCLib/src/xmc_usbh.c ****  * Resume suspended USB port (start generating SOFs).\n
 660:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 661:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 662:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortSuspend() \n
 663:../Libraries/XMCLib/src/xmc_usbh.c **** */
 664:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortResume (uint8_t port)
 665:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1730              	 .loc 3 665 0
 1731              	 .cfi_startproc
 1732              	 
 1733              	 
 1734 0000 80B5     	 push {r7,lr}
 1735              	.LCFI78:
 1736              	 .cfi_def_cfa_offset 8
 1737              	 .cfi_offset 7,-8
 1738              	 .cfi_offset 14,-4
 1739 0002 84B0     	 sub sp,sp,#16
 1740              	.LCFI79:
 1741              	 .cfi_def_cfa_offset 24
 1742 0004 00AF     	 add r7,sp,#0
 1743              	.LCFI80:
 1744              	 .cfi_def_cfa_register 7
 1745 0006 0346     	 mov r3,r0
 1746 0008 FB71     	 strb r3,[r7,#7]
 666:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1747              	 .loc 3 666 0
 1748 000a 0023     	 movs r3,#0
 1749 000c FB60     	 str r3,[r7,#12]
 667:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 668:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1750              	 .loc 3 668 0
 1751 000e 204B     	 ldr r3,.L120
 1752 0010 5B7C     	 ldrb r3,[r3,#17]
 1753 0012 002B     	 cmp r3,#0
 1754 0014 03D1     	 bne .L116
 669:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 670:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1755              	 .loc 3 670 0
 1756 0016 4FF0FF33 	 mov r3,#-1
 1757 001a FB60     	 str r3,[r7,#12]
 1758 001c 33E0     	 b .L117
 1759              	.L116:
 671:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 672:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 673:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 674:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1760              	 .loc 3 674 0
 1761 001e FB79     	 ldrb r3,[r7,#7]
 1762 0020 002B     	 cmp r3,#0
 1763 0022 03D0     	 beq .L118
 675:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 676:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1764              	 .loc 3 676 0
 1765 0024 6FF00403 	 mvn r3,#4
 1766 0028 FB60     	 str r3,[r7,#12]
 1767 002a 2CE0     	 b .L117
 1768              	.L118:
 677:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 678:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 679:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 680:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Ungate PHY clock*/
 681:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 1769              	 .loc 3 681 0
 1770 002c 184B     	 ldr r3,.L120
 1771 002e 1B68     	 ldr r3,[r3]
 1772 0030 4FF48072 	 mov r2,#256
 1773 0034 C3F8002E 	 str r2,[r3,#3584]
 682:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Set resume bit*/
 683:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1774              	 .loc 3 683 0
 1775 0038 154B     	 ldr r3,.L120
 1776 003a 1B68     	 ldr r3,[r3]
 1777 003c D3F84034 	 ldr r3,[r3,#1088]
 1778 0040 BB60     	 str r3,[r7,#8]
 684:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1779              	 .loc 3 684 0
 1780 0042 BB68     	 ldr r3,[r7,#8]
 1781 0044 23F00403 	 bic r3,r3,#4
 1782 0048 BB60     	 str r3,[r7,#8]
 685:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtRes_Msk;
 1783              	 .loc 3 685 0
 1784 004a BB68     	 ldr r3,[r7,#8]
 1785 004c 43F04003 	 orr r3,r3,#64
 1786 0050 BB60     	 str r3,[r7,#8]
 686:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1787              	 .loc 3 686 0
 1788 0052 0F4B     	 ldr r3,.L120
 1789 0054 1B68     	 ldr r3,[r3]
 1790 0056 BA68     	 ldr r2,[r7,#8]
 1791 0058 C3F84024 	 str r2,[r3,#1088]
 687:../Libraries/XMCLib/src/xmc_usbh.c **** 
 688:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(20U);
 1792              	 .loc 3 688 0
 1793 005c 1420     	 movs r0,#20
 1794 005e FFF7FEFF 	 bl XMC_USBH_osDelay
 689:../Libraries/XMCLib/src/xmc_usbh.c **** 
 690:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1795              	 .loc 3 690 0
 1796 0062 0B4B     	 ldr r3,.L120
 1797 0064 1B68     	 ldr r3,[r3]
 1798 0066 D3F84034 	 ldr r3,[r3,#1088]
 1799 006a BB60     	 str r3,[r7,#8]
 691:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1800              	 .loc 3 691 0
 1801 006c BB68     	 ldr r3,[r7,#8]
 1802 006e 23F00403 	 bic r3,r3,#4
 1803 0072 BB60     	 str r3,[r7,#8]
 692:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 1804              	 .loc 3 692 0
 1805 0074 BB68     	 ldr r3,[r7,#8]
 1806 0076 23F04003 	 bic r3,r3,#64
 1807 007a BB60     	 str r3,[r7,#8]
 693:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1808              	 .loc 3 693 0
 1809 007c 044B     	 ldr r3,.L120
 1810 007e 1B68     	 ldr r3,[r3]
 1811 0080 BA68     	 ldr r2,[r7,#8]
 1812 0082 C3F84024 	 str r2,[r3,#1088]
 1813              	.L117:
 694:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 695:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 696:../Libraries/XMCLib/src/xmc_usbh.c **** 
 697:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1814              	 .loc 3 697 0
 1815 0086 FB68     	 ldr r3,[r7,#12]
 698:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1816              	 .loc 3 698 0
 1817 0088 1846     	 mov r0,r3
 1818 008a 1037     	 adds r7,r7,#16
 1819              	.LCFI81:
 1820              	 .cfi_def_cfa_offset 8
 1821 008c BD46     	 mov sp,r7
 1822              	.LCFI82:
 1823              	 .cfi_def_cfa_register 13
 1824              	 
 1825 008e 80BD     	 pop {r7,pc}
 1826              	.L121:
 1827              	 .align 2
 1828              	.L120:
 1829 0090 00000000 	 .word XMC_USBH0_device
 1830              	 .cfi_endproc
 1831              	.LFE195:
 1833              	 .section .text.XMC_USBH_PortGetState,"ax",%progbits
 1834              	 .align 2
 1835              	 .thumb
 1836              	 .thumb_func
 1838              	XMC_USBH_PortGetState:
 1839              	.LFB196:
 699:../Libraries/XMCLib/src/xmc_usbh.c **** 
 700:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 701:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 702:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PORT_STATE_t Port State
 703:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 704:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 705:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB port state. The state indicates if the port is connected, port speed
 706:../Libraries/XMCLib/src/xmc_usbh.c ****  * and port overcurrent status.
 707:../Libraries/XMCLib/src/xmc_usbh.c **** */
 708:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PORT_STATE_t XMC_USBH_PortGetState (uint8_t port)
 709:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1840              	 .loc 3 709 0
 1841              	 .cfi_startproc
 1842              	 
 1843              	 
 1844              	 
 1845 0000 80B4     	 push {r7}
 1846              	.LCFI83:
 1847              	 .cfi_def_cfa_offset 4
 1848              	 .cfi_offset 7,-4
 1849 0002 85B0     	 sub sp,sp,#20
 1850              	.LCFI84:
 1851              	 .cfi_def_cfa_offset 24
 1852 0004 00AF     	 add r7,sp,#0
 1853              	.LCFI85:
 1854              	 .cfi_def_cfa_register 7
 1855 0006 0346     	 mov r3,r0
 1856 0008 FB71     	 strb r3,[r7,#7]
 710:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PORT_STATE_t port_state = { 0U, 0U, 0U };
 1857              	 .loc 3 710 0
 1858 000a 3B7A     	 ldrb r3,[r7,#8]
 1859 000c 6FF30003 	 bfc r3,#0,#1
 1860 0010 3B72     	 strb r3,[r7,#8]
 1861 0012 3B7A     	 ldrb r3,[r7,#8]
 1862 0014 6FF34103 	 bfc r3,#1,#1
 1863 0018 3B72     	 strb r3,[r7,#8]
 1864 001a 3B7A     	 ldrb r3,[r7,#8]
 1865 001c 6FF38303 	 bfc r3,#2,#2
 1866 0020 3B72     	 strb r3,[r7,#8]
 711:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 712:../Libraries/XMCLib/src/xmc_usbh.c **** 
 713:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1867              	 .loc 3 713 0
 1868 0022 194B     	 ldr r3,.L129
 1869 0024 5B7C     	 ldrb r3,[r3,#17]
 1870 0026 002B     	 cmp r3,#0
 1871 0028 26D0     	 beq .L123
 714:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 715:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Do not update the port state*/
 716:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 717:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 718:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 719:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1872              	 .loc 3 719 0
 1873 002a FB79     	 ldrb r3,[r7,#7]
 1874 002c 002B     	 cmp r3,#0
 1875 002e 23D1     	 bne .L123
 720:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 721:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Do not update the port state*/
 722:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 723:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 724:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 725:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1876              	 .loc 3 725 0
 1877 0030 154B     	 ldr r3,.L129
 1878 0032 1B68     	 ldr r3,[r3]
 1879 0034 D3F84034 	 ldr r3,[r3,#1088]
 1880 0038 FB60     	 str r3,[r7,#12]
 726:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((hprt & USB_HPRT_PrtConnSts_Msk) != 0U))
 1881              	 .loc 3 726 0
 1882 003a FB68     	 ldr r3,[r7,#12]
 1883 003c 03F00103 	 and r3,r3,#1
 1884 0040 002B     	 cmp r3,#0
 1885 0042 04D0     	 beq .L124
 727:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 728:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 1U;
 1886              	 .loc 3 728 0
 1887 0044 3B7A     	 ldrb r3,[r7,#8]
 1888 0046 43F00103 	 orr r3,r3,#1
 1889 004a 3B72     	 strb r3,[r7,#8]
 1890 004c 03E0     	 b .L125
 1891              	.L124:
 729:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 730:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 731:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 732:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 0U;
 1892              	 .loc 3 732 0
 1893 004e 3B7A     	 ldrb r3,[r7,#8]
 1894 0050 6FF30003 	 bfc r3,#0,#1
 1895 0054 3B72     	 strb r3,[r7,#8]
 1896              	.L125:
 733:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 734:../Libraries/XMCLib/src/xmc_usbh.c ****       port_state.overcurrent = 0U;
 1897              	 .loc 3 734 0
 1898 0056 3B7A     	 ldrb r3,[r7,#8]
 1899 0058 6FF34103 	 bfc r3,#1,#1
 1900 005c 3B72     	 strb r3,[r7,#8]
 735:../Libraries/XMCLib/src/xmc_usbh.c **** 
 736:../Libraries/XMCLib/src/xmc_usbh.c ****       switch ((uint32_t)((uint32_t)(hprt & USB_HPRT_PrtSpd_Msk) >> USB_HPRT_PrtSpd_Pos))
 1901              	 .loc 3 736 0
 1902 005e FB68     	 ldr r3,[r7,#12]
 1903 0060 03F4C023 	 and r3,r3,#393216
 1904 0064 5B0C     	 lsrs r3,r3,#17
 1905 0066 012B     	 cmp r3,#1
 1906 0068 00D0     	 beq .L127
 737:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 738:../Libraries/XMCLib/src/xmc_usbh.c ****         case 1U: /* Full speed */
 739:../Libraries/XMCLib/src/xmc_usbh.c ****           port_state.speed = XMC_USBH_SPEED_FULL;
 740:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 741:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 742:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 1907              	 .loc 3 742 0
 1908 006a 05E0     	 b .L123
 1909              	.L127:
 739:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 1910              	 .loc 3 739 0
 1911 006c 3B7A     	 ldrb r3,[r7,#8]
 1912 006e 0122     	 movs r2,#1
 1913 0070 62F38303 	 bfi r3,r2,#2,#2
 1914 0074 3B72     	 strb r3,[r7,#8]
 740:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 1915              	 .loc 3 740 0
 1916 0076 00BF     	 nop
 1917              	.L123:
 743:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 744:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 745:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 746:../Libraries/XMCLib/src/xmc_usbh.c ****   return port_state;
 1918              	 .loc 3 746 0
 1919 0078 BB68     	 ldr r3,[r7,#8]
 747:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1920              	 .loc 3 747 0
 1921 007a 1846     	 mov r0,r3
 1922 007c 1437     	 adds r7,r7,#20
 1923              	.LCFI86:
 1924              	 .cfi_def_cfa_offset 4
 1925 007e BD46     	 mov sp,r7
 1926              	.LCFI87:
 1927              	 .cfi_def_cfa_register 13
 1928              	 
 1929 0080 5DF8047B 	 ldr r7,[sp],#4
 1930              	.LCFI88:
 1931              	 .cfi_restore 7
 1932              	 .cfi_def_cfa_offset 0
 1933 0084 7047     	 bx lr
 1934              	.L130:
 1935 0086 00BF     	 .align 2
 1936              	.L129:
 1937 0088 00000000 	 .word XMC_USBH0_device
 1938              	 .cfi_endproc
 1939              	.LFE196:
 1941              	 .section .text.XMC_USBH_PipeCreate,"ax",%progbits
 1942              	 .align 2
 1943              	 .thumb
 1944              	 .thumb_func
 1946              	XMC_USBH_PipeCreate:
 1947              	.LFB197:
 748:../Libraries/XMCLib/src/xmc_usbh.c **** 
 749:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 750:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address
 751:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed
 752:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. This value should be 0 since hub is not supported.
 753:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port  USB port number. Only one port(0) is supported.
 754:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_addr Device endpoint address \n
 755:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.0..3: Address \n
 756:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.7:    Direction\n
 757:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_type Endpoint type (ARM_USB_ENDPOINT_xxx)
 758:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 759:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_interval Endpoint polling interval
 760:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PIPE_HANDLE Pipe handle is a pointer to pipe hardware base address.
 761:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 762:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 763:../Libraries/XMCLib/src/xmc_usbh.c ****  * Create/allocate a pipe configured with input parameters. The function looks for an unused pipe a
 764:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 765:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 766:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 767:../Libraries/XMCLib/src/xmc_usbh.c **** */
 768:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PIPE_HANDLE XMC_USBH_PipeCreate (uint8_t dev_addr, uint8_t dev_speed, uint8_t hub_a
 769:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1948              	 .loc 3 769 0
 1949              	 .cfi_startproc
 1950              	 
 1951              	 
 1952 0000 90B5     	 push {r4,r7,lr}
 1953              	.LCFI89:
 1954              	 .cfi_def_cfa_offset 12
 1955              	 .cfi_offset 4,-12
 1956              	 .cfi_offset 7,-8
 1957              	 .cfi_offset 14,-4
 1958 0002 87B0     	 sub sp,sp,#28
 1959              	.LCFI90:
 1960              	 .cfi_def_cfa_offset 40
 1961 0004 00AF     	 add r7,sp,#0
 1962              	.LCFI91:
 1963              	 .cfi_def_cfa_register 7
 1964 0006 0446     	 mov r4,r0
 1965 0008 0846     	 mov r0,r1
 1966 000a 1146     	 mov r1,r2
 1967 000c 1A46     	 mov r2,r3
 1968 000e 2346     	 mov r3,r4
 1969 0010 FB71     	 strb r3,[r7,#7]
 1970 0012 0346     	 mov r3,r0
 1971 0014 BB71     	 strb r3,[r7,#6]
 1972 0016 0B46     	 mov r3,r1
 1973 0018 7B71     	 strb r3,[r7,#5]
 1974 001a 1346     	 mov r3,r2
 1975 001c 3B71     	 strb r3,[r7,#4]
 770:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 771:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 772:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t         i;
 773:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_val;
 774:../Libraries/XMCLib/src/xmc_usbh.c **** 
 775:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 776:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 777:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 778:../Libraries/XMCLib/src/xmc_usbh.c **** 
 779:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1976              	 .loc 3 779 0
 1977 001e 484B     	 ldr r3,.L147
 1978 0020 5B7C     	 ldrb r3,[r3,#17]
 1979 0022 002B     	 cmp r3,#0
 1980 0024 02D1     	 bne .L132
 780:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 781:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)NULL;
 1981              	 .loc 3 781 0
 1982 0026 0023     	 movs r3,#0
 1983 0028 7B61     	 str r3,[r7,#20]
 1984 002a 84E0     	 b .L133
 1985              	.L132:
 782:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 783:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 784:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 785:../Libraries/XMCLib/src/xmc_usbh.c ****     /* get first free pipe available */
 786:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 1986              	 .loc 3 786 0
 1987 002c 444B     	 ldr r3,.L147
 1988 002e 5B68     	 ldr r3,[r3,#4]
 1989 0030 7B61     	 str r3,[r7,#20]
 787:../Libraries/XMCLib/src/xmc_usbh.c **** 
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     for (i = 0U; i < USBH0_MAX_PIPE_NUM; i++)
 1990              	 .loc 3 788 0
 1991 0032 0023     	 movs r3,#0
 1992 0034 3B61     	 str r3,[r7,#16]
 1993 0036 0CE0     	 b .L134
 1994              	.L137:
 789:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 790:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1995              	 .loc 3 790 0
 1996 0038 7B69     	 ldr r3,[r7,#20]
 1997 003a 1B68     	 ldr r3,[r3]
 1998 003c 23F04043 	 bic r3,r3,#-1073741824
 1999 0040 002B     	 cmp r3,#0
 2000 0042 00D1     	 bne .L135
 791:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 792:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 2001              	 .loc 3 792 0
 2002 0044 08E0     	 b .L136
 2003              	.L135:
 793:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 794:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch++;
 2004              	 .loc 3 794 0 discriminator 2
 2005 0046 7B69     	 ldr r3,[r7,#20]
 2006 0048 2033     	 adds r3,r3,#32
 2007 004a 7B61     	 str r3,[r7,#20]
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 2008              	 .loc 3 788 0 discriminator 2
 2009 004c 3B69     	 ldr r3,[r7,#16]
 2010 004e 0133     	 adds r3,r3,#1
 2011 0050 3B61     	 str r3,[r7,#16]
 2012              	.L134:
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 2013              	 .loc 3 788 0 is_stmt 0 discriminator 1
 2014 0052 3B69     	 ldr r3,[r7,#16]
 2015 0054 0D2B     	 cmp r3,#13
 2016 0056 EFD9     	 bls .L137
 2017              	.L136:
 795:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 796:../Libraries/XMCLib/src/xmc_usbh.c **** 
 797:../Libraries/XMCLib/src/xmc_usbh.c ****     /* free pipe found? */
 798:../Libraries/XMCLib/src/xmc_usbh.c ****     if (i == USBH0_MAX_PIPE_NUM)
 2018              	 .loc 3 798 0 is_stmt 1
 2019 0058 3B69     	 ldr r3,[r7,#16]
 2020 005a 0E2B     	 cmp r3,#14
 2021 005c 02D1     	 bne .L138
 799:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 800:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch = (USB0_CH_TypeDef *)NULL;
 2022              	 .loc 3 800 0
 2023 005e 0023     	 movs r3,#0
 2024 0060 7B61     	 str r3,[r7,#20]
 2025 0062 68E0     	 b .L133
 2026              	.L138:
 801:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 802:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 803:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 804:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2027              	 .loc 3 804 0
 2028 0064 7B69     	 ldr r3,[r7,#20]
 2029 0066 364A     	 ldr r2,.L147
 2030 0068 5268     	 ldr r2,[r2,#4]
 2031 006a 9B1A     	 subs r3,r3,r2
 2032 006c 5B11     	 asrs r3,r3,#5
 2033 006e 5B01     	 lsls r3,r3,#5
 2034 0070 344A     	 ldr r2,.L147+4
 2035 0072 1344     	 add r3,r3,r2
 2036 0074 BB60     	 str r3,[r7,#8]
 805:../Libraries/XMCLib/src/xmc_usbh.c **** 
 806:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));  /* Initialize pipe structure */
 2037              	 .loc 3 806 0
 2038 0076 B868     	 ldr r0,[r7,#8]
 2039 0078 0021     	 movs r1,#0
 2040 007a 2022     	 movs r2,#32
 2041 007c FFF7FEFF 	 bl memset
 807:../Libraries/XMCLib/src/xmc_usbh.c **** 
 808:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Fill in all fields of Endpoint Descriptor */
 809:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Get the end point direction from the MSB of address*/
 810:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_val = 0U;
 2042              	 .loc 3 810 0
 2043 0080 0023     	 movs r3,#0
 2044 0082 FB60     	 str r3,[r7,#12]
 811:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ep_addr >> 7U) & 0x1U) == 0U)
 2045              	 .loc 3 811 0
 2046 0084 97F82830 	 ldrb r3,[r7,#40]
 2047 0088 DB09     	 lsrs r3,r3,#7
 2048 008a DBB2     	 uxtb r3,r3
 2049 008c 03F00103 	 and r3,r3,#1
 2050 0090 002B     	 cmp r3,#0
 2051 0092 01D1     	 bne .L139
 812:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 813:../Libraries/XMCLib/src/xmc_usbh.c ****         loc_val = 1U;
 2052              	 .loc 3 813 0
 2053 0094 0123     	 movs r3,#1
 2054 0096 FB60     	 str r3,[r7,#12]
 2055              	.L139:
 814:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 815:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch->HCCHAR = ((uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size)) |
 2056              	 .loc 3 815 0
 2057 0098 3B8E     	 ldrh r3,[r7,#48]
 2058 009a C3F30A02 	 ubfx r2,r3,#0,#11
 816:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2059              	 .loc 3 816 0
 2060 009e 97F82830 	 ldrb r3,[r7,#40]
 2061 00a2 DB02     	 lsls r3,r3,#11
 2062 00a4 03F4F043 	 and r3,r3,#30720
 815:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2063              	 .loc 3 815 0
 2064 00a8 1A43     	 orrs r2,r2,r3
 817:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2065              	 .loc 3 817 0
 2066 00aa FB68     	 ldr r3,[r7,#12]
 2067 00ac DB03     	 lsls r3,r3,#15
 816:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2068              	 .loc 3 816 0
 2069 00ae 1A43     	 orrs r2,r2,r3
 818:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2070              	 .loc 3 818 0
 2071 00b0 97F82C30 	 ldrb r3,[r7,#44]
 2072 00b4 9B04     	 lsls r3,r3,#18
 2073 00b6 03F44023 	 and r3,r3,#786432
 817:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2074              	 .loc 3 817 0
 2075 00ba 1A43     	 orrs r2,r2,r3
 819:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_DEVADDR (dev_addr) ) ;
 2076              	 .loc 3 819 0
 2077 00bc FB79     	 ldrb r3,[r7,#7]
 2078 00be 9B05     	 lsls r3,r3,#22
 2079 00c0 03F0FE53 	 and r3,r3,#532676608
 818:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2080              	 .loc 3 818 0
 2081 00c4 1A43     	 orrs r2,r2,r3
 815:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2082              	 .loc 3 815 0
 2083 00c6 7B69     	 ldr r3,[r7,#20]
 2084 00c8 1A60     	 str r2,[r3]
 820:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Store Pipe settings */
 821:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2085              	 .loc 3 821 0
 2086 00ca BB68     	 ldr r3,[r7,#8]
 2087 00cc 3A8E     	 ldrh r2,[r7,#48]
 2088 00ce 9A82     	 strh r2,[r3,#20]
 822:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_type            = ep_type;
 2089              	 .loc 3 822 0
 2090 00d0 BB68     	 ldr r3,[r7,#8]
 2091 00d2 97F82C20 	 ldrb r2,[r7,#44]
 2092 00d6 9A76     	 strb r2,[r3,#26]
 823:../Libraries/XMCLib/src/xmc_usbh.c ****       switch (ep_type)
 2093              	 .loc 3 823 0
 2094 00d8 97F82C30 	 ldrb r3,[r7,#44]
 2095 00dc 032B     	 cmp r3,#3
 2096 00de 29D8     	 bhi .L146
 2097 00e0 01A2     	 adr r2,.L142
 2098 00e2 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2099 00e6 00BF     	 .p2align 2
 2100              	.L142:
 2101 00e8 35010000 	 .word .L146+1
 2102 00ec F9000000 	 .word .L143+1
 2103 00f0 35010000 	 .word .L146+1
 2104 00f4 F9000000 	 .word .L143+1
 2105              	 .p2align 1
 2106              	.L143:
 824:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 825:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_CONTROL:
 826:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_BULK:
 827:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 828:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 829:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_INTERRUPT:
 830:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ep_interval > 0U)
 2107              	 .loc 3 830 0
 2108 00f8 97F83430 	 ldrb r3,[r7,#52]
 2109 00fc 002B     	 cmp r3,#0
 2110 00fe 04D0     	 beq .L144
 831:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 832:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval_reload = ep_interval;
 2111              	 .loc 3 832 0
 2112 0100 97F83430 	 ldrb r3,[r7,#52]
 2113 0104 9AB2     	 uxth r2,r3
 2114 0106 BB68     	 ldr r3,[r7,#8]
 2115 0108 DA82     	 strh r2,[r3,#22]
 2116              	.L144:
 833:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 834:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval = ptr_pipe->interval_reload;
 2117              	 .loc 3 834 0
 2118 010a BB68     	 ldr r3,[r7,#8]
 2119 010c DA8A     	 ldrh r2,[r3,#22]
 2120 010e BB68     	 ldr r3,[r7,#8]
 2121 0110 1A83     	 strh r2,[r3,#24]
 835:../Libraries/XMCLib/src/xmc_usbh.c ****           loc_val = ((((uint32_t)ep_max_packet_size >> 11U) + 1U) & 3U);
 2122              	 .loc 3 835 0
 2123 0112 3B8E     	 ldrh r3,[r7,#48]
 2124 0114 DB0A     	 lsrs r3,r3,#11
 2125 0116 9BB2     	 uxth r3,r3
 2126 0118 0133     	 adds r3,r3,#1
 2127 011a 03F00303 	 and r3,r3,#3
 2128 011e FB60     	 str r3,[r7,#12]
 836:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHARx_MCEC(loc_val);
 2129              	 .loc 3 836 0
 2130 0120 7B69     	 ldr r3,[r7,#20]
 2131 0122 1A68     	 ldr r2,[r3]
 2132 0124 FB68     	 ldr r3,[r7,#12]
 2133 0126 1B05     	 lsls r3,r3,#20
 2134 0128 03F44013 	 and r3,r3,#3145728
 2135 012c 1A43     	 orrs r2,r2,r3
 2136 012e 7B69     	 ldr r3,[r7,#20]
 2137 0130 1A60     	 str r2,[r3]
 837:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2138              	 .loc 3 837 0
 2139 0132 00E0     	 b .L133
 2140              	.L146:
 838:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 839:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2141              	 .loc 3 839 0
 2142 0134 00BF     	 nop
 2143              	.L133:
 840:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 841:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 842:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 843:../Libraries/XMCLib/src/xmc_usbh.c ****   return ((XMC_USBH_EP_HANDLE)ptr_ch);
 2144              	 .loc 3 843 0
 2145 0136 7B69     	 ldr r3,[r7,#20]
 844:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2146              	 .loc 3 844 0
 2147 0138 1846     	 mov r0,r3
 2148 013a 1C37     	 adds r7,r7,#28
 2149              	.LCFI92:
 2150              	 .cfi_def_cfa_offset 12
 2151 013c BD46     	 mov sp,r7
 2152              	.LCFI93:
 2153              	 .cfi_def_cfa_register 13
 2154              	 
 2155 013e 90BD     	 pop {r4,r7,pc}
 2156              	.L148:
 2157              	 .align 2
 2158              	.L147:
 2159 0140 00000000 	 .word XMC_USBH0_device
 2160 0144 00000000 	 .word pipe
 2161              	 .cfi_endproc
 2162              	.LFE197:
 2164              	 .section .text.XMC_USBH_PipeModify,"ax",%progbits
 2165              	 .align 2
 2166              	 .thumb
 2167              	 .thumb_func
 2169              	XMC_USBH_PipeModify:
 2170              	.LFB198:
 845:../Libraries/XMCLib/src/xmc_usbh.c **** 
 846:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 847:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 848:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address to be configured for the pipe.
 849:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed class.
 850:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. It should be 0 since hub is not supported.
 851:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port USB port number. Only one port(0) is supported.
 852:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 853:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 854:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 855:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 856:../Libraries/XMCLib/src/xmc_usbh.c ****  * Modify an existing pipe with input parameters. It can be used to configure the pipe after receiv
 857:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 858:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 859:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 860:../Libraries/XMCLib/src/xmc_usbh.c **** */
 861:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeModify (XMC_USBH_PIPE_HANDLE pipe_hndl, uint8_t dev_addr, uint8_t dev_s
 862:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2171              	 .loc 3 862 0
 2172              	 .cfi_startproc
 2173              	 
 2174              	 
 2175              	 
 2176 0000 80B4     	 push {r7}
 2177              	.LCFI94:
 2178              	 .cfi_def_cfa_offset 4
 2179              	 .cfi_offset 7,-4
 2180 0002 87B0     	 sub sp,sp,#28
 2181              	.LCFI95:
 2182              	 .cfi_def_cfa_offset 32
 2183 0004 00AF     	 add r7,sp,#0
 2184              	.LCFI96:
 2185              	 .cfi_def_cfa_register 7
 2186 0006 7860     	 str r0,[r7,#4]
 2187 0008 0846     	 mov r0,r1
 2188 000a 1146     	 mov r1,r2
 2189 000c 1A46     	 mov r2,r3
 2190 000e 0346     	 mov r3,r0
 2191 0010 FB70     	 strb r3,[r7,#3]
 2192 0012 0B46     	 mov r3,r1
 2193 0014 BB70     	 strb r3,[r7,#2]
 2194 0016 1346     	 mov r3,r2
 2195 0018 7B70     	 strb r3,[r7,#1]
 863:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 864:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 865:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t   hcchar;
 866:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2196              	 .loc 3 866 0
 2197 001a 0023     	 movs r3,#0
 2198 001c 7B61     	 str r3,[r7,#20]
 867:../Libraries/XMCLib/src/xmc_usbh.c **** 
 868:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 869:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 870:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 871:../Libraries/XMCLib/src/xmc_usbh.c **** 
 872:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2199              	 .loc 3 872 0
 2200 001e 204B     	 ldr r3,.L155
 2201 0020 5B7C     	 ldrb r3,[r3,#17]
 2202 0022 002B     	 cmp r3,#0
 2203 0024 03D1     	 bne .L150
 873:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 874:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2204              	 .loc 3 874 0
 2205 0026 4FF0FF33 	 mov r3,#-1
 2206 002a 7B61     	 str r3,[r7,#20]
 2207 002c 31E0     	 b .L151
 2208              	.L150:
 875:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 876:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 877:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 878:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2209              	 .loc 3 878 0
 2210 002e 7B68     	 ldr r3,[r7,#4]
 2211 0030 002B     	 cmp r3,#0
 2212 0032 03D1     	 bne .L152
 879:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 880:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2213              	 .loc 3 880 0
 2214 0034 6FF00403 	 mvn r3,#4
 2215 0038 7B61     	 str r3,[r7,#20]
 2216 003a 2AE0     	 b .L151
 2217              	.L152:
 881:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 882:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 883:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 884:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2218              	 .loc 3 884 0
 2219 003c 7B68     	 ldr r3,[r7,#4]
 2220 003e 3B61     	 str r3,[r7,#16]
 885:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2221              	 .loc 3 885 0
 2222 0040 3B69     	 ldr r3,[r7,#16]
 2223 0042 174A     	 ldr r2,.L155
 2224 0044 5268     	 ldr r2,[r2,#4]
 2225 0046 9B1A     	 subs r3,r3,r2
 2226 0048 5B11     	 asrs r3,r3,#5
 2227 004a 5B01     	 lsls r3,r3,#5
 2228 004c 154A     	 ldr r2,.L155+4
 2229 004e 1344     	 add r3,r3,r2
 2230 0050 FB60     	 str r3,[r7,#12]
 886:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2231              	 .loc 3 886 0
 2232 0052 FB68     	 ldr r3,[r7,#12]
 2233 0054 DB7E     	 ldrb r3,[r3,#27]
 2234 0056 002B     	 cmp r3,#0
 2235 0058 03D0     	 beq .L153
 887:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 888:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2236              	 .loc 3 888 0
 2237 005a 6FF00103 	 mvn r3,#1
 2238 005e 7B61     	 str r3,[r7,#20]
 2239 0060 17E0     	 b .L151
 2240              	.L153:
 889:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 890:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 891:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 892:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Fill in all fields of channel */
 893:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar  =   ptr_ch->HCCHAR;
 2241              	 .loc 3 893 0
 2242 0062 3B69     	 ldr r3,[r7,#16]
 2243 0064 1B68     	 ldr r3,[r3]
 2244 0066 BB60     	 str r3,[r7,#8]
 894:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Clear fields */
 895:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar &= (uint32_t)~(USB_CH_HCCHAR_MPS_Msk | USB_CH_HCCHAR_DevAddr_Msk)  ;
 2245              	 .loc 3 895 0
 2246 0068 BA68     	 ldr r2,[r7,#8]
 2247 006a 0F4B     	 ldr r3,.L155+8
 2248 006c 1340     	 ands r3,r3,r2
 2249 006e BB60     	 str r3,[r7,#8]
 896:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Set fields */
 897:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar |= (uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size) | (USB_CH_HCCHARx_DEVADDR(dev_a
 2250              	 .loc 3 897 0
 2251 0070 BB8C     	 ldrh r3,[r7,#36]
 2252 0072 C3F30A02 	 ubfx r2,r3,#0,#11
 2253 0076 FB78     	 ldrb r3,[r7,#3]
 2254 0078 9B05     	 lsls r3,r3,#22
 2255 007a 03F0FE53 	 and r3,r3,#532676608
 2256 007e 1343     	 orrs r3,r3,r2
 2257 0080 BA68     	 ldr r2,[r7,#8]
 2258 0082 1343     	 orrs r3,r3,r2
 2259 0084 BB60     	 str r3,[r7,#8]
 898:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR = hcchar;
 2260              	 .loc 3 898 0
 2261 0086 3B69     	 ldr r3,[r7,#16]
 2262 0088 BA68     	 ldr r2,[r7,#8]
 2263 008a 1A60     	 str r2,[r3]
 899:../Libraries/XMCLib/src/xmc_usbh.c **** 
 900:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2264              	 .loc 3 900 0
 2265 008c FB68     	 ldr r3,[r7,#12]
 2266 008e BA8C     	 ldrh r2,[r7,#36]
 2267 0090 9A82     	 strh r2,[r3,#20]
 2268              	.L151:
 901:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 902:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 903:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 904:../Libraries/XMCLib/src/xmc_usbh.c **** 
 905:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2269              	 .loc 3 905 0
 2270 0092 7B69     	 ldr r3,[r7,#20]
 906:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2271              	 .loc 3 906 0
 2272 0094 1846     	 mov r0,r3
 2273 0096 1C37     	 adds r7,r7,#28
 2274              	.LCFI97:
 2275              	 .cfi_def_cfa_offset 4
 2276 0098 BD46     	 mov sp,r7
 2277              	.LCFI98:
 2278              	 .cfi_def_cfa_register 13
 2279              	 
 2280 009a 5DF8047B 	 ldr r7,[sp],#4
 2281              	.LCFI99:
 2282              	 .cfi_restore 7
 2283              	 .cfi_def_cfa_offset 0
 2284 009e 7047     	 bx lr
 2285              	.L156:
 2286              	 .align 2
 2287              	.L155:
 2288 00a0 00000000 	 .word XMC_USBH0_device
 2289 00a4 00000000 	 .word pipe
 2290 00a8 00F83FE0 	 .word -532678656
 2291              	 .cfi_endproc
 2292              	.LFE198:
 2294              	 .section .text.XMC_USBH_PipeDelete,"ax",%progbits
 2295              	 .align 2
 2296              	 .thumb
 2297              	 .thumb_func
 2299              	XMC_USBH_PipeDelete:
 2300              	.LFB199:
 907:../Libraries/XMCLib/src/xmc_usbh.c **** 
 908:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 909:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 910:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 911:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 912:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 913:../Libraries/XMCLib/src/xmc_usbh.c ****  * Delete pipe from active pipes list. After it is deleted, it can be assigned to new pipe request.
 914:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 915:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 916:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 917:../Libraries/XMCLib/src/xmc_usbh.c **** */
 918:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeDelete (XMC_USBH_PIPE_HANDLE pipe_hndl)
 919:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2301              	 .loc 3 919 0
 2302              	 .cfi_startproc
 2303              	 
 2304              	 
 2305 0000 80B5     	 push {r7,lr}
 2306              	.LCFI100:
 2307              	 .cfi_def_cfa_offset 8
 2308              	 .cfi_offset 7,-8
 2309              	 .cfi_offset 14,-4
 2310 0002 86B0     	 sub sp,sp,#24
 2311              	.LCFI101:
 2312              	 .cfi_def_cfa_offset 32
 2313 0004 00AF     	 add r7,sp,#0
 2314              	.LCFI102:
 2315              	 .cfi_def_cfa_register 7
 2316 0006 7860     	 str r0,[r7,#4]
 920:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 921:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 922:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2317              	 .loc 3 922 0
 2318 0008 0023     	 movs r3,#0
 2319 000a 7B61     	 str r3,[r7,#20]
 923:../Libraries/XMCLib/src/xmc_usbh.c **** 
 924:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2320              	 .loc 3 924 0
 2321 000c 1B4B     	 ldr r3,.L163
 2322 000e 5B7C     	 ldrb r3,[r3,#17]
 2323 0010 002B     	 cmp r3,#0
 2324 0012 03D1     	 bne .L158
 925:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 926:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2325              	 .loc 3 926 0
 2326 0014 4FF0FF33 	 mov r3,#-1
 2327 0018 7B61     	 str r3,[r7,#20]
 2328 001a 2AE0     	 b .L159
 2329              	.L158:
 927:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 928:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 929:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 930:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl == 0U)
 2330              	 .loc 3 930 0
 2331 001c 7B68     	 ldr r3,[r7,#4]
 2332 001e 002B     	 cmp r3,#0
 2333 0020 03D1     	 bne .L160
 931:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 932:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2334              	 .loc 3 932 0
 2335 0022 6FF00403 	 mvn r3,#4
 2336 0026 7B61     	 str r3,[r7,#20]
 2337 0028 23E0     	 b .L159
 2338              	.L160:
 933:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 934:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 935:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 936:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2339              	 .loc 3 936 0
 2340 002a 7B68     	 ldr r3,[r7,#4]
 2341 002c 3B61     	 str r3,[r7,#16]
 937:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2342              	 .loc 3 937 0
 2343 002e 3B69     	 ldr r3,[r7,#16]
 2344 0030 124A     	 ldr r2,.L163
 2345 0032 5268     	 ldr r2,[r2,#4]
 2346 0034 9B1A     	 subs r3,r3,r2
 2347 0036 5B11     	 asrs r3,r3,#5
 2348 0038 5B01     	 lsls r3,r3,#5
 2349 003a 114A     	 ldr r2,.L163+4
 2350 003c 1344     	 add r3,r3,r2
 2351 003e FB60     	 str r3,[r7,#12]
 938:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2352              	 .loc 3 938 0
 2353 0040 FB68     	 ldr r3,[r7,#12]
 2354 0042 DB7E     	 ldrb r3,[r3,#27]
 2355 0044 002B     	 cmp r3,#0
 2356 0046 03D0     	 beq .L161
 939:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 940:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2357              	 .loc 3 940 0
 2358 0048 6FF00103 	 mvn r3,#1
 2359 004c 7B61     	 str r3,[r7,#20]
 2360 004e 10E0     	 b .L159
 2361              	.L161:
 941:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 942:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 943:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 944:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR            = 0U;
 2362              	 .loc 3 944 0
 2363 0050 3B69     	 ldr r3,[r7,#16]
 2364 0052 0022     	 movs r2,#0
 2365 0054 1A60     	 str r2,[r3]
 945:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT             = 0U;
 2366              	 .loc 3 945 0
 2367 0056 3B69     	 ldr r3,[r7,#16]
 2368 0058 0022     	 movs r2,#0
 2369 005a 9A60     	 str r2,[r3,#8]
 946:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK          = 0U;
 2370              	 .loc 3 946 0
 2371 005c 3B69     	 ldr r3,[r7,#16]
 2372 005e 0022     	 movs r2,#0
 2373 0060 DA60     	 str r2,[r3,#12]
 947:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE = 0U;
 2374              	 .loc 3 947 0
 2375 0062 3B69     	 ldr r3,[r7,#16]
 2376 0064 0022     	 movs r2,#0
 2377 0066 1A61     	 str r2,[r3,#16]
 948:../Libraries/XMCLib/src/xmc_usbh.c **** 
 949:../Libraries/XMCLib/src/xmc_usbh.c ****         memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));
 2378              	 .loc 3 949 0
 2379 0068 F868     	 ldr r0,[r7,#12]
 2380 006a 0021     	 movs r1,#0
 2381 006c 2022     	 movs r2,#32
 2382 006e FFF7FEFF 	 bl memset
 2383              	.L159:
 950:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 951:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 952:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 953:../Libraries/XMCLib/src/xmc_usbh.c **** 
 954:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2384              	 .loc 3 954 0
 2385 0072 7B69     	 ldr r3,[r7,#20]
 955:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2386              	 .loc 3 955 0
 2387 0074 1846     	 mov r0,r3
 2388 0076 1837     	 adds r7,r7,#24
 2389              	.LCFI103:
 2390              	 .cfi_def_cfa_offset 8
 2391 0078 BD46     	 mov sp,r7
 2392              	.LCFI104:
 2393              	 .cfi_def_cfa_register 13
 2394              	 
 2395 007a 80BD     	 pop {r7,pc}
 2396              	.L164:
 2397              	 .align 2
 2398              	.L163:
 2399 007c 00000000 	 .word XMC_USBH0_device
 2400 0080 00000000 	 .word pipe
 2401              	 .cfi_endproc
 2402              	.LFE199:
 2404              	 .section .text.XMC_USBH_PipeReset,"ax",%progbits
 2405              	 .align 2
 2406              	 .thumb
 2407              	 .thumb_func
 2409              	XMC_USBH_PipeReset:
 2410              	.LFB200:
 956:../Libraries/XMCLib/src/xmc_usbh.c **** 
 957:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 958:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 959:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 960:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 961:../Libraries/XMCLib/src/xmc_usbh.c ****  * Reset pipe by clearing the interrupt mask and resetting the transfer control register.\n
 962:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 963:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 964:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
 965:../Libraries/XMCLib/src/xmc_usbh.c **** */
 966:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeReset (XMC_USBH_PIPE_HANDLE pipe_hndl)
 967:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2411              	 .loc 3 967 0
 2412              	 .cfi_startproc
 2413              	 
 2414              	 
 2415              	 
 2416 0000 80B4     	 push {r7}
 2417              	.LCFI105:
 2418              	 .cfi_def_cfa_offset 4
 2419              	 .cfi_offset 7,-4
 2420 0002 87B0     	 sub sp,sp,#28
 2421              	.LCFI106:
 2422              	 .cfi_def_cfa_offset 32
 2423 0004 00AF     	 add r7,sp,#0
 2424              	.LCFI107:
 2425              	 .cfi_def_cfa_register 7
 2426 0006 7860     	 str r0,[r7,#4]
 968:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 969:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 970:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2427              	 .loc 3 970 0
 2428 0008 0023     	 movs r3,#0
 2429 000a 7B61     	 str r3,[r7,#20]
 971:../Libraries/XMCLib/src/xmc_usbh.c **** 
 972:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2430              	 .loc 3 972 0
 2431 000c 184B     	 ldr r3,.L171
 2432 000e 5B7C     	 ldrb r3,[r3,#17]
 2433 0010 002B     	 cmp r3,#0
 2434 0012 03D1     	 bne .L166
 973:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 974:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2435              	 .loc 3 974 0
 2436 0014 4FF0FF33 	 mov r3,#-1
 2437 0018 7B61     	 str r3,[r7,#20]
 2438 001a 22E0     	 b .L167
 2439              	.L166:
 975:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 976:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 977:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 978:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2440              	 .loc 3 978 0
 2441 001c 7B68     	 ldr r3,[r7,#4]
 2442 001e 002B     	 cmp r3,#0
 2443 0020 03D1     	 bne .L168
 979:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 980:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2444              	 .loc 3 980 0
 2445 0022 6FF00403 	 mvn r3,#4
 2446 0026 7B61     	 str r3,[r7,#20]
 2447 0028 1BE0     	 b .L167
 2448              	.L168:
 981:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 982:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 983:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 984:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2449              	 .loc 3 984 0
 2450 002a 7B68     	 ldr r3,[r7,#4]
 2451 002c 3B61     	 str r3,[r7,#16]
 985:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2452              	 .loc 3 985 0
 2453 002e 3B69     	 ldr r3,[r7,#16]
 2454 0030 0F4A     	 ldr r2,.L171
 2455 0032 5268     	 ldr r2,[r2,#4]
 2456 0034 9B1A     	 subs r3,r3,r2
 2457 0036 5B11     	 asrs r3,r3,#5
 2458 0038 5B01     	 lsls r3,r3,#5
 2459 003a 0E4A     	 ldr r2,.L171+4
 2460 003c 1344     	 add r3,r3,r2
 2461 003e FB60     	 str r3,[r7,#12]
 986:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2462              	 .loc 3 986 0
 2463 0040 FB68     	 ldr r3,[r7,#12]
 2464 0042 DB7E     	 ldrb r3,[r3,#27]
 2465 0044 002B     	 cmp r3,#0
 2466 0046 03D0     	 beq .L169
 987:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 988:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2467              	 .loc 3 988 0
 2468 0048 6FF00103 	 mvn r3,#1
 2469 004c 7B61     	 str r3,[r7,#20]
 2470 004e 08E0     	 b .L167
 2471              	.L169:
 989:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 990:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 991:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 992:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT    = 0U;
 2472              	 .loc 3 992 0
 2473 0050 3B69     	 ldr r3,[r7,#16]
 2474 0052 0022     	 movs r2,#0
 2475 0054 9A60     	 str r2,[r3,#8]
 993:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK = 0U;
 2476              	 .loc 3 993 0
 2477 0056 3B69     	 ldr r3,[r7,#16]
 2478 0058 0022     	 movs r2,#0
 2479 005a DA60     	 str r2,[r3,#12]
 994:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE   = 0U;
 2480              	 .loc 3 994 0
 2481 005c 3B69     	 ldr r3,[r7,#16]
 2482 005e 0022     	 movs r2,#0
 2483 0060 1A61     	 str r2,[r3,#16]
 2484              	.L167:
 995:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 996:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 997:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 998:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2485              	 .loc 3 998 0
 2486 0062 7B69     	 ldr r3,[r7,#20]
 999:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2487              	 .loc 3 999 0
 2488 0064 1846     	 mov r0,r3
 2489 0066 1C37     	 adds r7,r7,#28
 2490              	.LCFI108:
 2491              	 .cfi_def_cfa_offset 4
 2492 0068 BD46     	 mov sp,r7
 2493              	.LCFI109:
 2494              	 .cfi_def_cfa_register 13
 2495              	 
 2496 006a 5DF8047B 	 ldr r7,[sp],#4
 2497              	.LCFI110:
 2498              	 .cfi_restore 7
 2499              	 .cfi_def_cfa_offset 0
 2500 006e 7047     	 bx lr
 2501              	.L172:
 2502              	 .align 2
 2503              	.L171:
 2504 0070 00000000 	 .word XMC_USBH0_device
 2505 0074 00000000 	 .word pipe
 2506              	 .cfi_endproc
 2507              	.LFE200:
 2509              	 .section .text.XMC_USBH_PipeTransfer,"ax",%progbits
 2510              	 .align 2
 2511              	 .thumb
 2512              	 .thumb_func
 2514              	XMC_USBH_PipeTransfer:
 2515              	.LFB201:
1000:../Libraries/XMCLib/src/xmc_usbh.c **** 
1001:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1002:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1003:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param packet Packet information with bit masks to represent packet data toggle information and 
1004:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_DATA0 / \ref XMC_USBH_PACKET_DATA1, \ref XMC_USBH_PACKET_SETU
1005:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_OUT / \ref XMC_USBH_PACKET_IN
1006:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param data Pointer to buffer with data to send or for received data to be stored.
1007:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param num Number of data bytes to transfer
1008:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1009:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1010:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1011:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Transfer packets through USB Pipe. Handles transfer of multiple packets using the pipe transfer
1012:../Libraries/XMCLib/src/xmc_usbh.c ****  *  The pipe event callback function will be called when the transfer is completed.\n
1013:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1014:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1015:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset() \n
1016:../Libraries/XMCLib/src/xmc_usbh.c **** */
1017:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransfer (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t packet, uint8_t *dat
1018:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2516              	 .loc 3 1018 0
 2517              	 .cfi_startproc
 2518              	 
 2519              	 
 2520 0000 80B5     	 push {r7,lr}
 2521              	.LCFI111:
 2522              	 .cfi_def_cfa_offset 8
 2523              	 .cfi_offset 7,-8
 2524              	 .cfi_offset 14,-4
 2525 0002 86B0     	 sub sp,sp,#24
 2526              	.LCFI112:
 2527              	 .cfi_def_cfa_offset 32
 2528 0004 00AF     	 add r7,sp,#0
 2529              	.LCFI113:
 2530              	 .cfi_def_cfa_register 7
 2531 0006 F860     	 str r0,[r7,#12]
 2532 0008 B960     	 str r1,[r7,#8]
 2533 000a 7A60     	 str r2,[r7,#4]
 2534 000c 3B60     	 str r3,[r7]
1019:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1020:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2535              	 .loc 3 1020 0
 2536 000e 0023     	 movs r3,#0
 2537 0010 7B61     	 str r3,[r7,#20]
1021:../Libraries/XMCLib/src/xmc_usbh.c **** 
1022:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2538              	 .loc 3 1022 0
 2539 0012 3F4B     	 ldr r3,.L182
 2540 0014 5B7C     	 ldrb r3,[r3,#17]
 2541 0016 002B     	 cmp r3,#0
 2542 0018 03D1     	 bne .L174
1023:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1024:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2543              	 .loc 3 1024 0
 2544 001a 4FF0FF33 	 mov r3,#-1
 2545 001e 7B61     	 str r3,[r7,#20]
 2546 0020 71E0     	 b .L175
 2547              	.L174:
1025:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1026:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1027:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1028:../Libraries/XMCLib/src/xmc_usbh.c **** 
1029:../Libraries/XMCLib/src/xmc_usbh.c ****     if (!(((((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_OUT) ||
 2548              	 .loc 3 1029 0
 2549 0022 BB68     	 ldr r3,[r7,#8]
 2550 0024 03F00F03 	 and r3,r3,#15
 2551 0028 022B     	 cmp r3,#2
 2552 002a 0DD0     	 beq .L176
1030:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2553              	 .loc 3 1030 0 discriminator 1
 2554 002c BB68     	 ldr r3,[r7,#8]
 2555 002e 03F00F03 	 and r3,r3,#15
1029:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2556              	 .loc 3 1029 0 discriminator 1
 2557 0032 032B     	 cmp r3,#3
 2558 0034 08D0     	 beq .L176
1031:../Libraries/XMCLib/src/xmc_usbh.c ****           ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_SETUP )))
 2559              	 .loc 3 1031 0 discriminator 2
 2560 0036 BB68     	 ldr r3,[r7,#8]
 2561 0038 03F00F03 	 and r3,r3,#15
1029:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2562              	 .loc 3 1029 0 discriminator 2
 2563 003c 012B     	 cmp r3,#1
 2564 003e 03D0     	 beq .L176
1032:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1033:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2565              	 .loc 3 1033 0
 2566 0040 6FF00403 	 mvn r3,#4
 2567 0044 7B61     	 str r3,[r7,#20]
 2568 0046 5EE0     	 b .L175
 2569              	.L176:
1034:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1035:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1036:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1037:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pipe_hndl  == 0U)
 2570              	 .loc 3 1037 0
 2571 0048 FB68     	 ldr r3,[r7,#12]
 2572 004a 002B     	 cmp r3,#0
 2573 004c 03D1     	 bne .L177
1038:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1039:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2574              	 .loc 3 1039 0
 2575 004e 6FF00403 	 mvn r3,#4
 2576 0052 7B61     	 str r3,[r7,#20]
 2577 0054 57E0     	 b .L175
 2578              	.L177:
1040:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1041:../Libraries/XMCLib/src/xmc_usbh.c ****       else
1042:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1043:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk) == 0U)
 2579              	 .loc 3 1043 0
 2580 0056 2E4B     	 ldr r3,.L182
 2581 0058 1B68     	 ldr r3,[r3]
 2582 005a D3F84034 	 ldr r3,[r3,#1088]
 2583 005e 03F00103 	 and r3,r3,#1
 2584 0062 002B     	 cmp r3,#0
 2585 0064 03D1     	 bne .L178
1044:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1045:../Libraries/XMCLib/src/xmc_usbh.c ****           status = XMC_USBH_DRIVER_ERROR;
 2586              	 .loc 3 1045 0
 2587 0066 4FF0FF33 	 mov r3,#-1
 2588 006a 7B61     	 str r3,[r7,#20]
 2589 006c 4BE0     	 b .L175
 2590              	.L178:
1046:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1047:../Libraries/XMCLib/src/xmc_usbh.c ****         else
1048:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1049:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)
 2591              	 .loc 3 1049 0
 2592 006e FB68     	 ldr r3,[r7,#12]
 2593 0070 274A     	 ldr r2,.L182
 2594 0072 5268     	 ldr r2,[r2,#4]
 2595 0074 9B1A     	 subs r3,r3,r2
 2596 0076 5B11     	 asrs r3,r3,#5
 2597 0078 5B01     	 lsls r3,r3,#5
 2598 007a 264A     	 ldr r2,.L182+4
 2599 007c 1344     	 add r3,r3,r2
 2600 007e 3B61     	 str r3,[r7,#16]
1050:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->in_use != 0U)
 2601              	 .loc 3 1050 0
 2602 0080 3B69     	 ldr r3,[r7,#16]
 2603 0082 DB7E     	 ldrb r3,[r3,#27]
 2604 0084 002B     	 cmp r3,#0
 2605 0086 03D0     	 beq .L179
1051:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1052:../Libraries/XMCLib/src/xmc_usbh.c ****             status = XMC_USBH_DRIVER_ERROR_BUSY;
 2606              	 .loc 3 1052 0
 2607 0088 6FF00103 	 mvn r3,#1
 2608 008c 7B61     	 str r3,[r7,#20]
 2609 008e 3AE0     	 b .L175
 2610              	.L179:
1053:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1054:../Libraries/XMCLib/src/xmc_usbh.c ****           else
1055:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1056:../Libraries/XMCLib/src/xmc_usbh.c ****             /* Prepare transfer information */
1057:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet                = packet;
 2611              	 .loc 3 1057 0
 2612 0090 3B69     	 ldr r3,[r7,#16]
 2613 0092 BA68     	 ldr r2,[r7,#8]
 2614 0094 1A60     	 str r2,[r3]
1058:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->data                  = data;
 2615              	 .loc 3 1058 0
 2616 0096 3B69     	 ldr r3,[r7,#16]
 2617 0098 7A68     	 ldr r2,[r7,#4]
 2618 009a 5A60     	 str r2,[r3,#4]
1059:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num                   = num;
 2619              	 .loc 3 1059 0
 2620 009c 3B69     	 ldr r3,[r7,#16]
 2621 009e 3A68     	 ldr r2,[r7]
 2622 00a0 9A60     	 str r2,[r3,#8]
1060:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total = 0U;
 2623              	 .loc 3 1060 0
 2624 00a2 3B69     	 ldr r3,[r7,#16]
 2625 00a4 0022     	 movs r2,#0
 2626 00a6 DA60     	 str r2,[r3,#12]
1061:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring      = 0U;
 2627              	 .loc 3 1061 0
 2628 00a8 3B69     	 ldr r3,[r7,#16]
 2629 00aa 0022     	 movs r2,#0
 2630 00ac 1A61     	 str r2,[r3,#16]
1062:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use                = 0U;
 2631              	 .loc 3 1062 0
 2632 00ae 3B69     	 ldr r3,[r7,#16]
 2633 00b0 0022     	 movs r2,#0
 2634 00b2 DA76     	 strb r2,[r3,#27]
1063:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active       = 0U;
 2635              	 .loc 3 1063 0
 2636 00b4 3B69     	 ldr r3,[r7,#16]
 2637 00b6 0022     	 movs r2,#0
 2638 00b8 1A77     	 strb r2,[r3,#28]
1064:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered   = 0U;
 2639              	 .loc 3 1064 0
 2640 00ba 3B69     	 ldr r3,[r7,#16]
 2641 00bc 0022     	 movs r2,#0
 2642 00be 5A77     	 strb r2,[r3,#29]
1065:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event                 = 0U;
 2643              	 .loc 3 1065 0
 2644 00c0 3B69     	 ldr r3,[r7,#16]
 2645 00c2 0022     	 movs r2,#0
 2646 00c4 9A77     	 strb r2,[r3,#30]
1066:../Libraries/XMCLib/src/xmc_usbh.c **** 
1067:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interval 
 2647              	 .loc 3 1067 0
 2648 00c6 3B69     	 ldr r3,[r7,#16]
 2649 00c8 9B7E     	 ldrb r3,[r3,#26]
 2650 00ca 032B     	 cmp r3,#3
 2651 00cc 07D1     	 bne .L180
 2652              	 .loc 3 1067 0 is_stmt 0 discriminator 1
 2653 00ce 3B69     	 ldr r3,[r7,#16]
 2654 00d0 1B8B     	 ldrh r3,[r3,#24]
 2655 00d2 002B     	 cmp r3,#0
 2656 00d4 03D0     	 beq .L180
1068:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1069:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U; /* transfer will be started inside interrupt (SOF
 2657              	 .loc 3 1069 0 is_stmt 1
 2658 00d6 3B69     	 ldr r3,[r7,#16]
 2659 00d8 0122     	 movs r2,#1
 2660 00da DA76     	 strb r2,[r3,#27]
 2661 00dc 13E0     	 b .L175
 2662              	.L180:
1070:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1071:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1072:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1073:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->transfer_active     = 1U;
 2663              	 .loc 3 1073 0
 2664 00de 3B69     	 ldr r3,[r7,#16]
 2665 00e0 0122     	 movs r2,#1
 2666 00e2 1A77     	 strb r2,[r3,#28]
1074:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U;
 2667              	 .loc 3 1074 0
 2668 00e4 3B69     	 ldr r3,[r7,#16]
 2669 00e6 0122     	 movs r2,#1
 2670 00e8 DA76     	 strb r2,[r3,#27]
1075:../Libraries/XMCLib/src/xmc_usbh.c ****               if (XMC_lStartTransfer (ptr_pipe, (USB0_CH_TypeDef *)pipe_hndl) == false)
 2671              	 .loc 3 1075 0
 2672 00ea FB68     	 ldr r3,[r7,#12]
 2673 00ec 3869     	 ldr r0,[r7,#16]
 2674 00ee 1946     	 mov r1,r3
 2675 00f0 FFF7FEFF 	 bl XMC_lStartTransfer
 2676 00f4 0346     	 mov r3,r0
 2677 00f6 83F00103 	 eor r3,r3,#1
 2678 00fa DBB2     	 uxtb r3,r3
 2679 00fc 002B     	 cmp r3,#0
 2680 00fe 02D0     	 beq .L175
1076:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1077:../Libraries/XMCLib/src/xmc_usbh.c ****                 status = XMC_USBH_DRIVER_ERROR;
 2681              	 .loc 3 1077 0
 2682 0100 4FF0FF33 	 mov r3,#-1
 2683 0104 7B61     	 str r3,[r7,#20]
 2684              	.L175:
1078:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1079:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1080:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1081:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1082:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1083:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1084:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1085:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2685              	 .loc 3 1085 0
 2686 0106 7B69     	 ldr r3,[r7,#20]
1086:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2687              	 .loc 3 1086 0
 2688 0108 1846     	 mov r0,r3
 2689 010a 1837     	 adds r7,r7,#24
 2690              	.LCFI114:
 2691              	 .cfi_def_cfa_offset 8
 2692 010c BD46     	 mov sp,r7
 2693              	.LCFI115:
 2694              	 .cfi_def_cfa_register 13
 2695              	 
 2696 010e 80BD     	 pop {r7,pc}
 2697              	.L183:
 2698              	 .align 2
 2699              	.L182:
 2700 0110 00000000 	 .word XMC_USBH0_device
 2701 0114 00000000 	 .word pipe
 2702              	 .cfi_endproc
 2703              	.LFE201:
 2705              	 .section .text.XMC_USBH_PipeTransferGetResult,"ax",%progbits
 2706              	 .align 2
 2707              	 .thumb
 2708              	 .thumb_func
 2710              	XMC_USBH_PipeTransferGetResult:
 2711              	.LFB202:
1087:../Libraries/XMCLib/src/xmc_usbh.c **** 
1088:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1089:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1090:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return uint32_t Number of successfully transferred data bytes
1091:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1092:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1093:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Get result of USB Pipe transfer.
1094:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1095:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1096:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1097:../Libraries/XMCLib/src/xmc_usbh.c **** */
1098:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl)
1099:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2712              	 .loc 3 1099 0
 2713              	 .cfi_startproc
 2714              	 
 2715              	 
 2716              	 
 2717 0000 80B4     	 push {r7}
 2718              	.LCFI116:
 2719              	 .cfi_def_cfa_offset 4
 2720              	 .cfi_offset 7,-4
 2721 0002 85B0     	 sub sp,sp,#20
 2722              	.LCFI117:
 2723              	 .cfi_def_cfa_offset 24
 2724 0004 00AF     	 add r7,sp,#0
 2725              	.LCFI118:
 2726              	 .cfi_def_cfa_register 7
 2727 0006 7860     	 str r0,[r7,#4]
1100:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t status;
1101:../Libraries/XMCLib/src/xmc_usbh.c ****   if (pipe_hndl == 0U)
 2728              	 .loc 3 1101 0
 2729 0008 7B68     	 ldr r3,[r7,#4]
 2730 000a 002B     	 cmp r3,#0
 2731 000c 02D1     	 bne .L185
1102:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1103:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2732              	 .loc 3 1103 0
 2733 000e 0023     	 movs r3,#0
 2734 0010 FB60     	 str r3,[r7,#12]
 2735 0012 0AE0     	 b .L186
 2736              	.L185:
1104:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1105:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1106:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1107:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channe
 2737              	 .loc 3 1107 0
 2738 0014 7B68     	 ldr r3,[r7,#4]
 2739 0016 084A     	 ldr r2,.L188
 2740 0018 5268     	 ldr r2,[r2,#4]
 2741 001a 9B1A     	 subs r3,r3,r2
 2742 001c 5B11     	 asrs r3,r3,#5
 2743 001e 074A     	 ldr r2,.L188+4
 2744 0020 5B01     	 lsls r3,r3,#5
 2745 0022 1344     	 add r3,r3,r2
 2746 0024 0833     	 adds r3,r3,#8
 2747 0026 5B68     	 ldr r3,[r3,#4]
 2748 0028 FB60     	 str r3,[r7,#12]
 2749              	.L186:
1108:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1109:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2750              	 .loc 3 1109 0
 2751 002a FB68     	 ldr r3,[r7,#12]
1110:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2752              	 .loc 3 1110 0
 2753 002c 1846     	 mov r0,r3
 2754 002e 1437     	 adds r7,r7,#20
 2755              	.LCFI119:
 2756              	 .cfi_def_cfa_offset 4
 2757 0030 BD46     	 mov sp,r7
 2758              	.LCFI120:
 2759              	 .cfi_def_cfa_register 13
 2760              	 
 2761 0032 5DF8047B 	 ldr r7,[sp],#4
 2762              	.LCFI121:
 2763              	 .cfi_restore 7
 2764              	 .cfi_def_cfa_offset 0
 2765 0036 7047     	 bx lr
 2766              	.L189:
 2767              	 .align 2
 2768              	.L188:
 2769 0038 00000000 	 .word XMC_USBH0_device
 2770 003c 00000000 	 .word pipe
 2771              	 .cfi_endproc
 2772              	.LFE202:
 2774              	 .section .text.XMC_USBH_PipeTransferAbort,"ax",%progbits
 2775              	 .align 2
 2776              	 .thumb
 2777              	 .thumb_func
 2779              	XMC_USBH_PipeTransferAbort:
 2780              	.LFB203:
1111:../Libraries/XMCLib/src/xmc_usbh.c **** 
1112:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1113:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1114:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1115:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1116:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1117:../Libraries/XMCLib/src/xmc_usbh.c ****  * Abort current USB Pipe transfer.\n
1118:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1119:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1120:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1121:../Libraries/XMCLib/src/xmc_usbh.c **** */
1122:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransferAbort (XMC_USBH_PIPE_HANDLE pipe_hndl)
1123:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2781              	 .loc 3 1123 0
 2782              	 .cfi_startproc
 2783              	 
 2784              	 
 2785 0000 80B5     	 push {r7,lr}
 2786              	.LCFI122:
 2787              	 .cfi_def_cfa_offset 8
 2788              	 .cfi_offset 7,-8
 2789              	 .cfi_offset 14,-4
 2790 0002 86B0     	 sub sp,sp,#24
 2791              	.LCFI123:
 2792              	 .cfi_def_cfa_offset 32
 2793 0004 00AF     	 add r7,sp,#0
 2794              	.LCFI124:
 2795              	 .cfi_def_cfa_register 7
 2796 0006 7860     	 str r0,[r7,#4]
1124:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1125:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1126:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t timeout;
1127:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_ERROR;
 2797              	 .loc 3 1127 0
 2798 0008 4FF0FF33 	 mov r3,#-1
 2799 000c 3B61     	 str r3,[r7,#16]
1128:../Libraries/XMCLib/src/xmc_usbh.c **** 
1129:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch = (USB0_CH_TypeDef *) pipe_hndl;
 2800              	 .loc 3 1129 0
 2801 000e 7B68     	 ldr r3,[r7,#4]
 2802 0010 FB60     	 str r3,[r7,#12]
1130:../Libraries/XMCLib/src/xmc_usbh.c **** 
1131:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2803              	 .loc 3 1131 0
 2804 0012 2F4B     	 ldr r3,.L198
 2805 0014 5B7C     	 ldrb r3,[r3,#17]
 2806 0016 002B     	 cmp r3,#0
 2807 0018 54D0     	 beq .L191
1132:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1133:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Error in power state*/
1134:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1135:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1136:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1137:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2808              	 .loc 3 1137 0
 2809 001a 7B68     	 ldr r3,[r7,#4]
 2810 001c 002B     	 cmp r3,#0
 2811 001e 03D1     	 bne .L192
1138:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1139:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2812              	 .loc 3 1139 0
 2813 0020 6FF00403 	 mvn r3,#4
 2814 0024 3B61     	 str r3,[r7,#16]
 2815 0026 4DE0     	 b .L191
 2816              	.L192:
1140:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1141:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1142:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1143:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2817              	 .loc 3 1143 0
 2818 0028 FB68     	 ldr r3,[r7,#12]
 2819 002a 294A     	 ldr r2,.L198
 2820 002c 5268     	 ldr r2,[r2,#4]
 2821 002e 9B1A     	 subs r3,r3,r2
 2822 0030 5B11     	 asrs r3,r3,#5
 2823 0032 5B01     	 lsls r3,r3,#5
 2824 0034 274A     	 ldr r2,.L198+4
 2825 0036 1344     	 add r3,r3,r2
 2826 0038 BB60     	 str r3,[r7,#8]
1144:../Libraries/XMCLib/src/xmc_usbh.c **** 
1145:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2827              	 .loc 3 1145 0
 2828 003a BB68     	 ldr r3,[r7,#8]
 2829 003c DB7E     	 ldrb r3,[r3,#27]
 2830 003e 002B     	 cmp r3,#0
 2831 0040 40D0     	 beq .L191
1146:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1147:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->in_use = 0U;
 2832              	 .loc 3 1147 0
 2833 0042 BB68     	 ldr r3,[r7,#8]
 2834 0044 0022     	 movs r2,#0
 2835 0046 DA76     	 strb r2,[r3,#27]
1148:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Disable channel if not yet halted */
1149:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) == 0U)
 2836              	 .loc 3 1149 0
 2837 0048 FB68     	 ldr r3,[r7,#12]
 2838 004a 9B68     	 ldr r3,[r3,#8]
 2839 004c 03F00203 	 and r3,r3,#2
 2840 0050 002B     	 cmp r3,#0
 2841 0052 37D1     	 bne .L191
1150:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1151:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_ch->HCCHAR & USB_CH_HCCHAR_ChEna_Msk)
 2842              	 .loc 3 1151 0
 2843 0054 FB68     	 ldr r3,[r7,#12]
 2844 0056 1B68     	 ldr r3,[r3]
 2845 0058 002B     	 cmp r3,#0
 2846 005a 33DA     	 bge .L191
1152:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1153:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;
 2847              	 .loc 3 1153 0
 2848 005c FB68     	 ldr r3,[r7,#12]
 2849 005e 0022     	 movs r2,#0
 2850 0060 DA60     	 str r2,[r3,#12]
1154:../Libraries/XMCLib/src/xmc_usbh.c ****             (void)XMC_USBH_osDelay(1U);
 2851              	 .loc 3 1154 0
 2852 0062 0120     	 movs r0,#1
 2853 0064 FFF7FEFF 	 bl XMC_USBH_osDelay
1155:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_ch->HCINT & USB_CH_HCINT_NAK_Msk)
 2854              	 .loc 3 1155 0
 2855 0068 FB68     	 ldr r3,[r7,#12]
 2856 006a 9B68     	 ldr r3,[r3,#8]
 2857 006c 03F01003 	 and r3,r3,#16
 2858 0070 002B     	 cmp r3,#0
 2859 0072 06D0     	 beq .L193
1156:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1157:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;    /* Clear all interrupts */
 2860              	 .loc 3 1157 0
 2861 0074 FB68     	 ldr r3,[r7,#12]
 2862 0076 40F2BB72 	 movw r2,#1979
 2863 007a 9A60     	 str r2,[r3,#8]
1158:../Libraries/XMCLib/src/xmc_usbh.c ****               status = XMC_USBH_DRIVER_OK;
 2864              	 .loc 3 1158 0
 2865 007c 0023     	 movs r3,#0
 2866 007e 3B61     	 str r3,[r7,#16]
 2867 0080 20E0     	 b .L191
 2868              	.L193:
1159:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1160:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1161:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1162:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;      /* Clear all interrupts */
 2869              	 .loc 3 1162 0
 2870 0082 FB68     	 ldr r3,[r7,#12]
 2871 0084 40F2BB72 	 movw r2,#1979
 2872 0088 9A60     	 str r2,[r3,#8]
1163:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR =  (uint32_t)(ptr_ch->HCCHAR | USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR
 2873              	 .loc 3 1163 0
 2874 008a FB68     	 ldr r3,[r7,#12]
 2875 008c 1B68     	 ldr r3,[r3]
 2876 008e 43F04042 	 orr r2,r3,#-1073741824
 2877 0092 FB68     	 ldr r3,[r7,#12]
 2878 0094 1A60     	 str r2,[r3]
1164:../Libraries/XMCLib/src/xmc_usbh.c **** 
1165:../Libraries/XMCLib/src/xmc_usbh.c ****               /* wait until channel is halted */
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               for (timeout = 0U; timeout < 5000U; timeout++)
 2879              	 .loc 3 1166 0
 2880 0096 0023     	 movs r3,#0
 2881 0098 7B61     	 str r3,[r7,#20]
 2882 009a 0EE0     	 b .L194
 2883              	.L196:
1167:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1168:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk)
 2884              	 .loc 3 1168 0
 2885 009c FB68     	 ldr r3,[r7,#12]
 2886 009e 9B68     	 ldr r3,[r3,#8]
 2887 00a0 03F00203 	 and r3,r3,#2
 2888 00a4 002B     	 cmp r3,#0
 2889 00a6 05D0     	 beq .L195
1169:../Libraries/XMCLib/src/xmc_usbh.c ****                 {
1170:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_ch->HCINT = USB_CH_HCINTx_ALL;
 2890              	 .loc 3 1170 0
 2891 00a8 FB68     	 ldr r3,[r7,#12]
 2892 00aa 40F2BB72 	 movw r2,#1979
 2893 00ae 9A60     	 str r2,[r3,#8]
1171:../Libraries/XMCLib/src/xmc_usbh.c ****                   status = XMC_USBH_DRIVER_OK;
 2894              	 .loc 3 1171 0
 2895 00b0 0023     	 movs r3,#0
 2896 00b2 3B61     	 str r3,[r7,#16]
 2897              	.L195:
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               {
 2898              	 .loc 3 1166 0 discriminator 2
 2899 00b4 7B69     	 ldr r3,[r7,#20]
 2900 00b6 0133     	 adds r3,r3,#1
 2901 00b8 7B61     	 str r3,[r7,#20]
 2902              	.L194:
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               {
 2903              	 .loc 3 1166 0 is_stmt 0 discriminator 1
 2904 00ba 7B69     	 ldr r3,[r7,#20]
 2905 00bc 41F28732 	 movw r2,#4999
 2906 00c0 9342     	 cmp r3,r2
 2907 00c2 EBD9     	 bls .L196
 2908              	.L191:
1172:../Libraries/XMCLib/src/xmc_usbh.c ****                 }
1173:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1174:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1175:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1176:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1177:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1178:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1179:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1180:../Libraries/XMCLib/src/xmc_usbh.c **** 
1181:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2909              	 .loc 3 1181 0 is_stmt 1
 2910 00c4 3B69     	 ldr r3,[r7,#16]
1182:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2911              	 .loc 3 1182 0
 2912 00c6 1846     	 mov r0,r3
 2913 00c8 1837     	 adds r7,r7,#24
 2914              	.LCFI125:
 2915              	 .cfi_def_cfa_offset 8
 2916 00ca BD46     	 mov sp,r7
 2917              	.LCFI126:
 2918              	 .cfi_def_cfa_register 13
 2919              	 
 2920 00cc 80BD     	 pop {r7,pc}
 2921              	.L199:
 2922 00ce 00BF     	 .align 2
 2923              	.L198:
 2924 00d0 00000000 	 .word XMC_USBH0_device
 2925 00d4 00000000 	 .word pipe
 2926              	 .cfi_endproc
 2927              	.LFE203:
 2929              	 .section .text.XMC_USBH_GetFrameNumber,"ax",%progbits
 2930              	 .align 2
 2931              	 .thumb
 2932              	 .thumb_func
 2934              	XMC_USBH_GetFrameNumber:
 2935              	.LFB204:
1183:../Libraries/XMCLib/src/xmc_usbh.c **** 
1184:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1185:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Frame number.
1186:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1187:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1188:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB Frame Number.
1189:../Libraries/XMCLib/src/xmc_usbh.c **** */
1190:../Libraries/XMCLib/src/xmc_usbh.c **** static uint16_t XMC_USBH_GetFrameNumber (void)
1191:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2936              	 .loc 3 1191 0
 2937              	 .cfi_startproc
 2938              	 
 2939              	 
 2940              	 
 2941 0000 80B4     	 push {r7}
 2942              	.LCFI127:
 2943              	 .cfi_def_cfa_offset 4
 2944              	 .cfi_offset 7,-4
 2945 0002 83B0     	 sub sp,sp,#12
 2946              	.LCFI128:
 2947              	 .cfi_def_cfa_offset 16
 2948 0004 00AF     	 add r7,sp,#0
 2949              	.LCFI129:
 2950              	 .cfi_def_cfa_register 7
1192:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t status;
1193:../Libraries/XMCLib/src/xmc_usbh.c **** 
1194:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2951              	 .loc 3 1194 0
 2952 0006 0B4B     	 ldr r3,.L204
 2953 0008 5B7C     	 ldrb r3,[r3,#17]
 2954 000a 002B     	 cmp r3,#0
 2955 000c 02D1     	 bne .L201
1195:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1196:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2956              	 .loc 3 1196 0
 2957 000e 0023     	 movs r3,#0
 2958 0010 FB80     	 strh r3,[r7,#6]
 2959 0012 07E0     	 b .L202
 2960              	.L201:
1197:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1198:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1199:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1200:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (uint16_t)((XMC_USBH0_device.global_register->HFNUM) & 0xFFFU);
 2961              	 .loc 3 1200 0
 2962 0014 074B     	 ldr r3,.L204
 2963 0016 1B68     	 ldr r3,[r3]
 2964 0018 D3F80834 	 ldr r3,[r3,#1032]
 2965 001c 9BB2     	 uxth r3,r3
 2966 001e C3F30B03 	 ubfx r3,r3,#0,#12
 2967 0022 FB80     	 strh r3,[r7,#6]
 2968              	.L202:
1201:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1202:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2969              	 .loc 3 1202 0
 2970 0024 FB88     	 ldrh r3,[r7,#6]
1203:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2971              	 .loc 3 1203 0
 2972 0026 1846     	 mov r0,r3
 2973 0028 0C37     	 adds r7,r7,#12
 2974              	.LCFI130:
 2975              	 .cfi_def_cfa_offset 4
 2976 002a BD46     	 mov sp,r7
 2977              	.LCFI131:
 2978              	 .cfi_def_cfa_register 13
 2979              	 
 2980 002c 5DF8047B 	 ldr r7,[sp],#4
 2981              	.LCFI132:
 2982              	 .cfi_restore 7
 2983              	 .cfi_def_cfa_offset 0
 2984 0030 7047     	 bx lr
 2985              	.L205:
 2986 0032 00BF     	 .align 2
 2987              	.L204:
 2988 0034 00000000 	 .word XMC_USBH0_device
 2989              	 .cfi_endproc
 2990              	.LFE204:
 2992              	 .section .text.XMC_USBH_HandleIrq,"ax",%progbits
 2993              	 .align 2
 2994              	 .global XMC_USBH_HandleIrq
 2995              	 .thumb
 2996              	 .thumb_func
 2998              	XMC_USBH_HandleIrq:
 2999              	.LFB205:
1204:../Libraries/XMCLib/src/xmc_usbh.c **** 
1205:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1206:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param gintsts USB port interrupt status flag.
1207:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1208:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1209:../Libraries/XMCLib/src/xmc_usbh.c ****  * USB host interrupt handler. It updates port and pipe state information based on different events
1210:../Libraries/XMCLib/src/xmc_usbh.c ****  * generated by the peripheral. It propagates the port events to the callback function registered b
1211:../Libraries/XMCLib/src/xmc_usbh.c ****  * during initialization. When a pipe transfer complete event is detected, it checks if any further
1212:../Libraries/XMCLib/src/xmc_usbh.c ****  * to be transmitted on the same pipe and continues transmission until data is available. A pipe ev
1213:../Libraries/XMCLib/src/xmc_usbh.c ****  * to the user provided pipe event callback function. A transfer complete event will be propagated 
1214:../Libraries/XMCLib/src/xmc_usbh.c ****  * is transmitted for an OUT transaction.
1215:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1216:../Libraries/XMCLib/src/xmc_usbh.c **** */
1217:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_HandleIrq (uint32_t gintsts)
1218:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3000              	 .loc 3 1218 0
 3001              	 .cfi_startproc
 3002              	 
 3003              	 
 3004 0000 80B5     	 push {r7,lr}
 3005              	.LCFI133:
 3006              	 .cfi_def_cfa_offset 8
 3007              	 .cfi_offset 7,-8
 3008              	 .cfi_offset 14,-4
 3009 0002 92B0     	 sub sp,sp,#72
 3010              	.LCFI134:
 3011              	 .cfi_def_cfa_offset 80
 3012 0004 00AF     	 add r7,sp,#0
 3013              	.LCFI135:
 3014              	 .cfi_def_cfa_register 7
 3015 0006 7860     	 str r0,[r7,#4]
1219:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1220:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1221:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt, haint, hcint, pktcnt, mpsiz;
1222:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t ch;
1223:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t *ptr_data;
1224:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t *dfifo;
1225:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t grxsts, bcnt, dat, len, len_rest;
1226:../Libraries/XMCLib/src/xmc_usbh.c **** 
1227:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Host port interrupt */
1228:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_PrtInt_Msk) != 0U)
 3016              	 .loc 3 1228 0
 3017 0008 7B68     	 ldr r3,[r7,#4]
 3018 000a 03F08073 	 and r3,r3,#16777216
 3019 000e 002B     	 cmp r3,#0
 3020 0010 38D0     	 beq .L207
1229:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1230:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt = XMC_USBH0_device.global_register->HPRT;
 3021              	 .loc 3 1230 0
 3022 0012 884B     	 ldr r3,.L257
 3023 0014 1B68     	 ldr r3,[r3]
 3024 0016 D3F84034 	 ldr r3,[r3,#1088]
 3025 001a 3B62     	 str r3,[r7,#32]
1231:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Clear port enable */
1232:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt & (uint32_t)(~USB_HPRT_PrtEna_Msk);
 3026              	 .loc 3 1232 0
 3027 001c 854B     	 ldr r3,.L257
 3028 001e 1B68     	 ldr r3,[r3]
 3029 0020 3A6A     	 ldr r2,[r7,#32]
 3030 0022 22F00402 	 bic r2,r2,#4
 3031 0026 C3F84024 	 str r2,[r3,#1088]
1233:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtConnDet_Msk) != 0U)
 3032              	 .loc 3 1233 0
 3033 002a 3B6A     	 ldr r3,[r7,#32]
 3034 002c 03F00203 	 and r3,r3,#2
 3035 0030 002B     	 cmp r3,#0
 3036 0032 11D0     	 beq .L208
1234:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1235:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG =  (0x200U | (USB_CH_HCFG_FSLSPCS(1) |
 3037              	 .loc 3 1235 0
 3038 0034 7F4B     	 ldr r3,.L257
 3039 0036 1B68     	 ldr r3,[r3]
 3040 0038 40F20522 	 movw r2,#517
 3041 003c C3F80024 	 str r2,[r3,#1024]
1236:../Libraries/XMCLib/src/xmc_usbh.c ****           USB_CH_HCFG_FSLSSUP(1)));
1237:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Ignore connect under reset */
1238:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.port_reset_active == false)
 3042              	 .loc 3 1238 0
 3043 0040 7C4B     	 ldr r3,.L257
 3044 0042 9B7C     	 ldrb r3,[r3,#18]
 3045 0044 83F00103 	 eor r3,r3,#1
 3046 0048 DBB2     	 uxtb r3,r3
 3047 004a 002B     	 cmp r3,#0
 3048 004c 04D0     	 beq .L208
1239:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1240:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_CONNECT);
 3049              	 .loc 3 1240 0
 3050 004e 794B     	 ldr r3,.L257
 3051 0050 9B68     	 ldr r3,[r3,#8]
 3052 0052 0020     	 movs r0,#0
 3053 0054 0121     	 movs r1,#1
 3054 0056 9847     	 blx r3
 3055              	.L208:
1241:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1242:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1243:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtEnChng_Msk) != 0U)   /* If port enable changed */
 3056              	 .loc 3 1243 0
 3057 0058 3B6A     	 ldr r3,[r7,#32]
 3058 005a 03F00803 	 and r3,r3,#8
 3059 005e 002B     	 cmp r3,#0
 3060 0060 10D0     	 beq .L207
1244:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1245:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((hprt & USB_HPRT_PrtEna_Msk) != 0U)    /* If device connected */
 3061              	 .loc 3 1245 0
 3062 0062 3B6A     	 ldr r3,[r7,#32]
 3063 0064 03F00403 	 and r3,r3,#4
 3064 0068 002B     	 cmp r3,#0
 3065 006a 0BD0     	 beq .L207
1246:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1247:../Libraries/XMCLib/src/xmc_usbh.c ****         if (XMC_USBH0_device.port_reset_active == true)
 3066              	 .loc 3 1247 0
 3067 006c 714B     	 ldr r3,.L257
 3068 006e 9B7C     	 ldrb r3,[r3,#18]
 3069 0070 002B     	 cmp r3,#0
 3070 0072 07D0     	 beq .L207
1248:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1249:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.port_reset_active = false;
 3071              	 .loc 3 1249 0
 3072 0074 6F4B     	 ldr r3,.L257
 3073 0076 0022     	 movs r2,#0
 3074 0078 9A74     	 strb r2,[r3,#18]
1250:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_RESET);
 3075              	 .loc 3 1250 0
 3076 007a 6E4B     	 ldr r3,.L257
 3077 007c 9B68     	 ldr r3,[r3,#8]
 3078 007e 0020     	 movs r0,#0
 3079 0080 0821     	 movs r1,#8
 3080 0082 9847     	 blx r3
 3081              	.L207:
1251:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1252:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1253:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1254:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1255:../Libraries/XMCLib/src/xmc_usbh.c **** 
1256:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Disconnect interrupt */
1257:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_DisconnInt_Msk) != 0U)
 3082              	 .loc 3 1257 0
 3083 0084 7B68     	 ldr r3,[r7,#4]
 3084 0086 03F00053 	 and r3,r3,#536870912
 3085 008a 002B     	 cmp r3,#0
 3086 008c 3ED0     	 beq .L209
1258:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1259:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE = USB_GINTSTS_HOSTMODE_DisconnInt_Msk; /* Cl
 3087              	 .loc 3 1259 0
 3088 008e 694B     	 ldr r3,.L257
 3089 0090 1B68     	 ldr r3,[r3]
 3090 0092 4FF00052 	 mov r2,#536870912
 3091 0096 5A61     	 str r2,[r3,#20]
1260:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Ignore disconnect under reset */
1261:../Libraries/XMCLib/src/xmc_usbh.c ****     if ( XMC_USBH0_device.port_reset_active == false)
 3092              	 .loc 3 1261 0
 3093 0098 664B     	 ldr r3,.L257
 3094 009a 9B7C     	 ldrb r3,[r3,#18]
 3095 009c 83F00103 	 eor r3,r3,#1
 3096 00a0 DBB2     	 uxtb r3,r3
 3097 00a2 002B     	 cmp r3,#0
 3098 00a4 32D0     	 beq .L209
1262:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1263:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 3099              	 .loc 3 1263 0
 3100 00a6 634B     	 ldr r3,.L257
 3101 00a8 5B68     	 ldr r3,[r3,#4]
 3102 00aa 3B64     	 str r3,[r7,#64]
1264:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3103              	 .loc 3 1264 0
 3104 00ac 624B     	 ldr r3,.L257+4
 3105 00ae 7B64     	 str r3,[r7,#68]
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3106              	 .loc 3 1265 0
 3107 00b0 0023     	 movs r3,#0
 3108 00b2 7B63     	 str r3,[r7,#52]
 3109 00b4 22E0     	 b .L210
 3110              	.L212:
1266:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1267:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U)
 3111              	 .loc 3 1267 0
 3112 00b6 7B6C     	 ldr r3,[r7,#68]
 3113 00b8 DB7E     	 ldrb r3,[r3,#27]
 3114 00ba 002B     	 cmp r3,#0
 3115 00bc 15D0     	 beq .L211
1268:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1269:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;
 3116              	 .loc 3 1269 0
 3117 00be 7B6C     	 ldr r3,[r7,#68]
 3118 00c0 0022     	 movs r2,#0
 3119 00c2 DA76     	 strb r2,[r3,#27]
1270:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                            /* Clear
 3120              	 .loc 3 1270 0
 3121 00c4 3B6C     	 ldr r3,[r7,#64]
 3122 00c6 40F2BB72 	 movw r2,#1979
 3123 00ca 9A60     	 str r2,[r3,#8]
1271:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk;                           /* Enable halt inte
 3124              	 .loc 3 1271 0
 3125 00cc 3B6C     	 ldr r3,[r7,#64]
 3126 00ce 0222     	 movs r2,#2
 3127 00d0 DA60     	 str r2,[r3,#12]
1272:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk); /* Acti
 3128              	 .loc 3 1272 0
 3129 00d2 3B6C     	 ldr r3,[r7,#64]
 3130 00d4 1B68     	 ldr r3,[r3]
 3131 00d6 43F04042 	 orr r2,r3,#-1073741824
 3132 00da 3B6C     	 ldr r3,[r7,#64]
 3133 00dc 1A60     	 str r2,[r3]
1273:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, XMC_USBH_EVENT_BUS_ERROR)
 3134              	 .loc 3 1273 0
 3135 00de 554B     	 ldr r3,.L257
 3136 00e0 DB68     	 ldr r3,[r3,#12]
 3137 00e2 3A6C     	 ldr r2,[r7,#64]
 3138 00e4 1046     	 mov r0,r2
 3139 00e6 4021     	 movs r1,#64
 3140 00e8 9847     	 blx r3
 3141              	.L211:
1274:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1275:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch++;
 3142              	 .loc 3 1275 0 discriminator 2
 3143 00ea 3B6C     	 ldr r3,[r7,#64]
 3144 00ec 2033     	 adds r3,r3,#32
 3145 00ee 3B64     	 str r3,[r7,#64]
1276:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe++;
 3146              	 .loc 3 1276 0 discriminator 2
 3147 00f0 7B6C     	 ldr r3,[r7,#68]
 3148 00f2 2033     	 adds r3,r3,#32
 3149 00f4 7B64     	 str r3,[r7,#68]
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3150              	 .loc 3 1265 0 discriminator 2
 3151 00f6 7B6B     	 ldr r3,[r7,#52]
 3152 00f8 0133     	 adds r3,r3,#1
 3153 00fa 7B63     	 str r3,[r7,#52]
 3154              	.L210:
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3155              	 .loc 3 1265 0 is_stmt 0 discriminator 1
 3156 00fc 7B6B     	 ldr r3,[r7,#52]
 3157 00fe 0D2B     	 cmp r3,#13
 3158 0100 D9D9     	 bls .L212
1277:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1278:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_DISCONNECT);
 3159              	 .loc 3 1278 0 is_stmt 1
 3160 0102 4C4B     	 ldr r3,.L257
 3161 0104 9B68     	 ldr r3,[r3,#8]
 3162 0106 0020     	 movs r0,#0
 3163 0108 0221     	 movs r1,#2
 3164 010a 9847     	 blx r3
 3165              	.L209:
1279:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1280:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1281:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle receive fifo not-empty interrupt */
1282:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_RxFLvl_Msk) != 0U)
 3166              	 .loc 3 1282 0
 3167 010c 7B68     	 ldr r3,[r7,#4]
 3168 010e 03F01003 	 and r3,r3,#16
 3169 0112 002B     	 cmp r3,#0
 3170 0114 7FD0     	 beq .L213
1283:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1284:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE &= (uint32_t)~USB_GINTMSK_HOSTMODE_RxFLvlMsk
 3171              	 .loc 3 1284 0
 3172 0116 474B     	 ldr r3,.L257
 3173 0118 1B68     	 ldr r3,[r3]
 3174 011a 464A     	 ldr r2,.L257
 3175 011c 1268     	 ldr r2,[r2]
 3176 011e 9269     	 ldr r2,[r2,#24]
 3177 0120 22F01002 	 bic r2,r2,#16
 3178 0124 9A61     	 str r2,[r3,#24]
1285:../Libraries/XMCLib/src/xmc_usbh.c ****     grxsts     = (XMC_USBH0_device.global_register->GRXSTSP_HOSTMODE);
 3179              	 .loc 3 1285 0
 3180 0126 434B     	 ldr r3,.L257
 3181 0128 1B68     	 ldr r3,[r3]
 3182 012a 1B6A     	 ldr r3,[r3,#32]
 3183 012c FB61     	 str r3,[r7,#28]
1286:../Libraries/XMCLib/src/xmc_usbh.c ****     /* IN Data Packet received ? */
1287:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)((grxsts >> 17U) & 0x0FU) == (uint32_t)USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT)
 3184              	 .loc 3 1287 0
 3185 012e FB69     	 ldr r3,[r7,#28]
 3186 0130 5B0C     	 lsrs r3,r3,#17
 3187 0132 03F00F03 	 and r3,r3,#15
 3188 0136 022B     	 cmp r3,#2
 3189 0138 65D1     	 bne .L214
1288:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1289:../Libraries/XMCLib/src/xmc_usbh.c ****       ch         = (uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_EPNum_Msk);
 3190              	 .loc 3 1289 0
 3191 013a FB69     	 ldr r3,[r7,#28]
 3192 013c 03F00F03 	 and r3,r3,#15
 3193 0140 7B63     	 str r3,[r7,#52]
1290:../Libraries/XMCLib/src/xmc_usbh.c ****       bcnt       = ((uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_BCnt_Msk) >> USB_GRXSTSR_DEVICEMODE_
 3194              	 .loc 3 1290 0
 3195 0142 FA69     	 ldr r2,[r7,#28]
 3196 0144 47F6F073 	 movw r3,#32752
 3197 0148 1340     	 ands r3,r3,r2
 3198 014a 1B09     	 lsrs r3,r3,#4
 3199 014c BB61     	 str r3,[r7,#24]
1291:../Libraries/XMCLib/src/xmc_usbh.c ****       dfifo      = (uint32_t *)XMC_USBH0_dfifo_ptr[ch];
 3200              	 .loc 3 1291 0
 3201 014e 3B4A     	 ldr r2,.L257+8
 3202 0150 7B6B     	 ldr r3,[r7,#52]
 3203 0152 52F82330 	 ldr r3,[r2,r3,lsl#2]
 3204 0156 7B61     	 str r3,[r7,#20]
1292:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   =  pipe[ch].data;
 3205              	 .loc 3 1292 0
 3206 0158 374A     	 ldr r2,.L257+4
 3207 015a 7B6B     	 ldr r3,[r7,#52]
 3208 015c 5B01     	 lsls r3,r3,#5
 3209 015e 1344     	 add r3,r3,r2
 3210 0160 5B68     	 ldr r3,[r3,#4]
 3211 0162 3B63     	 str r3,[r7,#48]
1293:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   += pipe[ch].num_transferred_total;
 3212              	 .loc 3 1293 0
 3213 0164 344A     	 ldr r2,.L257+4
 3214 0166 7B6B     	 ldr r3,[r7,#52]
 3215 0168 5B01     	 lsls r3,r3,#5
 3216 016a 1344     	 add r3,r3,r2
 3217 016c 0833     	 adds r3,r3,#8
 3218 016e 5B68     	 ldr r3,[r3,#4]
 3219 0170 3A6B     	 ldr r2,[r7,#48]
 3220 0172 1344     	 add r3,r3,r2
 3221 0174 3B63     	 str r3,[r7,#48]
1294:../Libraries/XMCLib/src/xmc_usbh.c ****       len        =  bcnt / 4U; /* Received number of 32-bit data */
 3222              	 .loc 3 1294 0
 3223 0176 BB69     	 ldr r3,[r7,#24]
 3224 0178 9B08     	 lsrs r3,r3,#2
 3225 017a BB62     	 str r3,[r7,#40]
1295:../Libraries/XMCLib/src/xmc_usbh.c ****       len_rest   =  bcnt & 3U; /* Number of bytes left */
 3226              	 .loc 3 1295 0
 3227 017c BB69     	 ldr r3,[r7,#24]
 3228 017e 03F00303 	 and r3,r3,#3
 3229 0182 7B62     	 str r3,[r7,#36]
1296:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read data from fifo */
1297:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 32 bit sized  data */
1298:../Libraries/XMCLib/src/xmc_usbh.c ****       while (len != 0U)
 3230              	 .loc 3 1298 0
 3231 0184 09E0     	 b .L215
 3232              	.L216:
1299:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1300:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1301:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__unaligned uint32_t *)ptr_data) = *dfifo;
1302:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1303:../Libraries/XMCLib/src/xmc_usbh.c ****         *((uint32_t *)ptr_data) = *dfifo;
 3233              	 .loc 3 1303 0
 3234 0186 7B69     	 ldr r3,[r7,#20]
 3235 0188 1A68     	 ldr r2,[r3]
 3236 018a 3B6B     	 ldr r3,[r7,#48]
 3237 018c 1A60     	 str r2,[r3]
1304:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1305:../Libraries/XMCLib/src/xmc_usbh.c **** 
1306:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_data += 4U;
 3238              	 .loc 3 1306 0
 3239 018e 3B6B     	 ldr r3,[r7,#48]
 3240 0190 0433     	 adds r3,r3,#4
 3241 0192 3B63     	 str r3,[r7,#48]
1307:../Libraries/XMCLib/src/xmc_usbh.c ****         len--;
 3242              	 .loc 3 1307 0
 3243 0194 BB6A     	 ldr r3,[r7,#40]
 3244 0196 013B     	 subs r3,r3,#1
 3245 0198 BB62     	 str r3,[r7,#40]
 3246              	.L215:
1298:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3247              	 .loc 3 1298 0
 3248 019a BB6A     	 ldr r3,[r7,#40]
 3249 019c 002B     	 cmp r3,#0
 3250 019e F2D1     	 bne .L216
1308:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1309:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 8 bit sized data */
1310:../Libraries/XMCLib/src/xmc_usbh.c ****       if (len_rest != 0U)
 3251              	 .loc 3 1310 0
 3252 01a0 7B6A     	 ldr r3,[r7,#36]
 3253 01a2 002B     	 cmp r3,#0
 3254 01a4 13D0     	 beq .L217
1311:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1312:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1313:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__unaligned uint32_t *)dfifo);
1314:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1315:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((uint32_t *)dfifo);
 3255              	 .loc 3 1315 0
 3256 01a6 7B69     	 ldr r3,[r7,#20]
 3257 01a8 1B68     	 ldr r3,[r3]
 3258 01aa FB62     	 str r3,[r7,#44]
1316:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         while (len_rest != 0U)
 3259              	 .loc 3 1317 0
 3260 01ac 0CE0     	 b .L218
 3261              	.L219:
1318:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1319:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3262              	 .loc 3 1319 0
 3263 01ae FB6A     	 ldr r3,[r7,#44]
 3264 01b0 DAB2     	 uxtb r2,r3
 3265 01b2 3B6B     	 ldr r3,[r7,#48]
 3266 01b4 1A70     	 strb r2,[r3]
1320:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_data++;
 3267              	 .loc 3 1320 0
 3268 01b6 3B6B     	 ldr r3,[r7,#48]
 3269 01b8 0133     	 adds r3,r3,#1
 3270 01ba 3B63     	 str r3,[r7,#48]
1321:../Libraries/XMCLib/src/xmc_usbh.c ****           dat >>= 8;
 3271              	 .loc 3 1321 0
 3272 01bc FB6A     	 ldr r3,[r7,#44]
 3273 01be 1B0A     	 lsrs r3,r3,#8
 3274 01c0 FB62     	 str r3,[r7,#44]
1322:../Libraries/XMCLib/src/xmc_usbh.c ****           len_rest--;
 3275              	 .loc 3 1322 0
 3276 01c2 7B6A     	 ldr r3,[r7,#36]
 3277 01c4 013B     	 subs r3,r3,#1
 3278 01c6 7B62     	 str r3,[r7,#36]
 3279              	.L218:
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 3280              	 .loc 3 1317 0
 3281 01c8 7B6A     	 ldr r3,[r7,#36]
 3282 01ca 002B     	 cmp r3,#0
 3283 01cc EFD1     	 bne .L219
 3284              	.L217:
1323:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1324:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1325:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferring      += bcnt;
 3285              	 .loc 3 1325 0
 3286 01ce 1A4A     	 ldr r2,.L257+4
 3287 01d0 7B6B     	 ldr r3,[r7,#52]
 3288 01d2 5B01     	 lsls r3,r3,#5
 3289 01d4 1344     	 add r3,r3,r2
 3290 01d6 1033     	 adds r3,r3,#16
 3291 01d8 1A68     	 ldr r2,[r3]
 3292 01da BB69     	 ldr r3,[r7,#24]
 3293 01dc 1A44     	 add r2,r2,r3
 3294 01de 1649     	 ldr r1,.L257+4
 3295 01e0 7B6B     	 ldr r3,[r7,#52]
 3296 01e2 5B01     	 lsls r3,r3,#5
 3297 01e4 0B44     	 add r3,r3,r1
 3298 01e6 1033     	 adds r3,r3,#16
 3299 01e8 1A60     	 str r2,[r3]
1326:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferred_total += bcnt;
 3300              	 .loc 3 1326 0
 3301 01ea 134A     	 ldr r2,.L257+4
 3302 01ec 7B6B     	 ldr r3,[r7,#52]
 3303 01ee 5B01     	 lsls r3,r3,#5
 3304 01f0 1344     	 add r3,r3,r2
 3305 01f2 0833     	 adds r3,r3,#8
 3306 01f4 5A68     	 ldr r2,[r3,#4]
 3307 01f6 BB69     	 ldr r3,[r7,#24]
 3308 01f8 1A44     	 add r2,r2,r3
 3309 01fa 0F49     	 ldr r1,.L257+4
 3310 01fc 7B6B     	 ldr r3,[r7,#52]
 3311 01fe 5B01     	 lsls r3,r3,#5
 3312 0200 0B44     	 add r3,r3,r1
 3313 0202 0833     	 adds r3,r3,#8
 3314 0204 5A60     	 str r2,[r3,#4]
 3315              	.L214:
1327:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1328:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE |= (uint32_t)USB_GINTMSK_HOSTMODE_RxFLvlMsk_
 3316              	 .loc 3 1328 0
 3317 0206 0B4B     	 ldr r3,.L257
 3318 0208 1B68     	 ldr r3,[r3]
 3319 020a 0A4A     	 ldr r2,.L257
 3320 020c 1268     	 ldr r2,[r2]
 3321 020e 9269     	 ldr r2,[r2,#24]
 3322 0210 42F01002 	 orr r2,r2,#16
 3323 0214 9A61     	 str r2,[r3,#24]
 3324              	.L213:
1329:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1330:../Libraries/XMCLib/src/xmc_usbh.c **** 
1331:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle sof interrupt */
1332:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_Sof_Msk) != 0U)   /* If start of frame interrupt */
 3325              	 .loc 3 1332 0
 3326 0216 7B68     	 ldr r3,[r7,#4]
 3327 0218 03F00803 	 and r3,r3,#8
 3328 021c 002B     	 cmp r3,#0
 3329 021e 35D0     	 beq .L220
1333:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1334:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_Sof_Msk; /* Clear SO
 3330              	 .loc 3 1334 0
 3331 0220 044B     	 ldr r3,.L257
 3332 0222 1B68     	 ldr r3,[r3]
 3333 0224 0822     	 movs r2,#8
 3334 0226 5A61     	 str r2,[r3,#20]
1335:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3335              	 .loc 3 1335 0
 3336 0228 034B     	 ldr r3,.L257+4
 3337 022a 7B64     	 str r3,[r7,#68]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3338              	 .loc 3 1336 0
 3339 022c 0023     	 movs r3,#0
 3340 022e 7B63     	 str r3,[r7,#52]
 3341 0230 29E0     	 b .L221
 3342              	.L258:
 3343 0232 00BF     	 .align 2
 3344              	.L257:
 3345 0234 00000000 	 .word XMC_USBH0_device
 3346 0238 00000000 	 .word pipe
 3347 023c 00000000 	 .word XMC_USBH0_dfifo_ptr
 3348              	.L223:
1337:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1338:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
1339:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->in_use == 1U))
 3349              	 .loc 3 1339 0
 3350 0240 7B6C     	 ldr r3,[r7,#68]
 3351 0242 9B7E     	 ldrb r3,[r3,#26]
 3352 0244 032B     	 cmp r3,#3
 3353 0246 18D1     	 bne .L222
 3354              	 .loc 3 1339 0 is_stmt 0 discriminator 1
 3355 0248 7B6C     	 ldr r3,[r7,#68]
 3356 024a DB7E     	 ldrb r3,[r3,#27]
 3357 024c 012B     	 cmp r3,#1
 3358 024e 14D1     	 bne .L222
1340:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1341:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->interval != 0U)
 3359              	 .loc 3 1341 0 is_stmt 1
 3360 0250 7B6C     	 ldr r3,[r7,#68]
 3361 0252 1B8B     	 ldrh r3,[r3,#24]
 3362 0254 002B     	 cmp r3,#0
 3363 0256 10D0     	 beq .L222
1342:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1343:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval--;
 3364              	 .loc 3 1343 0
 3365 0258 7B6C     	 ldr r3,[r7,#68]
 3366 025a 1B8B     	 ldrh r3,[r3,#24]
 3367 025c 013B     	 subs r3,r3,#1
 3368 025e 9AB2     	 uxth r2,r3
 3369 0260 7B6C     	 ldr r3,[r7,#68]
 3370 0262 1A83     	 strh r2,[r3,#24]
1344:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->interval == 0U)
 3371              	 .loc 3 1344 0
 3372 0264 7B6C     	 ldr r3,[r7,#68]
 3373 0266 1B8B     	 ldrh r3,[r3,#24]
 3374 0268 002B     	 cmp r3,#0
 3375 026a 06D1     	 bne .L222
1345:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1346:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval = ptr_pipe->interval_reload;
 3376              	 .loc 3 1346 0
 3377 026c 7B6C     	 ldr r3,[r7,#68]
 3378 026e DA8A     	 ldrh r2,[r3,#22]
 3379 0270 7B6C     	 ldr r3,[r7,#68]
 3380 0272 1A83     	 strh r2,[r3,#24]
1347:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered = 1U;
 3381              	 .loc 3 1347 0
 3382 0274 7B6C     	 ldr r3,[r7,#68]
 3383 0276 0122     	 movs r2,#1
 3384 0278 5A77     	 strb r2,[r3,#29]
 3385              	.L222:
1348:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1349:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1350:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1351:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe++;
 3386              	 .loc 3 1351 0 discriminator 2
 3387 027a 7B6C     	 ldr r3,[r7,#68]
 3388 027c 2033     	 adds r3,r3,#32
 3389 027e 7B64     	 str r3,[r7,#68]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3390              	 .loc 3 1336 0 discriminator 2
 3391 0280 7B6B     	 ldr r3,[r7,#52]
 3392 0282 0133     	 adds r3,r3,#1
 3393 0284 7B63     	 str r3,[r7,#52]
 3394              	.L221:
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3395              	 .loc 3 1336 0 is_stmt 0 discriminator 1
 3396 0286 7B6B     	 ldr r3,[r7,#52]
 3397 0288 0D2B     	 cmp r3,#13
 3398 028a D9D9     	 bls .L223
 3399              	.L220:
1352:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1353:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1354:../Libraries/XMCLib/src/xmc_usbh.c **** 
1355:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle host ctrl interrupt */
1356:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_HChInt_Msk) != 0U)
 3400              	 .loc 3 1356 0 is_stmt 1
 3401 028c 7B68     	 ldr r3,[r7,#4]
 3402 028e 03F00073 	 and r3,r3,#33554432
 3403 0292 002B     	 cmp r3,#0
 3404 0294 00F06481 	 beq .L224
1357:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1358:../Libraries/XMCLib/src/xmc_usbh.c ****     haint = XMC_USBH0_device.global_register->HAINT;
 3405              	 .loc 3 1358 0
 3406 0298 824B     	 ldr r3,.L259
 3407 029a 1B68     	 ldr r3,[r3]
 3408 029c D3F81434 	 ldr r3,[r3,#1044]
 3409 02a0 FB63     	 str r3,[r7,#60]
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3410              	 .loc 3 1359 0
 3411 02a2 0023     	 movs r3,#0
 3412 02a4 7B63     	 str r3,[r7,#52]
 3413 02a6 57E1     	 b .L225
 3414              	.L244:
1360:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1361:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
1362:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((haint & (uint32_t)((uint32_t)1U << ch)) != 0U)
 3415              	 .loc 3 1362 0
 3416 02a8 7B6B     	 ldr r3,[r7,#52]
 3417 02aa FA6B     	 ldr r2,[r7,#60]
 3418 02ac 22FA03F3 	 lsr r3,r2,r3
 3419 02b0 03F00103 	 and r3,r3,#1
 3420 02b4 002B     	 cmp r3,#0
 3421 02b6 00F04C81 	 beq .L226
1363:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1364:../Libraries/XMCLib/src/xmc_usbh.c ****         haint     &= (uint32_t)~((uint32_t)1U << ch);
 3422              	 .loc 3 1364 0
 3423 02ba 7B6B     	 ldr r3,[r7,#52]
 3424 02bc 0122     	 movs r2,#1
 3425 02be 02FA03F3 	 lsl r3,r2,r3
 3426 02c2 DB43     	 mvns r3,r3
 3427 02c4 FA6B     	 ldr r2,[r7,#60]
 3428 02c6 1340     	 ands r3,r3,r2
 3429 02c8 FB63     	 str r3,[r7,#60]
1365:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch     =  (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers) + ch;
 3430              	 .loc 3 1365 0
 3431 02ca 764B     	 ldr r3,.L259
 3432 02cc 5A68     	 ldr r2,[r3,#4]
 3433 02ce 7B6B     	 ldr r3,[r7,#52]
 3434 02d0 5B01     	 lsls r3,r3,#5
 3435 02d2 1344     	 add r3,r3,r2
 3436 02d4 3B64     	 str r3,[r7,#64]
1366:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe   =  (XMC_USBH0_pipe_t *)(&pipe[ch]);
 3437              	 .loc 3 1366 0
 3438 02d6 7B6B     	 ldr r3,[r7,#52]
 3439 02d8 5B01     	 lsls r3,r3,#5
 3440 02da 734A     	 ldr r2,.L259+4
 3441 02dc 1344     	 add r3,r3,r2
 3442 02de 7B64     	 str r3,[r7,#68]
1367:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Local variable for HCINT*/
1368:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCINT;
 3443              	 .loc 3 1368 0
 3444 02e0 3B6C     	 ldr r3,[r7,#64]
 3445 02e2 9B68     	 ldr r3,[r3,#8]
 3446 02e4 FB62     	 str r3,[r7,#44]
1369:../Libraries/XMCLib/src/xmc_usbh.c ****         hcint      =  (uint32_t)(dat & ptr_ch->HCINTMSK);
 3447              	 .loc 3 1369 0
 3448 02e6 3B6C     	 ldr r3,[r7,#64]
 3449 02e8 DA68     	 ldr r2,[r3,#12]
 3450 02ea FB6A     	 ldr r3,[r7,#44]
 3451 02ec 1340     	 ands r3,r3,r2
 3452 02ee BB63     	 str r3,[r7,#56]
1370:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_ChHltd_Msk) != 0U)                                    /* channel 
 3453              	 .loc 3 1370 0
 3454 02f0 BB6B     	 ldr r3,[r7,#56]
 3455 02f2 03F00203 	 and r3,r3,#2
 3456 02f6 002B     	 cmp r3,#0
 3457 02f8 0BD0     	 beq .L227
1371:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1372:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = 0U;                                                        /*  disable
 3458              	 .loc 3 1372 0
 3459 02fa 3B6C     	 ldr r3,[r7,#64]
 3460 02fc 0022     	 movs r2,#0
 3461 02fe DA60     	 str r2,[r3,#12]
1373:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                                    
 3462              	 .loc 3 1373 0
 3463 0300 3B6C     	 ldr r3,[r7,#64]
 3464 0302 40F2BB72 	 movw r2,#1979
 3465 0306 9A60     	 str r2,[r3,#8]
1374:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->transfer_active = 0U;                                               /*  set sta
 3466              	 .loc 3 1374 0
 3467 0308 7B6C     	 ldr r3,[r7,#68]
 3468 030a 0022     	 movs r2,#0
 3469 030c 1A77     	 strb r2,[r3,#28]
1375:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3470              	 .loc 3 1375 0
 3471 030e 0023     	 movs r3,#0
 3472 0310 BB63     	 str r3,[r7,#56]
 3473              	.L227:
1376:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1377:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_XferCompl_Msk) != 0U)                                 /* data tra
 3474              	 .loc 3 1377 0
 3475 0312 BB6B     	 ldr r3,[r7,#56]
 3476 0314 03F00103 	 and r3,r3,#1
 3477 0318 002B     	 cmp r3,#0
 3478 031a 36D0     	 beq .L228
1378:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1379:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTx_ALL;                                                     
 3479              	 .loc 3 1379 0
 3480 031c 3B6C     	 ldr r3,[r7,#64]
 3481 031e 40F2BB72 	 movw r2,#1979
 3482 0322 9A60     	 str r2,[r3,#8]
1380:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) == 0U)                         /*  endpoin
 3483              	 .loc 3 1380 0
 3484 0324 3B6C     	 ldr r3,[r7,#64]
 3485 0326 1B68     	 ldr r3,[r3]
 3486 0328 03F40043 	 and r3,r3,#32768
 3487 032c 002B     	 cmp r3,#0
 3488 032e 1DD1     	 bne .L229
1381:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1382:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;                                                      /*   disabl
 3489              	 .loc 3 1382 0
 3490 0330 3B6C     	 ldr r3,[r7,#64]
 3491 0332 0022     	 movs r2,#0
 3492 0334 DA60     	 str r2,[r3,#12]
1383:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active = 0U;                                             /*   transf
 3493              	 .loc 3 1383 0
 3494 0336 7B6C     	 ldr r3,[r7,#68]
 3495 0338 0022     	 movs r2,#0
 3496 033a 1A77     	 strb r2,[r3,#28]
1384:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += ptr_pipe->num_transferring;              /*   admin 
 3497              	 .loc 3 1384 0
 3498 033c 7B6C     	 ldr r3,[r7,#68]
 3499 033e DA68     	 ldr r2,[r3,#12]
 3500 0340 7B6C     	 ldr r3,[r7,#68]
 3501 0342 1B69     	 ldr r3,[r3,#16]
 3502 0344 1A44     	 add r2,r2,r3
 3503 0346 7B6C     	 ldr r3,[r7,#68]
 3504 0348 DA60     	 str r2,[r3,#12]
1385:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring       = 0U;                                      /*   admin 
 3505              	 .loc 3 1385 0
 3506 034a 7B6C     	 ldr r3,[r7,#68]
 3507 034c 0022     	 movs r2,#0
 3508 034e 1A61     	 str r2,[r3,#16]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->num_transferred_total == ptr_pipe->num)                       /*   all by
 3509              	 .loc 3 1386 0
 3510 0350 7B6C     	 ldr r3,[r7,#68]
 3511 0352 DA68     	 ldr r2,[r3,#12]
 3512 0354 7B6C     	 ldr r3,[r7,#68]
 3513 0356 9B68     	 ldr r3,[r3,#8]
 3514 0358 9A42     	 cmp r2,r3
 3515 035a 05D1     	 bne .L230
1387:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1388:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use = 0U;                                                    /*    relea
 3516              	 .loc 3 1388 0
 3517 035c 7B6C     	 ldr r3,[r7,#68]
 3518 035e 0022     	 movs r2,#0
 3519 0360 DA76     	 strb r2,[r3,#27]
1389:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                       /*
 3520              	 .loc 3 1389 0
 3521 0362 7B6C     	 ldr r3,[r7,#68]
 3522 0364 0122     	 movs r2,#1
 3523 0366 9A77     	 strb r2,[r3,#30]
 3524              	.L230:
1390:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1391:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3525              	 .loc 3 1391 0
 3526 0368 0023     	 movs r3,#0
 3527 036a BB63     	 str r3,[r7,#56]
 3528              	.L229:
1392:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1393:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                         /*  endpoin
 3529              	 .loc 3 1393 0
 3530 036c 3B6C     	 ldr r3,[r7,#64]
 3531 036e 1B68     	 ldr r3,[r3]
 3532 0370 03F40043 	 and r3,r3,#32768
 3533 0374 002B     	 cmp r3,#0
 3534 0376 08D0     	 beq .L228
1394:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1395:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                      /*   releas
 3535              	 .loc 3 1395 0
 3536 0378 7B6C     	 ldr r3,[r7,#68]
 3537 037a 0022     	 movs r2,#0
 3538 037c DA76     	 strb r2,[r3,#27]
1396:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                         /*
 3539              	 .loc 3 1396 0
 3540 037e 7B6C     	 ldr r3,[r7,#68]
 3541 0380 0122     	 movs r2,#1
 3542 0382 9A77     	 strb r2,[r3,#30]
1397:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                            /*   trigge
 3543              	 .loc 3 1397 0
 3544 0384 386C     	 ldr r0,[r7,#64]
 3545 0386 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3546              	.L228:
1398:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1399:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1400:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_AckMsk_Msk) != 0U)                                  /* ACK rec
 3547              	 .loc 3 1400 0
 3548 038a BB6B     	 ldr r3,[r7,#56]
 3549 038c 03F02003 	 and r3,r3,#32
 3550 0390 002B     	 cmp r3,#0
 3551 0392 2ED0     	 beq .L231
1401:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1402:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_AckMsk_Msk;                                    /*  clear 
 3552              	 .loc 3 1402 0
 3553 0394 3B6C     	 ldr r3,[r7,#64]
 3554 0396 2022     	 movs r2,#32
 3555 0398 9A60     	 str r2,[r3,#8]
1403:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3556              	 .loc 3 1403 0
 3557 039a 444A     	 ldr r2,.L259+8
 3558 039c 7B6B     	 ldr r3,[r7,#52]
 3559 039e 1344     	 add r3,r3,r2
 3560 03a0 0022     	 movs r2,#0
 3561 03a2 1A70     	 strb r2,[r3]
1404:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                          /*  endpoi
 3562              	 .loc 3 1404 0
 3563 03a4 3B6C     	 ldr r3,[r7,#64]
 3564 03a6 1B68     	 ldr r3,[r3]
 3565 03a8 03F40043 	 and r3,r3,#32768
 3566 03ac 002B     	 cmp r3,#0
 3567 03ae 1BD0     	 beq .L232
1405:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1406:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3568              	 .loc 3 1406 0
 3569 03b0 7B6C     	 ldr r3,[r7,#68]
 3570 03b2 9A68     	 ldr r2,[r3,#8]
 3571 03b4 7B6C     	 ldr r3,[r7,#68]
 3572 03b6 DB68     	 ldr r3,[r3,#12]
 3573 03b8 9A42     	 cmp r2,r3
 3574 03ba 18D0     	 beq .L234
1407:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3575              	 .loc 3 1407 0 discriminator 1
 3576 03bc 7B6C     	 ldr r3,[r7,#68]
 3577 03be 1B69     	 ldr r3,[r3,#16]
1406:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3578              	 .loc 3 1406 0 discriminator 1
 3579 03c0 002B     	 cmp r3,#0
 3580 03c2 14D0     	 beq .L234
1408:../Libraries/XMCLib/src/xmc_usbh.c ****                 ((ptr_pipe->num_transferred_total % ptr_pipe->ep_max_packet_size) == 0U)) /*   if s
 3581              	 .loc 3 1408 0
 3582 03c4 7B6C     	 ldr r3,[r7,#68]
 3583 03c6 DB68     	 ldr r3,[r3,#12]
 3584 03c8 7A6C     	 ldr r2,[r7,#68]
 3585 03ca 928A     	 ldrh r2,[r2,#20]
 3586 03cc B3FBF2F1 	 udiv r1,r3,r2
 3587 03d0 02FB01F2 	 mul r2,r2,r1
 3588 03d4 9B1A     	 subs r3,r3,r2
1407:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3589              	 .loc 3 1407 0
 3590 03d6 002B     	 cmp r3,#0
 3591 03d8 09D1     	 bne .L234
1409:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1410:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                                /
 3592              	 .loc 3 1410 0
 3593 03da 3B6C     	 ldr r3,[r7,#64]
 3594 03dc 1B68     	 ldr r3,[r3]
 3595 03de 43F00042 	 orr r2,r3,#-2147483648
 3596 03e2 3B6C     	 ldr r3,[r7,#64]
 3597 03e4 1A60     	 str r2,[r3]
 3598 03e6 02E0     	 b .L234
 3599              	.L232:
1411:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1412:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1413:../Libraries/XMCLib/src/xmc_usbh.c ****           else                                                                            /* endpoi
1414:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1415:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                              /*  trigg
 3600              	 .loc 3 1415 0
 3601 03e8 386C     	 ldr r0,[r7,#64]
 3602 03ea FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3603              	.L234:
1416:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1417:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3604              	 .loc 3 1417 0
 3605 03ee 0023     	 movs r3,#0
 3606 03f0 BB63     	 str r3,[r7,#56]
 3607              	.L231:
1418:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1419:../Libraries/XMCLib/src/xmc_usbh.c ****         /*local variable for HCCHAR*/
1420:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCCHAR;
 3608              	 .loc 3 1420 0
 3609 03f2 3B6C     	 ldr r3,[r7,#64]
 3610 03f4 1B68     	 ldr r3,[r3]
 3611 03f6 FB62     	 str r3,[r7,#44]
1421:../Libraries/XMCLib/src/xmc_usbh.c ****         if (((hcint & (USB_CH_HCINTMSK_StallMsk_Msk |                                    /* STALL *
 3612              	 .loc 3 1421 0
 3613 03f8 BB6B     	 ldr r3,[r7,#56]
 3614 03fa 03F4F363 	 and r3,r3,#1944
 3615 03fe 002B     	 cmp r3,#0
 3616 0400 26D0     	 beq .L235
1422:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_NakMsk_Msk   |                                     /* or NAK
1423:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTx_ERRORS )) != 0U) &&                                  /* or tra
1424:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3617              	 .loc 3 1424 0
 3618 0402 FB6A     	 ldr r3,[r7,#44]
 3619 0404 03F40043 	 and r3,r3,#32768
1423:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3620              	 .loc 3 1423 0
 3621 0408 002B     	 cmp r3,#0
 3622 040a 21D1     	 bne .L235
1425:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1426:../Libraries/XMCLib/src/xmc_usbh.c ****           /* and endpoint OUT */
1427:../Libraries/XMCLib/src/xmc_usbh.c **** 
1428:../Libraries/XMCLib/src/xmc_usbh.c ****           pktcnt = (uint32_t)((ptr_ch->HCTSIZ_BUFFERMODE & USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Msk)  /*
 3623              	 .loc 3 1428 0
 3624 040c 3B6C     	 ldr r3,[r7,#64]
 3625 040e 1A69     	 ldr r2,[r3,#16]
 3626 0410 274B     	 ldr r3,.L259+12
 3627 0412 1340     	 ands r3,r3,r2
 3628 0414 DB0C     	 lsrs r3,r3,#19
 3629 0416 3B61     	 str r3,[r7,#16]
1429:../Libraries/XMCLib/src/xmc_usbh.c ****                               >> USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos);
1430:../Libraries/XMCLib/src/xmc_usbh.c ****           mpsiz  = (ptr_ch->HCCHAR      ) & 0x000007FFU;
 3630              	 .loc 3 1430 0
 3631 0418 3B6C     	 ldr r3,[r7,#64]
 3632 041a 1B68     	 ldr r3,[r3]
 3633 041c C3F30A03 	 ubfx r3,r3,#0,#11
 3634 0420 FB60     	 str r3,[r7,#12]
1431:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_pipe->num_transferring >= mpsiz) && (pktcnt > 0U))
 3635              	 .loc 3 1431 0
 3636 0422 7B6C     	 ldr r3,[r7,#68]
 3637 0424 1A69     	 ldr r2,[r3,#16]
 3638 0426 FB68     	 ldr r3,[r7,#12]
 3639 0428 9A42     	 cmp r2,r3
 3640 042a 0ED3     	 bcc .L236
 3641              	 .loc 3 1431 0 is_stmt 0 discriminator 1
 3642 042c 3B69     	 ldr r3,[r7,#16]
 3643 042e 002B     	 cmp r3,#0
 3644 0430 0BD0     	 beq .L236
1432:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1433:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += (uint32_t)(ptr_pipe->num_transferring - (mpsiz * pkt
 3645              	 .loc 3 1433 0 is_stmt 1
 3646 0432 7B6C     	 ldr r3,[r7,#68]
 3647 0434 DA68     	 ldr r2,[r3,#12]
 3648 0436 7B6C     	 ldr r3,[r7,#68]
 3649 0438 1969     	 ldr r1,[r3,#16]
 3650 043a FB68     	 ldr r3,[r7,#12]
 3651 043c 3869     	 ldr r0,[r7,#16]
 3652 043e 00FB03F3 	 mul r3,r0,r3
 3653 0442 CB1A     	 subs r3,r1,r3
 3654 0444 1A44     	 add r2,r2,r3
 3655 0446 7B6C     	 ldr r3,[r7,#68]
 3656 0448 DA60     	 str r2,[r3,#12]
 3657              	.L236:
1434:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1435:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->num_transferring = 0U;
 3658              	 .loc 3 1435 0
 3659 044a 7B6C     	 ldr r3,[r7,#68]
 3660 044c 0022     	 movs r2,#0
 3661 044e 1A61     	 str r2,[r3,#16]
 3662              	.L235:
1436:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1437:../Libraries/XMCLib/src/xmc_usbh.c **** 
1438:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_NakMsk_Msk) != 0U)                                /* if NAK */
 3663              	 .loc 3 1438 0
 3664 0450 BB6B     	 ldr r3,[r7,#56]
 3665 0452 03F01003 	 and r3,r3,#16
 3666 0456 002B     	 cmp r3,#0
 3667 0458 31D0     	 beq .L237
1439:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1440:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = true;
 3668              	 .loc 3 1440 0
 3669 045a 144A     	 ldr r2,.L259+8
 3670 045c 7B6B     	 ldr r3,[r7,#52]
 3671 045e 1344     	 add r3,r3,r2
 3672 0460 0122     	 movs r2,#1
 3673 0462 1A70     	 strb r2,[r3]
1441:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event |= (uint8_t)XMC_USBH_EVENT_HANDSHAKE_NAK;
 3674              	 .loc 3 1441 0
 3675 0464 7B6C     	 ldr r3,[r7,#68]
 3676 0466 9B7F     	 ldrb r3,[r3,#30]
 3677 0468 43F00203 	 orr r3,r3,#2
 3678 046c DAB2     	 uxtb r2,r3
 3679 046e 7B6C     	 ldr r3,[r7,#68]
 3680 0470 9A77     	 strb r2,[r3,#30]
1442:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_NakMsk_Msk;                                /*    clear NA
 3681              	 .loc 3 1442 0
 3682 0472 3B6C     	 ldr r3,[r7,#64]
 3683 0474 1022     	 movs r2,#16
 3684 0476 9A60     	 str r2,[r3,#8]
1443:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                      /*    endpoint
 3685              	 .loc 3 1443 0
 3686 0478 3B6C     	 ldr r3,[r7,#64]
 3687 047a 1B68     	 ldr r3,[r3]
 3688 047c 03F40043 	 and r3,r3,#32768
 3689 0480 002B     	 cmp r3,#0
 3690 0482 17D0     	 beq .L238
1444:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1445:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)                     /*  
 3691              	 .loc 3 1445 0
 3692 0484 7B6C     	 ldr r3,[r7,#68]
 3693 0486 9B7E     	 ldrb r3,[r3,#26]
 3694 0488 032B     	 cmp r3,#3
 3695 048a 03D1     	 bne .L239
1446:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1447:../Libraries/XMCLib/src/xmc_usbh.c ****               XMC_lTriggerHaltChannel(ptr_ch);                                       /*      trigge
 3696              	 .loc 3 1447 0
 3697 048c 386C     	 ldr r0,[r7,#64]
 3698 048e FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3699 0492 12E0     	 b .L241
 3700              	.L239:
1448:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1449:../Libraries/XMCLib/src/xmc_usbh.c ****             else                                                                     /*     is endp
1450:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1451:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                             /*  
 3701              	 .loc 3 1451 0
 3702 0494 3B6C     	 ldr r3,[r7,#64]
 3703 0496 1B68     	 ldr r3,[r3]
 3704 0498 43F00042 	 orr r2,r3,#-2147483648
 3705 049c 3B6C     	 ldr r3,[r7,#64]
 3706 049e 1A60     	 str r2,[r3]
 3707 04a0 0BE0     	 b .L241
 3708              	.L260:
 3709 04a2 00BF     	 .align 2
 3710              	.L259:
 3711 04a4 00000000 	 .word XMC_USBH0_device
 3712 04a8 00000000 	 .word pipe
 3713 04ac 00000000 	 .word is_nack
 3714 04b0 0000F81F 	 .word 536346624
 3715              	.L238:
1452:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1453:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1454:../Libraries/XMCLib/src/xmc_usbh.c ****           else
1455:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1456:../Libraries/XMCLib/src/xmc_usbh.c ****             /* If endpoint OUT */                                             /*    endpoint OUT ? 
1457:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                         /*     trigger
 3716              	 .loc 3 1457 0
 3717 04b4 386C     	 ldr r0,[r7,#64]
 3718 04b6 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3719              	.L241:
1458:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1459:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3720              	 .loc 3 1459 0
 3721 04ba 0023     	 movs r3,#0
 3722 04bc BB63     	 str r3,[r7,#56]
 3723              	.L237:
1460:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1461:../Libraries/XMCLib/src/xmc_usbh.c **** 
1462:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_StallMsk_Msk) != 0U)                                /* if STAL
 3724              	 .loc 3 1462 0
 3725 04be BB6B     	 ldr r3,[r7,#56]
 3726 04c0 03F00803 	 and r3,r3,#8
 3727 04c4 002B     	 cmp r3,#0
 3728 04c6 19D0     	 beq .L242
1463:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1464:../Libraries/XMCLib/src/xmc_usbh.c ****           /*Reset the packet data toggle*/
1465:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTMSK_StallMsk_Msk;                              /*  clear ST
 3729              	 .loc 3 1465 0
 3730 04c8 3B6C     	 ldr r3,[r7,#64]
 3731 04ca 0822     	 movs r2,#8
 3732 04cc 9A60     	 str r2,[r3,#8]
1466:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;                                                       /*  release 
 3733              	 .loc 3 1466 0
 3734 04ce 7B6C     	 ldr r3,[r7,#68]
 3735 04d0 0022     	 movs r2,#0
 3736 04d2 DA76     	 strb r2,[r3,#27]
1467:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->packet &= (uint32_t)(~XMC_USBH_PACKET_DATA_Msk);
 3737              	 .loc 3 1467 0
 3738 04d4 7B6C     	 ldr r3,[r7,#68]
 3739 04d6 1B68     	 ldr r3,[r3]
 3740 04d8 23F0F002 	 bic r2,r3,#240
 3741 04dc 7B6C     	 ldr r3,[r7,#68]
 3742 04de 1A60     	 str r2,[r3]
1468:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->packet   |=  (uint32_t)XMC_USBH_PACKET_DATA0;
 3743              	 .loc 3 1468 0
 3744 04e0 7B6C     	 ldr r3,[r7,#68]
 3745 04e2 1B68     	 ldr r3,[r3]
 3746 04e4 43F01002 	 orr r2,r3,#16
 3747 04e8 7B6C     	 ldr r3,[r7,#68]
 3748 04ea 1A60     	 str r2,[r3]
1469:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_HANDSHAKE_STALL;                            /* 
 3749              	 .loc 3 1469 0
 3750 04ec 7B6C     	 ldr r3,[r7,#68]
 3751 04ee 1022     	 movs r2,#16
 3752 04f0 9A77     	 strb r2,[r3,#30]
1470:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigger 
 3753              	 .loc 3 1470 0
 3754 04f2 386C     	 ldr r0,[r7,#64]
 3755 04f4 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1471:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3756              	 .loc 3 1471 0
 3757 04f8 0023     	 movs r3,#0
 3758 04fa BB63     	 str r3,[r7,#56]
 3759              	.L242:
1472:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1473:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTx_ERRORS) != 0U)                                        /* if tran
 3760              	 .loc 3 1473 0
 3761 04fc BB6B     	 ldr r3,[r7,#56]
 3762 04fe 03F4F063 	 and r3,r3,#1920
 3763 0502 002B     	 cmp r3,#0
 3764 0504 0ED0     	 beq .L243
1474:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1475:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTx_ERRORS;                                        /*  clear al
 3765              	 .loc 3 1475 0
 3766 0506 3B6C     	 ldr r3,[r7,#64]
 3767 0508 4FF4F062 	 mov r2,#1920
 3768 050c 9A60     	 str r2,[r3,#8]
1476:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;                                                       /*  release 
 3769              	 .loc 3 1476 0
 3770 050e 7B6C     	 ldr r3,[r7,#68]
 3771 0510 0022     	 movs r2,#0
 3772 0512 DA76     	 strb r2,[r3,#27]
1477:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_BUS_ERROR;                                  /* 
 3773              	 .loc 3 1477 0
 3774 0514 7B6C     	 ldr r3,[r7,#68]
 3775 0516 4022     	 movs r2,#64
 3776 0518 9A77     	 strb r2,[r3,#30]
1478:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigger 
 3777              	 .loc 3 1478 0
 3778 051a 386C     	 ldr r0,[r7,#64]
 3779 051c FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1479:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3780              	 .loc 3 1479 0
 3781 0520 0023     	 movs r3,#0
 3782 0522 BB63     	 str r3,[r7,#56]
 3783              	.L243:
1480:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1481:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_pipe->transfer_active == 0U) && (ptr_pipe->in_use == 0U) && (ptr_pipe->event != 0U
 3784              	 .loc 3 1481 0
 3785 0524 7B6C     	 ldr r3,[r7,#68]
 3786 0526 1B7F     	 ldrb r3,[r3,#28]
 3787 0528 002B     	 cmp r3,#0
 3788 052a 12D1     	 bne .L226
 3789              	 .loc 3 1481 0 is_stmt 0 discriminator 1
 3790 052c 7B6C     	 ldr r3,[r7,#68]
 3791 052e DB7E     	 ldrb r3,[r3,#27]
 3792 0530 002B     	 cmp r3,#0
 3793 0532 0ED1     	 bne .L226
 3794              	 .loc 3 1481 0 discriminator 2
 3795 0534 7B6C     	 ldr r3,[r7,#68]
 3796 0536 9B7F     	 ldrb r3,[r3,#30]
 3797 0538 002B     	 cmp r3,#0
 3798 053a 0AD0     	 beq .L226
1482:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1483:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, (uint32_t)ptr_pipe->event
 3799              	 .loc 3 1483 0 is_stmt 1
 3800 053c 474B     	 ldr r3,.L261
 3801 053e DB68     	 ldr r3,[r3,#12]
 3802 0540 396C     	 ldr r1,[r7,#64]
 3803 0542 7A6C     	 ldr r2,[r7,#68]
 3804 0544 927F     	 ldrb r2,[r2,#30]
 3805 0546 0846     	 mov r0,r1
 3806 0548 1146     	 mov r1,r2
 3807 054a 9847     	 blx r3
1484:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event  = 0U;
 3808              	 .loc 3 1484 0
 3809 054c 7B6C     	 ldr r3,[r7,#68]
 3810 054e 0022     	 movs r2,#0
 3811 0550 9A77     	 strb r2,[r3,#30]
 3812              	.L226:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3813              	 .loc 3 1359 0 discriminator 2
 3814 0552 7B6B     	 ldr r3,[r7,#52]
 3815 0554 0133     	 adds r3,r3,#1
 3816 0556 7B63     	 str r3,[r7,#52]
 3817              	.L225:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3818              	 .loc 3 1359 0 is_stmt 0 discriminator 1
 3819 0558 7B6B     	 ldr r3,[r7,#52]
 3820 055a 0D2B     	 cmp r3,#13
 3821 055c 7FF6A4AE 	 bls .L244
 3822              	.L224:
1485:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1486:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1487:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1488:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1489:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Check if remote wakeup event detected*/
1490:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_WkUpInt_Msk) != 0U)
 3823              	 .loc 3 1490 0 is_stmt 1
 3824 0560 7B68     	 ldr r3,[r7,#4]
 3825 0562 002B     	 cmp r3,#0
 3826 0564 0FDA     	 bge .L245
1491:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1492:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_WkUpInt_Msk; /* Clea
 3827              	 .loc 3 1492 0
 3828 0566 3D4B     	 ldr r3,.L261
 3829 0568 1B68     	 ldr r3,[r3]
 3830 056a 4FF00042 	 mov r2,#-2147483648
 3831 056e 5A61     	 str r2,[r3,#20]
1493:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Recover PHY clock*/
1494:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 3832              	 .loc 3 1494 0
 3833 0570 3A4B     	 ldr r3,.L261
 3834 0572 1B68     	 ldr r3,[r3]
 3835 0574 4FF48072 	 mov r2,#256
 3836 0578 C3F8002E 	 str r2,[r3,#3584]
1495:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Callback function execution*/
1496:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_REMOTE_WAKEUP);
 3837              	 .loc 3 1496 0
 3838 057c 374B     	 ldr r3,.L261
 3839 057e 9B68     	 ldr r3,[r3,#8]
 3840 0580 0020     	 movs r0,#0
 3841 0582 4021     	 movs r1,#64
 3842 0584 9847     	 blx r3
 3843              	.L245:
1497:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1498:../Libraries/XMCLib/src/xmc_usbh.c **** 
1499:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle restarts of unfinished transfers (due to NAK or ACK) */
1500:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3844              	 .loc 3 1500 0
 3845 0586 364B     	 ldr r3,.L261+4
 3846 0588 7B64     	 str r3,[r7,#68]
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3847              	 .loc 3 1501 0
 3848 058a 0023     	 movs r3,#0
 3849 058c 7B63     	 str r3,[r7,#52]
 3850 058e 5EE0     	 b .L246
 3851              	.L256:
1502:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1503:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U))
 3852              	 .loc 3 1503 0
 3853 0590 7B6C     	 ldr r3,[r7,#68]
 3854 0592 DB7E     	 ldrb r3,[r3,#27]
 3855 0594 012B     	 cmp r3,#1
 3856 0596 54D1     	 bne .L247
 3857              	 .loc 3 1503 0 is_stmt 0 discriminator 1
 3858 0598 7B6C     	 ldr r3,[r7,#68]
 3859 059a 1B7F     	 ldrb r3,[r3,#28]
 3860 059c 002B     	 cmp r3,#0
 3861 059e 50D1     	 bne .L247
1504:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1505:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Restart periodic transfer if not in progress and interval expired */
1506:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)
 3862              	 .loc 3 1506 0 is_stmt 1
 3863 05a0 7B6C     	 ldr r3,[r7,#68]
 3864 05a2 9B7E     	 ldrb r3,[r3,#26]
 3865 05a4 032B     	 cmp r3,#3
 3866 05a6 31D0     	 beq .L248
1507:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1508:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Data toggle if NACK not received*/
1509:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!is_nack[ch])
 3867              	 .loc 3 1509 0
 3868 05a8 2E4A     	 ldr r2,.L261+8
 3869 05aa 7B6B     	 ldr r3,[r7,#52]
 3870 05ac 1344     	 add r3,r3,r2
 3871 05ae 1B78     	 ldrb r3,[r3]
 3872 05b0 83F00103 	 eor r3,r3,#1
 3873 05b4 DBB2     	 uxtb r3,r3
 3874 05b6 002B     	 cmp r3,#0
 3875 05b8 23D0     	 beq .L249
1510:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1511:../Libraries/XMCLib/src/xmc_usbh.c ****           switch (ptr_pipe->packet & (uint32_t)XMC_USBH_PACKET_DATA_Msk)
 3876              	 .loc 3 1511 0
 3877 05ba 7B6C     	 ldr r3,[r7,#68]
 3878 05bc 1B68     	 ldr r3,[r3]
 3879 05be 03F0F003 	 and r3,r3,#240
 3880 05c2 102B     	 cmp r3,#16
 3881 05c4 02D0     	 beq .L251
 3882 05c6 202B     	 cmp r3,#32
 3883 05c8 0DD0     	 beq .L252
1512:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1513:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA0:
1514:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1515:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
1516:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
1517:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA1:
1518:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1519:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
1520:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
1521:../Libraries/XMCLib/src/xmc_usbh.c ****             default:
1522:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 3884              	 .loc 3 1522 0
 3885 05ca 19E0     	 b .L253
 3886              	.L251:
1514:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
 3887              	 .loc 3 1514 0
 3888 05cc 7B6C     	 ldr r3,[r7,#68]
 3889 05ce 1B68     	 ldr r3,[r3]
 3890 05d0 23F0F002 	 bic r2,r3,#240
 3891 05d4 7B6C     	 ldr r3,[r7,#68]
 3892 05d6 1A60     	 str r2,[r3]
1515:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 3893              	 .loc 3 1515 0
 3894 05d8 7B6C     	 ldr r3,[r7,#68]
 3895 05da 1B68     	 ldr r3,[r3]
 3896 05dc 43F02002 	 orr r2,r3,#32
 3897 05e0 7B6C     	 ldr r3,[r7,#68]
 3898 05e2 1A60     	 str r2,[r3]
1516:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA1:
 3899              	 .loc 3 1516 0
 3900 05e4 0CE0     	 b .L253
 3901              	.L252:
1518:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
 3902              	 .loc 3 1518 0
 3903 05e6 7B6C     	 ldr r3,[r7,#68]
 3904 05e8 1B68     	 ldr r3,[r3]
 3905 05ea 23F0F002 	 bic r2,r3,#240
 3906 05ee 7B6C     	 ldr r3,[r7,#68]
 3907 05f0 1A60     	 str r2,[r3]
1519:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 3908              	 .loc 3 1519 0
 3909 05f2 7B6C     	 ldr r3,[r7,#68]
 3910 05f4 1B68     	 ldr r3,[r3]
 3911 05f6 43F01002 	 orr r2,r3,#16
 3912 05fa 7B6C     	 ldr r3,[r7,#68]
 3913 05fc 1A60     	 str r2,[r3]
1520:../Libraries/XMCLib/src/xmc_usbh.c ****             default:
 3914              	 .loc 3 1520 0
 3915 05fe 00BF     	 nop
 3916              	.L253:
 3917 0600 04E0     	 b .L248
 3918              	.L249:
1523:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1524:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1525:../Libraries/XMCLib/src/xmc_usbh.c ****         else
1526:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1527:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3919              	 .loc 3 1527 0
 3920 0602 184A     	 ldr r2,.L261+8
 3921 0604 7B6B     	 ldr r3,[r7,#52]
 3922 0606 1344     	 add r3,r3,r2
 3923 0608 0022     	 movs r2,#0
 3924 060a 1A70     	 strb r2,[r3]
 3925              	.L248:
1528:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1529:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1530:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interrupt_trig
 3926              	 .loc 3 1530 0
 3927 060c 7B6C     	 ldr r3,[r7,#68]
 3928 060e 9B7E     	 ldrb r3,[r3,#26]
 3929 0610 032B     	 cmp r3,#3
 3930 0612 03D1     	 bne .L254
 3931              	 .loc 3 1530 0 is_stmt 0 discriminator 1
 3932 0614 7B6C     	 ldr r3,[r7,#68]
 3933 0616 5B7F     	 ldrb r3,[r3,#29]
 3934 0618 012B     	 cmp r3,#1
 3935 061a 03D0     	 beq .L255
 3936              	.L254:
1531:../Libraries/XMCLib/src/xmc_usbh.c ****           (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3937              	 .loc 3 1531 0 is_stmt 1 discriminator 3
 3938 061c 7B6C     	 ldr r3,[r7,#68]
 3939 061e 9B7E     	 ldrb r3,[r3,#26]
1530:../Libraries/XMCLib/src/xmc_usbh.c ****           (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3940              	 .loc 3 1530 0 discriminator 3
 3941 0620 032B     	 cmp r3,#3
 3942 0622 0ED0     	 beq .L247
 3943              	.L255:
1532:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1533:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->interrupt_triggered = 0U;
 3944              	 .loc 3 1533 0
 3945 0624 7B6C     	 ldr r3,[r7,#68]
 3946 0626 0022     	 movs r2,#0
 3947 0628 5A77     	 strb r2,[r3,#29]
1534:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->transfer_active = 1U;
 3948              	 .loc 3 1534 0
 3949 062a 7B6C     	 ldr r3,[r7,#68]
 3950 062c 0122     	 movs r2,#1
 3951 062e 1A77     	 strb r2,[r3,#28]
1535:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_lStartTransfer (ptr_pipe, (((USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_reg
 3952              	 .loc 3 1535 0
 3953 0630 0A4B     	 ldr r3,.L261
 3954 0632 5A68     	 ldr r2,[r3,#4]
 3955 0634 7B6B     	 ldr r3,[r7,#52]
 3956 0636 5B01     	 lsls r3,r3,#5
 3957 0638 1344     	 add r3,r3,r2
 3958 063a 786C     	 ldr r0,[r7,#68]
 3959 063c 1946     	 mov r1,r3
 3960 063e FFF7FEFF 	 bl XMC_lStartTransfer
 3961              	.L247:
1536:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1537:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1538:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe++;
 3962              	 .loc 3 1538 0 discriminator 2
 3963 0642 7B6C     	 ldr r3,[r7,#68]
 3964 0644 2033     	 adds r3,r3,#32
 3965 0646 7B64     	 str r3,[r7,#68]
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 3966              	 .loc 3 1501 0 discriminator 2
 3967 0648 7B6B     	 ldr r3,[r7,#52]
 3968 064a 0133     	 adds r3,r3,#1
 3969 064c 7B63     	 str r3,[r7,#52]
 3970              	.L246:
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 3971              	 .loc 3 1501 0 is_stmt 0 discriminator 1
 3972 064e 7B6B     	 ldr r3,[r7,#52]
 3973 0650 0D2B     	 cmp r3,#13
 3974 0652 9DD9     	 bls .L256
1539:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1540:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3975              	 .loc 3 1540 0 is_stmt 1
 3976 0654 4837     	 adds r7,r7,#72
 3977              	.LCFI136:
 3978              	 .cfi_def_cfa_offset 8
 3979 0656 BD46     	 mov sp,r7
 3980              	.LCFI137:
 3981              	 .cfi_def_cfa_register 13
 3982              	 
 3983 0658 80BD     	 pop {r7,pc}
 3984              	.L262:
 3985 065a 00BF     	 .align 2
 3986              	.L261:
 3987 065c 00000000 	 .word XMC_USBH0_device
 3988 0660 00000000 	 .word pipe
 3989 0664 00000000 	 .word is_nack
 3990              	 .cfi_endproc
 3991              	.LFE205:
 3993              	 .section .text.XMC_USBH_GetInterruptStatus,"ax",%progbits
 3994              	 .align 2
 3995              	 .global XMC_USBH_GetInterruptStatus
 3996              	 .thumb
 3997              	 .thumb_func
 3999              	XMC_USBH_GetInterruptStatus:
 4000              	.LFB206:
1541:../Libraries/XMCLib/src/xmc_usbh.c **** 
1542:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides host mode interrupt status*/
1543:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t XMC_USBH_GetInterruptStatus(void)
1544:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4001              	 .loc 3 1544 0
 4002              	 .cfi_startproc
 4003              	 
 4004              	 
 4005              	 
 4006 0000 80B4     	 push {r7}
 4007              	.LCFI138:
 4008              	 .cfi_def_cfa_offset 4
 4009              	 .cfi_offset 7,-4
 4010 0002 00AF     	 add r7,sp,#0
 4011              	.LCFI139:
 4012              	 .cfi_def_cfa_register 7
1545:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH0_device.global_register->GINTSTS_HOSTMODE;
 4013              	 .loc 3 1545 0
 4014 0004 034B     	 ldr r3,.L265
 4015 0006 1B68     	 ldr r3,[r3]
 4016 0008 5B69     	 ldr r3,[r3,#20]
1546:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4017              	 .loc 3 1546 0
 4018 000a 1846     	 mov r0,r3
 4019 000c BD46     	 mov sp,r7
 4020              	.LCFI140:
 4021              	 .cfi_def_cfa_register 13
 4022              	 
 4023 000e 5DF8047B 	 ldr r7,[sp],#4
 4024              	.LCFI141:
 4025              	 .cfi_restore 7
 4026              	 .cfi_def_cfa_offset 0
 4027 0012 7047     	 bx lr
 4028              	.L266:
 4029              	 .align 2
 4030              	.L265:
 4031 0014 00000000 	 .word XMC_USBH0_device
 4032              	 .cfi_endproc
 4033              	.LFE206:
 4035              	 .section .text.XMC_USBH_Select_VBUS,"ax",%progbits
 4036              	 .align 2
 4037              	 .global XMC_USBH_Select_VBUS
 4038              	 .thumb
 4039              	 .thumb_func
 4041              	XMC_USBH_Select_VBUS:
 4042              	.LFB207:
1547:../Libraries/XMCLib/src/xmc_usbh.c **** 
1548:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function selects the port pin used as DRIVEVBUS*/
1549:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_Select_VBUS(XMC_GPIO_PORT_t *port, uint32_t pin)
1550:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4043              	 .loc 3 1550 0
 4044              	 .cfi_startproc
 4045              	 
 4046              	 
 4047 0000 80B5     	 push {r7,lr}
 4048              	.LCFI142:
 4049              	 .cfi_def_cfa_offset 8
 4050              	 .cfi_offset 7,-8
 4051              	 .cfi_offset 14,-4
 4052 0002 82B0     	 sub sp,sp,#8
 4053              	.LCFI143:
 4054              	 .cfi_def_cfa_offset 16
 4055 0004 00AF     	 add r7,sp,#0
 4056              	.LCFI144:
 4057              	 .cfi_def_cfa_register 7
 4058 0006 7860     	 str r0,[r7,#4]
 4059 0008 3960     	 str r1,[r7]
1551:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_port = port;
 4060              	 .loc 3 1551 0
 4061 000a 094A     	 ldr r2,.L268
 4062 000c 7B68     	 ldr r3,[r7,#4]
 4063 000e 1360     	 str r3,[r2]
1552:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_pin = pin;
 4064              	 .loc 3 1552 0
 4065 0010 084A     	 ldr r2,.L268+4
 4066 0012 3B68     	 ldr r3,[r7]
 4067 0014 1360     	 str r3,[r2]
1553:../Libraries/XMCLib/src/xmc_usbh.c **** 
1554:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Configure the port pin alternate function*/
1555:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 4068              	 .loc 3 1555 0
 4069 0016 064B     	 ldr r3,.L268
 4070 0018 1A68     	 ldr r2,[r3]
 4071 001a 064B     	 ldr r3,.L268+4
 4072 001c 1B68     	 ldr r3,[r3]
 4073 001e DBB2     	 uxtb r3,r3
 4074 0020 1046     	 mov r0,r2
 4075 0022 1946     	 mov r1,r3
 4076 0024 8822     	 movs r2,#136
 4077 0026 FFF7FEFF 	 bl XMC_GPIO_SetMode
1556:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4078              	 .loc 3 1556 0
 4079 002a 0837     	 adds r7,r7,#8
 4080              	.LCFI145:
 4081              	 .cfi_def_cfa_offset 8
 4082 002c BD46     	 mov sp,r7
 4083              	.LCFI146:
 4084              	 .cfi_def_cfa_register 13
 4085              	 
 4086 002e 80BD     	 pop {r7,pc}
 4087              	.L269:
 4088              	 .align 2
 4089              	.L268:
 4090 0030 00000000 	 .word VBUS_port
 4091 0034 00000000 	 .word VBUS_pin
 4092              	 .cfi_endproc
 4093              	.LFE207:
 4095              	 .section .text.XMC_USBH_TurnOffResumeBit,"ax",%progbits
 4096              	 .align 2
 4097              	 .global XMC_USBH_TurnOffResumeBit
 4098              	 .thumb
 4099              	 .thumb_func
 4101              	XMC_USBH_TurnOffResumeBit:
 4102              	.LFB208:
1557:../Libraries/XMCLib/src/xmc_usbh.c **** 
1558:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function asserts the remote wakeup request by device by clearing the resume bit*/
1559:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_TurnOffResumeBit(void)
1560:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4103              	 .loc 3 1560 0
 4104              	 .cfi_startproc
 4105              	 
 4106              	 
 4107              	 
 4108 0000 80B4     	 push {r7}
 4109              	.LCFI147:
 4110              	 .cfi_def_cfa_offset 4
 4111              	 .cfi_offset 7,-4
 4112 0002 83B0     	 sub sp,sp,#12
 4113              	.LCFI148:
 4114              	 .cfi_def_cfa_offset 16
 4115 0004 00AF     	 add r7,sp,#0
 4116              	.LCFI149:
 4117              	 .cfi_def_cfa_register 7
1561:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
1562:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Clear resume bit*/
1563:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt = XMC_USBH0_device.global_register->HPRT;
 4118              	 .loc 3 1563 0
 4119 0006 0B4B     	 ldr r3,.L271
 4120 0008 1B68     	 ldr r3,[r3]
 4121 000a D3F84034 	 ldr r3,[r3,#1088]
 4122 000e 7B60     	 str r3,[r7,#4]
1564:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 4123              	 .loc 3 1564 0
 4124 0010 7B68     	 ldr r3,[r7,#4]
 4125 0012 23F00403 	 bic r3,r3,#4
 4126 0016 7B60     	 str r3,[r7,#4]
1565:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 4127              	 .loc 3 1565 0
 4128 0018 7B68     	 ldr r3,[r7,#4]
 4129 001a 23F04003 	 bic r3,r3,#64
 4130 001e 7B60     	 str r3,[r7,#4]
1566:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.global_register->HPRT = hprt;
 4131              	 .loc 3 1566 0
 4132 0020 044B     	 ldr r3,.L271
 4133 0022 1B68     	 ldr r3,[r3]
 4134 0024 7A68     	 ldr r2,[r7,#4]
 4135 0026 C3F84024 	 str r2,[r3,#1088]
1567:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4136              	 .loc 3 1567 0
 4137 002a 0C37     	 adds r7,r7,#12
 4138              	.LCFI150:
 4139              	 .cfi_def_cfa_offset 4
 4140 002c BD46     	 mov sp,r7
 4141              	.LCFI151:
 4142              	 .cfi_def_cfa_register 13
 4143              	 
 4144 002e 5DF8047B 	 ldr r7,[sp],#4
 4145              	.LCFI152:
 4146              	 .cfi_restore 7
 4147              	 .cfi_def_cfa_offset 0
 4148 0032 7047     	 bx lr
 4149              	.L272:
 4150              	 .align 2
 4151              	.L271:
 4152 0034 00000000 	 .word XMC_USBH0_device
 4153              	 .cfi_endproc
 4154              	.LFE208:
 4156              	 .global Driver_USBH0
 4157              	 .section .rodata.Driver_USBH0,"a",%progbits
 4158              	 .align 2
 4161              	Driver_USBH0:
 4162 0000 00000000 	 .word XMC_USBH_GetVersion
 4163 0004 00000000 	 .word XMC_USBH_GetCapabilities
 4164 0008 00000000 	 .word XMC_USBH_Initialize
 4165 000c 00000000 	 .word XMC_USBH_Uninitialize
 4166 0010 00000000 	 .word XMC_USBH_PowerControl
 4167 0014 00000000 	 .word XMC_USBH_PortVbusOnOff
 4168 0018 00000000 	 .word XMC_USBH_PortReset
 4169 001c 00000000 	 .word XMC_USBH_PortSuspend
 4170 0020 00000000 	 .word XMC_USBH_PortResume
 4171 0024 00000000 	 .word XMC_USBH_PortGetState
 4172 0028 00000000 	 .word XMC_USBH_PipeCreate
 4173 002c 00000000 	 .word XMC_USBH_PipeModify
 4174 0030 00000000 	 .word XMC_USBH_PipeDelete
 4175 0034 00000000 	 .word XMC_USBH_PipeReset
 4176 0038 00000000 	 .word XMC_USBH_PipeTransfer
 4177 003c 00000000 	 .word XMC_USBH_PipeTransferGetResult
 4178 0040 00000000 	 .word XMC_USBH_PipeTransferAbort
 4179 0044 00000000 	 .word XMC_USBH_GetFrameNumber
 4180              	 .section .text.XMC_USBH_osDelay,"ax",%progbits
 4181              	 .align 2
 4182              	 .weak XMC_USBH_osDelay
 4183              	 .thumb
 4184              	 .thumb_func
 4186              	XMC_USBH_osDelay:
 4187              	.LFB209:
1568:../Libraries/XMCLib/src/xmc_usbh.c **** 
1569:../Libraries/XMCLib/src/xmc_usbh.c **** 
1570:../Libraries/XMCLib/src/xmc_usbh.c **** 
1571:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host driver assembling all the implementation into a single CMSIS compliant structure type*/
1572:../Libraries/XMCLib/src/xmc_usbh.c **** const XMC_USBH_DRIVER_t Driver_USBH0 =
1573:../Libraries/XMCLib/src/xmc_usbh.c **** {
1574:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetVersion,
1575:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetCapabilities,
1576:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Initialize,
1577:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Uninitialize,
1578:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PowerControl,
1579:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortVbusOnOff,
1580:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortReset,
1581:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortSuspend,
1582:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortResume,
1583:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortGetState,
1584:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeCreate,
1585:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeModify,
1586:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeDelete,
1587:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeReset,
1588:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransfer,
1589:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferGetResult,
1590:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferAbort,
1591:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetFrameNumber
1592:../Libraries/XMCLib/src/xmc_usbh.c **** };
1593:../Libraries/XMCLib/src/xmc_usbh.c **** 
1594:../Libraries/XMCLib/src/xmc_usbh.c **** 
1595:../Libraries/XMCLib/src/xmc_usbh.c **** /*Weak definition of delay function*/
1596:../Libraries/XMCLib/src/xmc_usbh.c **** __WEAK uint8_t XMC_USBH_osDelay(uint32_t MS)
1597:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4188              	 .loc 3 1597 0
 4189              	 .cfi_startproc
 4190              	 
 4191              	 
 4192              	 
 4193 0000 80B4     	 push {r7}
 4194              	.LCFI153:
 4195              	 .cfi_def_cfa_offset 4
 4196              	 .cfi_offset 7,-4
 4197 0002 83B0     	 sub sp,sp,#12
 4198              	.LCFI154:
 4199              	 .cfi_def_cfa_offset 16
 4200 0004 00AF     	 add r7,sp,#0
 4201              	.LCFI155:
 4202              	 .cfi_def_cfa_register 7
 4203 0006 7860     	 str r0,[r7,#4]
 4204              	.L274:
1598:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)MS;
1599:../Libraries/XMCLib/src/xmc_usbh.c ****   /*A precise time delay implementation for this function has to be provided*/
1600:../Libraries/XMCLib/src/xmc_usbh.c ****   while (1)
1601:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1602:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait*/
1603:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 4205              	 .loc 3 1603 0 discriminator 1
 4206 0008 FEE7     	 b .L274
 4207              	 .cfi_endproc
 4208              	.LFE209:
 4210 000a 00BF     	 .text
 4211              	.Letext0:
 4212              	 .file 4 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4213              	 .file 5 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4214              	 .file 6 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 4215              	 .file 7 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc4_scu.h"
 4216              	 .file 8 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc4_gpio.h"
 4217              	 .file 9 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/XMCLib/inc/xmc_usbh.h"
 4218              	 .file 10 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usbh.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:76     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:81     .text.__NVIC_DisableIRQ:00000000 $t
    {standard input}:85     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
    {standard input}:154    .text.__NVIC_DisableIRQ:00000040 $d
    {standard input}:159    .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:163    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:213    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:218    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:222    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:285    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:291    .rodata.xmc_usbh_driver_version:00000000 $d
    {standard input}:294    .rodata.xmc_usbh_driver_version:00000000 xmc_usbh_driver_version
    {standard input}:298    .data.VBUS_port:00000000 $d
    {standard input}:301    .data.VBUS_port:00000000 VBUS_port
    {standard input}:304    .data.VBUS_pin:00000000 $d
    {standard input}:307    .data.VBUS_pin:00000000 VBUS_pin
    {standard input}:310    .bss.is_nack:00000000 $d
    {standard input}:313    .bss.is_nack:00000000 is_nack
    {standard input}:316    .rodata.xmc_usbh_driver_capabilities:00000000 $d
    {standard input}:319    .rodata.xmc_usbh_driver_capabilities:00000000 xmc_usbh_driver_capabilities
    {standard input}:325    .data.XMC_USBH0_device:00000000 $d
    {standard input}:328    .data.XMC_USBH0_device:00000000 XMC_USBH0_device
    {standard input}:338    .bss.pipe:00000000 $d
    {standard input}:341    .bss.pipe:00000000 pipe
    {standard input}:344    .bss.XMC_USBH0_dfifo_ptr:00000000 $d
    {standard input}:347    .bss.XMC_USBH0_dfifo_ptr:00000000 XMC_USBH0_dfifo_ptr
    {standard input}:350    .text.XMC_lClockGating:00000000 $t
    {standard input}:354    .text.XMC_lClockGating:00000000 XMC_lClockGating
    {standard input}:404    .text.XMC_lClockGating:0000002c $d
    {standard input}:409    .text.XMC_lTriggerHaltChannel:00000000 $t
    {standard input}:413    .text.XMC_lTriggerHaltChannel:00000000 XMC_lTriggerHaltChannel
    {standard input}:460    .text.XMC_lStartTransfer:00000000 $t
    {standard input}:464    .text.XMC_lStartTransfer:00000000 XMC_lStartTransfer
    {standard input}:629    .text.XMC_lStartTransfer:000000fc $d
    {standard input}:633    .text.XMC_lStartTransfer:0000010c $t
    {standard input}:856    .text.XMC_lStartTransfer:00000260 $d
    {standard input}:862    .text.XMC_USBH_GetVersion:00000000 $t
    {standard input}:866    .text.XMC_USBH_GetVersion:00000000 XMC_USBH_GetVersion
    {standard input}:908    .text.XMC_USBH_GetVersion:00000028 $d
    {standard input}:913    .text.XMC_USBH_GetCapabilities:00000000 $t
    {standard input}:917    .text.XMC_USBH_GetCapabilities:00000000 XMC_USBH_GetCapabilities
    {standard input}:952    .text.XMC_USBH_Initialize:00000000 $t
    {standard input}:956    .text.XMC_USBH_Initialize:00000000 XMC_USBH_Initialize
    {standard input}:1044   .text.XMC_USBH_Initialize:0000006c $d
    {standard input}:1052   .text.XMC_USBH_Uninitialize:00000000 $t
    {standard input}:1056   .text.XMC_USBH_Uninitialize:00000000 XMC_USBH_Uninitialize
    {standard input}:1094   .text.XMC_USBH_PowerControl:00000000 XMC_USBH_PowerControl
    {standard input}:1085   .text.XMC_USBH_Uninitialize:00000018 $d
    {standard input}:1090   .text.XMC_USBH_PowerControl:00000000 $t
    {standard input}:4186   .text.XMC_USBH_osDelay:00000000 XMC_USBH_osDelay
    {standard input}:1381   .text.XMC_USBH_PowerControl:000001e4 $d
    {standard input}:1391   .text.XMC_USBH_PortVbusOnOff:00000000 $t
    {standard input}:1395   .text.XMC_USBH_PortVbusOnOff:00000000 XMC_USBH_PortVbusOnOff
    {standard input}:1497   .text.XMC_USBH_PortVbusOnOff:00000094 $d
    {standard input}:1504   .text.XMC_USBH_PortReset:00000000 $t
    {standard input}:1508   .text.XMC_USBH_PortReset:00000000 XMC_USBH_PortReset
    {standard input}:1623   .text.XMC_USBH_PortReset:000000a4 $d
    {standard input}:1628   .text.XMC_USBH_PortSuspend:00000000 $t
    {standard input}:1632   .text.XMC_USBH_PortSuspend:00000000 XMC_USBH_PortSuspend
    {standard input}:1719   .text.XMC_USBH_PortSuspend:00000074 $d
    {standard input}:1724   .text.XMC_USBH_PortResume:00000000 $t
    {standard input}:1728   .text.XMC_USBH_PortResume:00000000 XMC_USBH_PortResume
    {standard input}:1829   .text.XMC_USBH_PortResume:00000090 $d
    {standard input}:1834   .text.XMC_USBH_PortGetState:00000000 $t
    {standard input}:1838   .text.XMC_USBH_PortGetState:00000000 XMC_USBH_PortGetState
    {standard input}:1937   .text.XMC_USBH_PortGetState:00000088 $d
    {standard input}:1942   .text.XMC_USBH_PipeCreate:00000000 $t
    {standard input}:1946   .text.XMC_USBH_PipeCreate:00000000 XMC_USBH_PipeCreate
    {standard input}:2101   .text.XMC_USBH_PipeCreate:000000e8 $d
    {standard input}:2105   .text.XMC_USBH_PipeCreate:000000f8 $t
    {standard input}:2159   .text.XMC_USBH_PipeCreate:00000140 $d
    {standard input}:2165   .text.XMC_USBH_PipeModify:00000000 $t
    {standard input}:2169   .text.XMC_USBH_PipeModify:00000000 XMC_USBH_PipeModify
    {standard input}:2288   .text.XMC_USBH_PipeModify:000000a0 $d
    {standard input}:2295   .text.XMC_USBH_PipeDelete:00000000 $t
    {standard input}:2299   .text.XMC_USBH_PipeDelete:00000000 XMC_USBH_PipeDelete
    {standard input}:2399   .text.XMC_USBH_PipeDelete:0000007c $d
    {standard input}:2405   .text.XMC_USBH_PipeReset:00000000 $t
    {standard input}:2409   .text.XMC_USBH_PipeReset:00000000 XMC_USBH_PipeReset
    {standard input}:2504   .text.XMC_USBH_PipeReset:00000070 $d
    {standard input}:2510   .text.XMC_USBH_PipeTransfer:00000000 $t
    {standard input}:2514   .text.XMC_USBH_PipeTransfer:00000000 XMC_USBH_PipeTransfer
    {standard input}:2700   .text.XMC_USBH_PipeTransfer:00000110 $d
    {standard input}:2706   .text.XMC_USBH_PipeTransferGetResult:00000000 $t
    {standard input}:2710   .text.XMC_USBH_PipeTransferGetResult:00000000 XMC_USBH_PipeTransferGetResult
    {standard input}:2769   .text.XMC_USBH_PipeTransferGetResult:00000038 $d
    {standard input}:2775   .text.XMC_USBH_PipeTransferAbort:00000000 $t
    {standard input}:2779   .text.XMC_USBH_PipeTransferAbort:00000000 XMC_USBH_PipeTransferAbort
    {standard input}:2924   .text.XMC_USBH_PipeTransferAbort:000000d0 $d
    {standard input}:2930   .text.XMC_USBH_GetFrameNumber:00000000 $t
    {standard input}:2934   .text.XMC_USBH_GetFrameNumber:00000000 XMC_USBH_GetFrameNumber
    {standard input}:2988   .text.XMC_USBH_GetFrameNumber:00000034 $d
    {standard input}:2993   .text.XMC_USBH_HandleIrq:00000000 $t
    {standard input}:2998   .text.XMC_USBH_HandleIrq:00000000 XMC_USBH_HandleIrq
    {standard input}:3345   .text.XMC_USBH_HandleIrq:00000234 $d
    {standard input}:3350   .text.XMC_USBH_HandleIrq:00000240 $t
    {standard input}:3711   .text.XMC_USBH_HandleIrq:000004a4 $d
    {standard input}:3717   .text.XMC_USBH_HandleIrq:000004b4 $t
    {standard input}:3987   .text.XMC_USBH_HandleIrq:0000065c $d
    {standard input}:3994   .text.XMC_USBH_GetInterruptStatus:00000000 $t
    {standard input}:3999   .text.XMC_USBH_GetInterruptStatus:00000000 XMC_USBH_GetInterruptStatus
    {standard input}:4031   .text.XMC_USBH_GetInterruptStatus:00000014 $d
    {standard input}:4036   .text.XMC_USBH_Select_VBUS:00000000 $t
    {standard input}:4041   .text.XMC_USBH_Select_VBUS:00000000 XMC_USBH_Select_VBUS
    {standard input}:4090   .text.XMC_USBH_Select_VBUS:00000030 $d
    {standard input}:4096   .text.XMC_USBH_TurnOffResumeBit:00000000 $t
    {standard input}:4101   .text.XMC_USBH_TurnOffResumeBit:00000000 XMC_USBH_TurnOffResumeBit
    {standard input}:4152   .text.XMC_USBH_TurnOffResumeBit:00000034 $d
    {standard input}:4161   .rodata.Driver_USBH0:00000000 Driver_USBH0
    {standard input}:4158   .rodata.Driver_USBH0:00000000 $d
    {standard input}:4181   .text.XMC_USBH_osDelay:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_GPIO_SetMode
XMC_SCU_POWER_DisableUsb
XMC_SCU_RESET_AssertPeripheralReset
memset
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_POWER_EnableUsb
