Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_TOP_ctrl_behav xil_defaultlib.tb_TOP_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wd' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:109]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:127]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:128]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:135]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_inst_bram_wa' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:137]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 11 for port 'o_conv_info' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:141]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 41 for port 'o_ifmap_packet' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:158]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 40 for port 'o_wght_packet' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:159]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 40 for port 'o_psum_in_packet' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:160]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_ifmap_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:394]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_RS' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'c_base_cnt' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'h_base_cnt' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v:115]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_RS' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:407]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_layer_p' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:416]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_r' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:418]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'i_layer_t' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:419]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'o_wght_glb_ra' [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:423]
WARNING: [VRFC 10-5021] port 'i_pass_num' is not connected on this instance [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_TOP_ctrl.v:113]
WARNING: [VRFC 10-5021] port 'i_pass_num' is not connected on this instance [C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v:372]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.true_dpbram(RAM_WIDTH=32,RAM_DEP...
Compiling module xil_defaultlib.GLB(BANK_NUM=3,BANK_DEPTH=512)
Compiling module xil_defaultlib.GLB_addr_decoder(BANK_NUM=3)
Compiling module xil_defaultlib.ifmap_sequencer
Compiling module xil_defaultlib.ifmap_loader
Compiling module xil_defaultlib.ifmap_load_ctrl
Compiling module xil_defaultlib.wght_load_ctrl
Compiling module xil_defaultlib.TOP_ctrl_default
Compiling module xil_defaultlib.tb_TOP_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_ctrl_behav
