// Seed: 885499192
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input wand id_7
);
  assign id_9 = 1'b0;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11,
    output wire id_12,
    input wand id_13,
    input tri id_14
);
  wire id_16;
  module_0(
      id_14, id_10, id_14, id_5, id_1, id_1, id_8, id_5
  );
endmodule
