Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d10b2d1d2bba42f79490e791db695d5d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AS_NumereVM_tb_behav xil_defaultlib.AS_NumereVM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal inp [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftRight.vhd:14]
WARNING: [VRFC 10-1625] value in initialization depends on signal m [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:18]
WARNING: [VRFC 10-1625] value in initialization depends on signal exp [D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CompExp [compexp_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRight [shiftright_default]
Compiling architecture behavioral of entity xil_defaultlib.SignOut [signout_default]
Compiling architecture behavioral of entity xil_defaultlib.SumatorElementar [sumatorelementar_default]
Compiling architecture behavioral of entity xil_defaultlib.FractionAdd [fractionadd_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.DepExpBlock [depexpblock_default]
Compiling architecture behavioral of entity xil_defaultlib.CountLeadingZeroes [countleadingzeroes_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftLeft [shiftleft_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalizare [normalizare_default]
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.as_numerevm_tb
Built simulation snapshot AS_NumereVM_tb_behav
