
*** Running vivado
    with args -log design_1_HWAccel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HWAccel_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HWAccel_0_0.tcl -notrace
Command: synth_design -top design_1_HWAccel_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.211 ; gain = 100.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HWAccel_0_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:12' bound to instance 'U0' of component 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'HWAccel' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:40]
	Parameter C_S_AXI_AXI_L_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:88]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:12' bound to instance 'HWAccel_AXI_L_s_axi_U' of component 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:152]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_screen_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:184]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi_ram' (1#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_AXI_L_s_axi_ram' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:577' bound to instance 'int_s_mask_val' of component 'HWAccel_AXI_L_s_axi_ram' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:205]
INFO: [Synth 8-638] synthesizing module 'HWAccel_AXI_L_s_axi_ram__parameterized1' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi_ram__parameterized1' (1#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_AXI_L_s_axi' (2#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd:82]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:51' bound to instance 'HWAccel_mul_32s_3bkb_U1' of component 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:191]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HWAccel_mul_32s_3bkb_MulnS_0' declared at 'd:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:12' bound to instance 'HWAccel_mul_32s_3bkb_MulnS_0_U' of component 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb_MulnS_0' (3#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'HWAccel_mul_32s_3bkb' (4#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'HWAccel' (5#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_HWAccel_0_0' (6#1) [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/synth/design_1_HWAccel_0_0.vhd:81]
WARNING: [Synth 8-3331] design HWAccel_mul_32s_3bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.137 ; gain = 629.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 978.137 ; gain = 629.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 978.137 ; gain = 629.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_HWAccel_0_0/constraints/HWAccel_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1082.227 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1082.227 ; gain = 733.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1082.227 ; gain = 733.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1082.227 ; gain = 733.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HWAccel_AXI_L_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
reason is address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
Block RAM gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HWAccel_AXI_L_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1160.301 ; gain = 811.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	            9600K Bit         RAMs := 1     
	              800 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HWAccel_AXI_L_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	            9600K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module HWAccel_AXI_L_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              800 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module HWAccel_AXI_L_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module HWAccel_mul_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module HWAccel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg was removed.  [d:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/ipshared/ddef/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd:34]
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
DSP Report: operator HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP HWAccel_mul_32s_3bkb_U1/HWAccel_mul_32s_3bkb_MulnS_0_U/p_tmp_reg.
reason is address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal HWAccel_AXI_L_s_axi_U/int_s_mask_val/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__79 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__63 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__47 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__31 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__15 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__80 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__64 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__48 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__32 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__16 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__81 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__65 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__49 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__33 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__17 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__82 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__66 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__50 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__34 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__18 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__83 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__67 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__51 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__35 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__19 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__84 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__68 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__52 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__36 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__20 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__85 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__69 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__53 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__37 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__21 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__86 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__70 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__54 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__38 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__22 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__79 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__63 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__47 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__31 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__15 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__80 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__64 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__48 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__32 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__16 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__81 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__65 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__49 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__33 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__17 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__82 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__66 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__50 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__34 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__18 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__83 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__67 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__51 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__35 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__19 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__84 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__68 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__52 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__36 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__20 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__85 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__69 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__53 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__37 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__21 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__86 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__70 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__54 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__38 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__22 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__79 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__63 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__47 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__31 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__87' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__71' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__55' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__39' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__23' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__7' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__88' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__72' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__56' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__40' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__24' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__8' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__89' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__73' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__57' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__41' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__25' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__9' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__90' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__74' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__58' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__42' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__26' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__10' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__91' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__75' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__59' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__43' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__27' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__11' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__92' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__76' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__60' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__44' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__28' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__12' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__93' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__77' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__61' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__45' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__29' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__13' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__94' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__78' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__62' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__46' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__30' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__14' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__87' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__71' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__55' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__39' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__23' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__7' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__88' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__72' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__56' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__40' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__24' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__8' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__89' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__73' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__57' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__41' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__25' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__9' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__90' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__74' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__58' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__42' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__26' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__10' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__91' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__75' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__59' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__43' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__27' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__11' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__92' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__76' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__60' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__44' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__28' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__12' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__93' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__77' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__61' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__45' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__29' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__13' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__94' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__78' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__62' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__46' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__30' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__14' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__87' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__71' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__78'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__55' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__39' (FD) to 'U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_3_mux_sel__94'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__1) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__2) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__3) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__4) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__5) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__6) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__15) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__16) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__17) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__18) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__19) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__20) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__21) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__22) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__31) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__32) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__33) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__34) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__35) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__36) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__37) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__38) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__47) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__48) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__49) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__50) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__51) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__52) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__53) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__54) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__63) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__64) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__65) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__66) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__67) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__68) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__69) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__70) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__79) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__80) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__81) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__82) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__83) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__84) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__85) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_mux_sel__86) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__1) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__2) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__3) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__4) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__5) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__6) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__15) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__16) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__17) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__18) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__19) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__20) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__21) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__22) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__31) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__32) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__33) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__34) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__35) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__36) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__37) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__38) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__47) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__48) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__49) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__50) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__51) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__52) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__53) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__54) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__63) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__64) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__65) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__66) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__67) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__68) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__69) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__70) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__79) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__80) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__81) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__82) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__83) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__84) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__85) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_mux_sel__86) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__0) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__1) is unused and will be removed from module HWAccel.
WARNING: [Synth 8-3332] Sequential element (HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_mux_sel__2) is unused and will be removed from module HWAccel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Block RAM HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (19) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 642, Available = 120. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram:                 | gen_write[1].mem_reg | 512 K x 32(READ_FIRST) | W | R | 512 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 320    | 
|HWAccel_AXI_L_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HWAccel     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|HWAccel     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|HWAccel     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_0_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_1_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/HWAccel_AXI_L_s_axi_U/int_s_screen_val/gen_write[1].mem_reg_2_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HWAccel_AXI_L_s_axi_ram:                 | gen_write[1].mem_reg | 512 K x 32(READ_FIRST) | W | R | 512 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 320    | 
|HWAccel_AXI_L_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_186 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_176 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_181 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_166 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_171 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_185 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_175 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_180 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_165 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_170 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_184 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_174 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_179 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_164 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [5] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [6] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [7] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [8] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [9] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [10] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [11] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [12] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [13] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [14] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net \HWAccel_AXI_L_s_axi_U/address1 [15] is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_497 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_512 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_527 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_542 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_557 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_572 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_587 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_602 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_617 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_632 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_647 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_498 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_513 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_528 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_543 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_558 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_573 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_588 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_603 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_618 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_633 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_648 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_169 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_499 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_514 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_529 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_544 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_559 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_574 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_589 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_604 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_619 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_634 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_649 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_183 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_173 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_178 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_163 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_500 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_515 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_530 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_545 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_560 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_575 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_590 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_605 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_620 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_635 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_650 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_501 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_516 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_531 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_546 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_561 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_576 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_591 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_606 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_621 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_636 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_651 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_502 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_517 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_532 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_547 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_562 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_577 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_592 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_607 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_622 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_637 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_652 is driving 22 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_168 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_450 is driving 321 big block pins (URAM, BRAM and DSP loads). Created 33 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_451 is driving 321 big block pins (URAM, BRAM and DSP loads). Created 33 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_452 is driving 321 big block pins (URAM, BRAM and DSP loads). Created 33 replicas of its driver. 
INFO: [Common 17-14] Message 'Synth 8-6064' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     4|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     2|
|4     |LUT1       |     1|
|5     |LUT2       |    26|
|6     |LUT3       |    74|
|7     |LUT4       |   654|
|8     |LUT5       |    12|
|9     |LUT6       |   193|
|10    |RAMB36E1   |   160|
|11    |RAMB36E1_1 |   160|
|12    |RAMB36E1_2 |     1|
|13    |FDRE       |   352|
|14    |FDSE       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------------+------+
|      |Instance                             |Module                                  |Cells |
+------+-------------------------------------+----------------------------------------+------+
|1     |top                                  |                                        |  1643|
|2     |  U0                                 |HWAccel                                 |  1643|
|3     |    HWAccel_AXI_L_s_axi_U            |HWAccel_AXI_L_s_axi                     |  1345|
|4     |      int_s_mask_val                 |HWAccel_AXI_L_s_axi_ram__parameterized1 |    69|
|5     |      int_s_screen_val               |HWAccel_AXI_L_s_axi_ram                 |  1144|
|6     |    HWAccel_mul_32s_3bkb_U1          |HWAccel_mul_32s_3bkb                    |    39|
|7     |      HWAccel_mul_32s_3bkb_MulnS_0_U |HWAccel_mul_32s_3bkb_MulnS_0            |    39|
+------+-------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 258 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1199.930 ; gain = 747.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1199.930 ; gain = 851.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
462 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1199.930 ; gain = 862.641
INFO: [Common 17-1381] The checkpoint 'D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/design_1_HWAccel_0_0_synth_1/design_1_HWAccel_0_0.dcp' has been generated.
