$version Generated by VerilatedVcd $end
$date Fri Jul 26 09:18:37 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  4 % i_a [3:0] $end
  $var wire  4 & i_b [3:0] $end
  $var wire  1 # i_clk $end
  $var wire  1 $ i_rstn $end
  $var wire  4 ' o_y [3:0] $end
  $scope module dut $end
   $var wire 32 ( BW_DATA [31:0] $end
   $var wire  4 % i_a [3:0] $end
   $var wire  4 & i_b [3:0] $end
   $var wire  1 # i_clk $end
   $var wire  1 $ i_rstn $end
   $var wire  4 ' o_y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b0000 %
b0000 &
b0000 '
b00000000000000000000000000000100 (
#1
0#
b0100 %
b0011 &
#2
1#
#3
0#
b0011 %
b0000 &
#4
1#
#5
0#
b0001 %
b0001 &
#6
1#
#7
0#
b0100 %
b0011 &
#8
1#
#9
0#
b0001 %
b0010 &
#10
1#
#11
0#
1$
b0000 &
#12
1#
b0001 '
#13
0#
b0011 %
b0101 &
#14
1#
b1000 '
#15
0#
b0001 %
#16
1#
b0110 '
#17
0#
b0100 %
b0001 &
#18
1#
b0101 '
#19
0#
b0000 &
#20
1#
b0100 '
#21
0#
b0011 %
b0010 &
#22
1#
b0101 '
#23
0#
b0100 %
b0100 &
#24
1#
b1000 '
#25
0#
b0010 %
b0000 &
#26
1#
b0010 '
#27
0#
b0011 %
b0100 &
#28
1#
b0111 '
#29
0#
b0100 %
#30
1#
b1000 '
#31
0#
b0001 %
b0010 &
#32
1#
b0011 '
#33
0#
b0101 %
b0100 &
#34
1#
b1001 '
#35
0#
b0000 %
b0001 &
#36
1#
b0001 '
#37
0#
b0101 %
b0100 &
#38
1#
b1001 '
#39
0#
b0010 %
b0101 &
#40
1#
b0111 '
#41
0#
b0100 %
b0010 &
#42
1#
b0110 '
#43
0#
b0101 %
b0101 &
#44
1#
b1010 '
#45
0#
b0001 %
b0000 &
#46
1#
b0001 '
#47
0#
b0100 %
b0011 &
#48
1#
b0111 '
#49
0#
b0000 %
b0000 &
