Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 30 22:25:31 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_controller_control_sets_placed.rpt
| Design       : UART_controller
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              66 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_transmitter_inst/E[1]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[5]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[4]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[2]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[9]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[7]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[8]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[10]                       | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[3]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[0]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/E[6]                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/baud_controller_t_inst/E[0] | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG | uart_transmitter_inst/sample_ENABLE_reg[0]        | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG |                                                   | reset_IBUF       |               18 |             66 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+


