
---------- Begin Simulation Statistics ----------
final_tick                                80746954000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697308                       # Number of bytes of host memory used
host_op_rate                                   347715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.16                       # Real time elapsed on the host
host_tick_rate                              280218516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080747                       # Number of seconds simulated
sim_ticks                                 80746954000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616358                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096231                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104304                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728828                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1020                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              719                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479205                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196367                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.614939                       # CPI: cycles per instruction
system.cpu.discardedOps                        190744                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408024                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29280083                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619218                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161493908                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531435     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693579     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950615     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196367                       # Class of committed instruction
system.cpu.tickCycles                       132213825                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       504487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1009605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            226                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52978                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22266                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34952448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34952448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83555                       # Request fanout histogram
system.membus.respLayer1.occupancy         1453544500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1030542000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            261956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       521312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       261513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1513517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1514724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    249090560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              249286144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75469                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13562368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           580589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 580236     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    352      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             580589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2379422500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2271044994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               421422                       # number of demand (read+write) hits
system.l2.demand_hits::total                   421559                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              421422                       # number of overall hits
system.l2.overall_hits::total                  421559                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83255                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83561                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data             83255                       # number of overall misses
system.l2.overall_misses::total                 83561                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9914530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9944657500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30127000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9914530500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9944657500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           504677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               505120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          504677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              505120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165428                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165428                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98454.248366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119086.307129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119010.752624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98454.248366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119086.307129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119010.752624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52978                       # number of writebacks
system.l2.writebacks::total                     52978                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9081618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9108685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9081618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9108685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88454.248366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109089.814893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109014.242116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88454.248366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109089.814893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109014.242116                       # average overall mshr miss latency
system.l2.replacements                          75469                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            184172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7465989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7465989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.242602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126559.347030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126559.347030                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6876069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6876069000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.242602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116559.347030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116559.347030                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98454.248366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98454.248366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88454.248366                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88454.248366                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        237250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            237250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2448541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2448541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       261513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        261513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.092779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100916.683840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100916.683840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2205549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2205549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.092756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90924.228058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90924.228058                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7963.700828                       # Cycle average of tags in use
system.l2.tags.total_refs                     1009473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.066232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.320592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.945465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7897.434772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2725                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8159501                       # Number of tag accesses
system.l2.tags.data_accesses                  8159501                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21311744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21390080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13562368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13562368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            970142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         263932482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             264902624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       970142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           970142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167961357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167961357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167961357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           970142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        263932482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            432863981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    332910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039989058250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              467216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199482                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52978                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13171831000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1670670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19436843500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39420.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58170.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.704837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   431.260144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.088518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2058      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2084      3.25%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28658     44.67%     51.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1089      1.70%     52.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5927      9.24%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1243      1.94%     64.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3676      5.73%     69.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          556      0.87%     70.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18860     29.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.399147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.072519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.764359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12640     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.741229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.667054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.678401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10420     82.33%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.29%     82.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               69      0.55%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      0.54%     83.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1787     14.12%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              102      0.81%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.12%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.17%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              129      1.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21384576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13561344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21390080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13562368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       264.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    264.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80746877000                       # Total gap between requests
system.mem_ctrls.avgGap                     591409.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21306240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13561344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 970141.858230342739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 263864318.646620422602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167948675.810111671686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       332996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48657000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19388186500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1724434825000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39752.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58223.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8137504.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            227337600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            120810030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1189038480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          550459440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6373816800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13272167850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19830268320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41563898520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.742618                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51380161500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2696200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26670592500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            230771940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            122643015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1196678280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555611580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6373816800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13323664500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19786902720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41590088835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.066969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51267893000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2696200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26782861000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018859                       # number of overall hits
system.cpu.icache.overall_hits::total         7018859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33000500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33000500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74493.227991                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74493.227991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74493.227991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74493.227991                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32557500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32557500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73493.227991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73493.227991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73493.227991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73493.227991                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74493.227991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74493.227991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73493.227991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73493.227991                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.580295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15844.925508                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.580295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879534                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879534                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039047                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51522093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51522093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51522812                       # number of overall hits
system.cpu.dcache.overall_hits::total        51522812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       521499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         521499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       529201                       # number of overall misses
system.cpu.dcache.overall_misses::total        529201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17087946000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17087946000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17087946000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17087946000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52043592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52043592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52052013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52052013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32766.977501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32766.977501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32290.086375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32290.086375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       468334                       # number of writebacks
system.cpu.dcache.writebacks::total            468334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18802                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18802                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18802                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18802                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       502697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       502697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       504677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       504677                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15015562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15015562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15199494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15199494000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29870.006187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29870.006187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30117.271047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30117.271047                       # average overall mshr miss latency
system.cpu.dcache.replacements                 504164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40831672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40831672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5662254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5662254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41093516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41093516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21624.532164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21624.532164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       259533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       259533                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5246805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5246805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20216.332798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20216.332798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10690421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10690421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       259655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       259655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11425692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11425692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44003.358302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44003.358302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9768757000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9768757000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40173.533089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40173.533089                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           719                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7702                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7702                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.914618                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.914618                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    183931500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    183931500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92894.696970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92894.696970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.647133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            504676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.091021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.647133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979780                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208713032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208713032                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80746954000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
