Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  6 09:52:31 2024
| Host         : DESKTOP-Q80PKEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spartan_7_2_timing_summary_routed.rpt -pb spartan_7_2_timing_summary_routed.pb -rpx spartan_7_2_timing_summary_routed.rpx -warn_on_violation
| Design       : spartan_7_2
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 5.468ns (48.929%)  route 5.707ns (51.071%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 f  b_IBUF[0]_inst/O
                         net (fo=2, routed)           1.813     3.276    b_IBUF[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.400 r  y_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.940     4.340    y_OBUF_inst_i_2_n_0
    SLICE_X65Y44         LUT4 (Prop_lut4_I0_O)        0.152     4.492 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.954     7.446    y_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.729    11.175 r  y_OBUF_inst/O
                         net (fo=0)                   0.000    11.175    y
    B4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.729ns  (logic 5.253ns (48.964%)  route 5.475ns (51.036%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  b_IBUF[0]_inst/O
                         net (fo=2, routed)           1.811     3.274    b_IBUF[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.398 r  x_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.791     4.189    x_OBUF_inst_i_2_n_0
    SLICE_X65Y44         LUT3 (Prop_lut3_I2_O)        0.124     4.313 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.873     7.186    x_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.542    10.729 r  x_OBUF_inst/O
                         net (fo=0)                   0.000    10.729    x
    A4                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 5.247ns (49.327%)  route 5.391ns (50.673%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  b_IBUF[0]_inst/O
                         net (fo=2, routed)           1.813     3.276    b_IBUF[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.400 f  y_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.940     4.340    y_OBUF_inst_i_2_n_0
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.464 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.637     7.101    z_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.537    10.638 r  z_OBUF_inst/O
                         net (fo=0)                   0.000    10.638    z
    A3                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.501ns (57.097%)  route 1.128ns (42.903%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.388     0.606    a_IBUF[3]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.651 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.740     1.391    z_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.238     2.628 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     2.628    z
    A3                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.506ns (54.612%)  route 1.252ns (45.388%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.388     0.606    a_IBUF[3]
    SLICE_X65Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.651 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.864     1.515    x_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.243     2.758 r  x_OBUF_inst/O
                         net (fo=0)                   0.000     2.758    x
    A4                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.554ns (54.640%)  route 1.290ns (45.360%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.388     0.606    a_IBUF[3]
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.046     0.652 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.903     1.554    y_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.290     2.845 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     2.845    y
    B4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------





