// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series dsp driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *              http://www.samsung.com/
 */

#include <linux/io.h>
#include <linux/delay.h>
#if defined(MODULE)
#include <soc/samsung/exynos-smc.h>
#else
#include <linux/smc.h>
#endif
#include <dt-bindings/soc/samsung/exynos-dsp.h>

#include "dsp-log.h"
#include "dsp-hw-n1-system.h"
#include "hardware/dsp-reg.h"
#include "dsp-hw-n1-dump.h"
#include "dsp-hw-n1-memory.h"
#include "dsp-hw-n1-ctrl.h"

//#define ENABLE_SECURE_READ
//#define ENABLE_SECURE_WRITE

static struct dsp_reg_format n1_sfr_reg[] = {
#ifdef ENABLE_DSP_N1_REG_SYSCTRL_DSPC
	{ 0x0, 0x0008, 0, 0, 0, "DSPC_CA5_INTR_STATUS_NS" },
	{ 0x0, 0x000c, 0, 0, 0, "DSPC_CA5_INTR_ENABLE_NS" },
	{ 0x0, 0x0010, 0, 0, 0, "DSPC_CA5_SWI_SET_NS" },
	{ 0x0, 0x0014, 0, 0, 0, "DSPC_CA5_SWI_CLEAR_NS" },
	{ 0x0, 0x0018, 0, 0, 0, "DSPC_CA5_INTR_MASKED_STATUS_NS" },
	{ 0x0, 0x001c, 0, 0, 0, "DSPC_IAC_INTR_STATUS_NS" },
	{ 0x0, 0x0020, 0, 0, 0, "DSPC_IAC_INTR_ENABLE_NS" },
	{ 0x0, 0x0024, 0, 0, 0, "DSPC_IAC_SWI_SET_NS" },
	{ 0x0, 0x0028, 0, 0, 0, "DSPC_IAC_SWI_CLEAR_NS" },
	{ 0x0, 0x002c, 0, 0, 0, "DSPC_IAC_INTR_MASKED_STATUS_NS" },
	{ 0x0, 0x0030, 0, 0, 0, "DSPC_HOST_INTR_STATUS_NS" },
	{ 0x0, 0x0034, 0, 0, 0, "DSPC_HOST_INTR_ENABLE_NS" },
	{ 0x0, 0x0038, 0, 0, 0, "DSPC_HOST_SWI_SET_NS" },
	{ 0x0, 0x003c, 0, 0, 0, "DSPC_HOST_SWI_CLEAR_NS" },
	{ 0x0, 0x0040, 0, 0, 0, "DSPC_HOST_INTR_MASKED_STATUS_NS" },
	{ 0x0, 0x0044, 0, 0, 0, "DSPC_ABOX_INTR_STATUS_NS" },
	{ 0x0, 0x0048, 0, 0, 0, "DSPC_ABOX_INTR_ENABLE_NS" },
	{ 0x0, 0x004c, 0, 0, 0, "DSPC_ABOX_SWI_SET_NS" },
	{ 0x0, 0x0050, 0, 0, 0, "DSPC_ABOX_SWI_CLEAR_NS" },
	{ 0x0, 0x0054, 0, 0, 0, "DSPC_ABOX_INTR_MASKED_STATUS_NS" },
	{ 0x0, 0x0058, 0, 0, 0, "DSPC_IAC_WAKEUP_NS" },
	{ 0x0, 0x0070, 0, 0, 0, "DSPC_IAC_SFR2AXI_SGMO" },
	{ 0x0, 0x0074, 0, 0, 0, "STM_ENABLE" },
	{ 0x0, 0x0078, 0, 0, 0, "STM_SEL" },
	{ 0x0, 0x0080, 0, 0, 0, "STM_SFR0" },
	{ 0x0, 0x0084, 0, 0, 0, "STM_SFR1" },
	{ 0x0, 0x0088, 0, 0, 0, "DSPC_IAC_STACK_START_NS" },
	{ 0x0, 0x008c, 0, 0, 0, "DSPC_IAC_STACK_END_NS" },
	{ 0x0, 0x0090, 0, 0, 0, "DSPC_IAC_SWRESET" },
	{ 0x0, 0x0400, 0, 0, 0, "DSPC_IVP0_TH0_MAILBOX_INTR_NS" },
	{ 0x0, 0x0404, 0, 15, 0x4, "DSPC_IVP0_TH0_MAILBOX_NS" },
	{ 0x0, 0x0500, 0, 0, 0, "DSPC_IVP0_TH1_MAILBOX_INTR_NS" },
	{ 0x0, 0x0504, 0, /*15,*/ 0, 0x4, "DSPC_IVP0_TH1_MAILBOX_NS" },
	{ 0x0, 0x0600, 0, 0, 0, "DSPC_IVP1_TH0_MAILBOX_INTR_NS" },
	{ 0x0, 0x0604, 0, 15, 0x4, "DSPC_IVP1_TH0_MAILBOX_NS" },
	{ 0x0, 0x0700, 0, 0, 0, "DSPC_IVP1_TH1_MAILBOX_INTR_NS" },
	{ 0x0, 0x0704, 0, /*15,*/ 0, 0x4, "DSPC_IVP1_TH1_MAILBOX_NS" },
	{ 0x0, 0x0800, 0, 0, 0, "DSPC_IVP2_TH0_MAILBOX_INTR_NS" },
	{ 0x0, 0x0804, 0, 15, 0x4, "DSPC_IVP2_TH0_MAILBOX_NS" },
	{ 0x0, 0x0900, 0, 0, 0, "DSPC_IVP2_TH1_MAILBOX_INTR_NS" },
	{ 0x0, 0x0904, 0, /*15,*/ 0, 0x4, "DSPC_IVP2_TH1_MAILBOX_NS" },
	{ 0x0, 0x0a00, 0, 0, 0, "DSPC_IAC_MAILBOX_INTR_NS" },
	{ 0x0, 0x0a04, 0, 15, 0x4, "DSPC_IAC_MAILBOX_NS" },
	{ 0x0, 0x0b00, 0, 0, 0, "DSPC_HOST_MAILBOX_INTR_NS" },
	{ 0x0, 0x0b04, 0, /*15,*/ 0, 0x4, "DSPC_HOST_MAILBOX_NS" },
	{ 0x0, 0x0c00, 0, 0, 0, "DSPC_TO_HOST_MAILBOX_INTR_NS" },
	{ 0x0, 0x0c04, 0, /*15,*/ 0, 0x4, "DSPC_TO_HOST_MAILBOX_NS" },
	{ 0x0, 0x0d00, 0, 0, 0, "DSPC_ABOX_MAILBOX_INTR_NS" },
	{ 0x0, 0x0d04, 0, 0, 0, "DSPC_ABOX_MAILBOX_NS" },
	{ 0x0, 0x0e00, 0, 0, 0, "DSPC_TO_ABOX_MAILBOX_INTR_NS" },
	{ 0x0, 0x0e04, 0, 0, 0, "DSPC_TO_ABOX_MAILBOX_NS" },
	{ 0x0, 0x1000, REG_SEC_RW, 0, 0, "DSPC_MCGEN" },
	{ 0x0, 0x1004, REG_SEC_RW, 0, 0, "DSPC_WDTEN" },
	{ 0x0, 0x1008, REG_SEC_RW, 0, 0, "DSPC_CA5_INTR_STATUS_S" },
	{ 0x0, 0x100c, REG_SEC_RW, 0, 0, "DSPC_CA5_INTR_ENABLE_S" },
	{ 0x0, 0x1010, REG_SEC_RW, 0, 0, "DSPC_CA5_SWI_SET_S" },
	{ 0x0, 0x1014, REG_SEC_RW, 0, 0, "DSPC_CA5_SWI_CLEAR_S" },
	{ 0x0, 0x1018, REG_SEC_RW, 0, 0, "DSPC_CA5_INTR_MASKED_STATUS_S" },
	{ 0x0, 0x101c, REG_SEC_RW, 0, 0, "DSPC_IAC_INTR_STATUS_S" },
	{ 0x0, 0x1020, REG_SEC_RW, 0, 0, "DSPC_IAC_INTR_ENABLE_S" },
	{ 0x0, 0x1024, REG_SEC_RW, 0, 0, "DSPC_IAC_SWI_SET_S" },
	{ 0x0, 0x1028, REG_SEC_RW, 0, 0, "DSPC_IAC_SWI_CLEAR_S" },
	{ 0x0, 0x102c, REG_SEC_RW, 0, 0, "DSPC_IAC_INTR_MASKED_STATUS_S" },
	{ 0x0, 0x1030, REG_SEC_RW, 0, 0, "DSPC_HOST_INTR_STATUS_S" },
	{ 0x0, 0x1034, REG_SEC_RW, 0, 0, "DSPC_HOST_INTR_ENABLE_S" },
	{ 0x0, 0x1038, REG_SEC_RW, 0, 0, "DSPC_HOST_SWI_SET_S" },
	{ 0x0, 0x103c, REG_SEC_RW, 0, 0, "DSPC_HOST_SWI_CLEAR_S" },
	{ 0x0, 0x1040, REG_SEC_RW, 0, 0, "DSPC_HOST_INTR_MASKED_STATUS_S" },
	{ 0x0, 0x1044, REG_SEC_RW, 0, 0, "DSPC_ABOX_INTR_STATUS_S" },
	{ 0x0, 0x1048, REG_SEC_RW, 0, 0, "DSPC_ABOX_INTR_ENABLE_S" },
	{ 0x0, 0x104c, REG_SEC_RW, 0, 0, "DSPC_ABOX_SWI_SET_S" },
	{ 0x0, 0x1050, REG_SEC_RW, 0, 0, "DSPC_ABOX_SWI_CLEAR_S" },
	{ 0x0, 0x1054, REG_SEC_RW, 0, 0, "DSPC_ABOX_INTR_MASKED_STATUS_S" },
	{ 0x0, 0x1058, REG_SEC_RW, 0, 0, "DSPC_IAC_WAKEUP_S" },
	{ 0x0, 0x105c, REG_SEC_RW, 0, 0, "DSPC_HOST_RRESP_MASK" },
	{ 0x0, 0x1060, REG_SEC_RW, 0, 0, "DSPC_HOST_BRESP_MASK" },
	{ 0x0, 0x1068, REG_SEC_RW, 0, 0, "DSPC_M2_AXUSER" },
	{ 0x0, 0x106c, REG_SEC_RW, 0, 0, "DSPC_M2_AXQOS" },
	{ 0x0, 0x1088, REG_SEC_RW, 0, 0, "DSPC_IAC_STACK_START_S" },
	{ 0x0, 0x108C, REG_SEC_RW, 0, 0, "DSPC_IAC_STACK_END_S" },
	{ 0x0, 0x1100, REG_SEC_RW, 0, 0, "DSPC_PERF_MON_ENABLE" },
	{ 0x0, 0x1104, REG_SEC_RW, 0, 0, "DSPC_PERF_MON_CLEAR" },
	{ 0x0, 0x1108, REG_SEC_RW, 0, 0, "DSPC_DBG_MON_ENABLE" },
	{ 0x0, 0x110C, REG_SEC_RW, 0, 0, "DSPC_DBG_INTR_STATUS" },
	{ 0x0, 0x1110, REG_SEC_RW, 0, 0, "DSPC_DBG_INTR_ENABLE" },
	{ 0x0, 0x1114, REG_SEC_RW, 0, 0, "DSPC_DBG_INTR_CLEAR" },
	{ 0x0, 0x1118, REG_SEC_RW, 0, 0, "DSPC_DBG_INTR_MSTATUS" },
	{ 0x0, 0x111C, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_PC" },
	{ 0x0, 0x1120, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_VALID_CNTL" },
	{ 0x0, 0x1124, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_VALID_CNTH" },
	{ 0x0, 0x1128, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_STALL_CNT" },
	{ 0x0, 0x112C, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_ADDR_PM" },
	{ 0x0, 0x1130, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_ADDR_DM" },
	{ 0x0, 0x1134, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_ERROR_INFO" },
	{ 0x0, 0x1138, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_INTR_CNT_NS" },
	{ 0x0, 0x113C, REG_SEC_RW, 0, 0, "DSPC_DBG_IAC_INTR_CNT_S" },
	{ 0x0, 0x1144, REG_SEC_RW, 0, 0, "DSPC_DBG_DINTR_STATUS" },
	{ 0x0, 0x1148, REG_SEC_RW, 0, 0, "DSPC_DBG_DINTR_ENABLE" },
	{ 0x0, 0x114C, REG_SEC_RW, 0, 0, "DSPC_DBG_DINTR_CLEAR" },
	{ 0x0, 0x1150, REG_SEC_RW, 0, 0, "DSPC_DBG_DINTR_MSTATUS" },
	{ 0x0, 0x1400, REG_SEC_RW, 0, 0, "DSPC_IVP0_TH0_MAILBOX_INTR_S" },
	{ 0x0, 0x1404, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP0_TH0_MAILBOX_S" },
	{ 0x0, 0x1500, REG_SEC_RW, 0, 0, "DSPC_IVP0_TH1_MAILBOX_INTR_S" },
	{ 0x0, 0x1504, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP0_TH1_MAILBOX_S" },
	{ 0x0, 0x1600, REG_SEC_RW, 0, 0, "DSPC_IVP1_TH0_MAILBOX_INTR_S" },
	{ 0x0, 0x1604, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP1_TH0_MAILBOX_S" },
	{ 0x0, 0x1700, REG_SEC_RW, 0, 0, "DSPC_IVP1_TH1_MAILBOX_INTR_S" },
	{ 0x0, 0x1704, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP1_TH1_MAILBOX_S" },
	{ 0x0, 0x1800, REG_SEC_RW, 0, 0, "DSPC_IVP2_TH0_MAILBOX_INTR_S" },
	{ 0x0, 0x1804, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP2_TH0_MAILBOX_S" },
	{ 0x0, 0x1900, REG_SEC_RW, 0, 0, "DSPC_IVP2_TH1_MAILBOX_INTR_S" },
	{ 0x0, 0x1904, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IVP2_TH1_MAILBOX_S" },
	{ 0x0, 0x1a00, REG_SEC_RW, 0, 0, "DSPC_IAC_MAILBOX_INTR_S" },
	{ 0x0, 0x1a04, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_IAC_MAILBOX_S" },
	{ 0x0, 0x1b00, REG_SEC_RW, 0, 0, "DSPC_HOST_MAILBOX_INTR_S" },
	{ 0x0, 0x1b04, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_HOST_MAILBOX_S" },
	{ 0x0, 0x1c00, REG_SEC_RW, 0, 0, "DSPC_TO_HOST_MAILBOX_INTR_S" },
	{ 0x0, 0x1c04, REG_SEC_RW, /*15,*/ 0, 0x4, "DSPC_TO_HOST_MAILBOX_S" },
	{ 0x0, 0x1d00, REG_SEC_RW, 0, 0, "DSPC_ABOX_MAILBOX_INTR_S" },
	{ 0x0, 0x1d04, REG_SEC_RW, 0, 0, "DSPC_ABOX_MAILBOX_S" },
	{ 0x0, 0x1e00, REG_SEC_RW, 0, 0, "DSPC_TO_ABOX_MAILBOX_INTR_S" },
	{ 0x0, 0x1e04, REG_SEC_RW, 0, 0, "DSPC_TO_ABOX_MAILBOX_S" },
#endif // ENABLE_DSP_N1_REG_SYSCTRL_DSPC
#ifdef ENABLE_DSP_N1_REG_AAREG
	{ 0x2000, 0x0000, 0, 32, 0x4, "SEMAPHORE_REG" },
	{ 0x2000, 0x0090, 0, 0, 0, "CLEAR_EXCL" },
#endif // ENABLE_DSP_N1_REG_AAREG
#ifdef ENABLE_DSP_N1_REG_WDT
	{ 0x3000, 0x0000, 0, 0, 0, "DSPC_WTCON" },
	{ 0x3000, 0x0004, 0, 0, 0, "DSPC_WTDAT" },
	{ 0x3000, 0x0008, 0, 0, 0, "DSPC_WTCNT" },
	{ 0x3000, 0x000C, REG_WRONLY, 0, 0, "DSPC_WTCLRINT" },
	{ 0x3000, 0x0010, 0, 0, 0, "DSPC_WTMINCNT" },
#endif // ENABLE_DSP_N1_REG_WDT
#ifdef ENABLE_DSP_N1_REG_SDMA_SS
	{ 0x4000, 0x0000, 0, 0, 0, "VERSION" },
	{ 0x4000, 0x0004, 0, 0, 0, "SRESET" },
	{ 0x4000, 0x0008, 0, 0, 0, "CLOCK_GATE_EN" },
	{ 0x4000, 0x000C, 0, 0, 0, "CLOCK_GATE_SE_SET_0" },
	{ 0x4000, 0x0010, 0, 0, 0, "CLOCK_GATE_SE_SET_1" },
	{ 0x4000, 0x0040, 0, 0, 0, "MO_CTRL_EXT" },
	{ 0x4000, 0x0044, 0, 0, 0, "MO_CTRL_INT_RD" },
	{ 0x4000, 0x0048, 0, 0, 0, "MO_CTRL_INT_WR" },
	{ 0x4000, 0x004C, 0, 0, 0, "ARQOS_LUT" },
	{ 0x4000, 0x0050, 0, 0, 0, "AWQOS_LUT" },
	{ 0x4000, 0x0080, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC0" },
	{ 0x4000, 0x0084, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC1" },
	{ 0x4000, 0x0088, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC2" },
	{ 0x4000, 0x008C, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC3" },
	{ 0x4000, 0x0090, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC4" },
	{ 0x4000, 0x0094, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC5" },
	{ 0x4000, 0x0098, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC6" },
	{ 0x4000, 0x009C, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC7" },
	{ 0x4000, 0x00A0, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC8" },
	{ 0x4000, 0x00A4, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC9" },
	{ 0x4000, 0x00A8, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC10" },
	{ 0x4000, 0x00AC, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC11" },
	{ 0x4000, 0x00B0, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC12" },
	{ 0x4000, 0x00B4, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC13" },
	{ 0x4000, 0x00B8, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC14" },
	{ 0x4000, 0x00BC, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC15" },
	{ 0x4000, 0x00C0, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC16" },
	{ 0x4000, 0x00C4, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC17" },
	{ 0x4000, 0x00C8, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC18" },
	{ 0x4000, 0x00CC, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC19" },
	{ 0x4000, 0x00D0, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC20" },
	{ 0x4000, 0x00D4, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC21" },
	{ 0x4000, 0x00D8, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC22" },
	{ 0x4000, 0x00DC, 0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC23" },
	{ 0x4000, 0x00F0, 0, 0, 0, "ERR_CODES" },
	{ 0x4000, 0x00F4, 0, 0, 0, "ERR_MASK" },
	{ 0x4000, 0x00F8, 0, 0, 0, "INTERRUPT_CM" },
	{ 0x4000, 0x00FC, 0, 0, 0, "INTERRUPT_MASK_CM" },
	{ 0x4000, 0x0100, 0, 0, 0, "INTERRUPT_DONE_NS" },
	{ 0x4000, 0x0104, 0, 0, 0, "INTERRUPT_BLK_DONE_NS" },
	{ 0x4000, 0x0108, 0, 0, 0, "INTERRUPT_FORCE_NS" },
	{ 0x4000, 0x010C, 0, 0, 0, "INTERRUPT_GROUP_NS" },
	{ 0x4000, 0x0110, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC0" },
	{ 0x4000, 0x0114, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC1" },
	{ 0x4000, 0x0118, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC2" },
	{ 0x4000, 0x011C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC3" },
	{ 0x4000, 0x0120, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC4" },
	{ 0x4000, 0x0124, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC5" },
	{ 0x4000, 0x0128, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC6" },
	{ 0x4000, 0x012C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC7" },
	{ 0x4000, 0x0130, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC8" },
	{ 0x4000, 0x0134, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC9" },
	{ 0x4000, 0x0138, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC10" },
	{ 0x4000, 0x013C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC11" },
	{ 0x4000, 0x0140, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC12" },
	{ 0x4000, 0x0144, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC13" },
	{ 0x4000, 0x0148, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC14" },
	{ 0x4000, 0x014C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC15" },
	{ 0x4000, 0x0150, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC16" },
	{ 0x4000, 0x0154, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC17" },
	{ 0x4000, 0x0158, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC18" },
	{ 0x4000, 0x015C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC19" },
	{ 0x4000, 0x0160, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC20" },
	{ 0x4000, 0x0164, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC21" },
	{ 0x4000, 0x0168, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC22" },
	{ 0x4000, 0x016C, 0, 0, 0, "INTERRUPT_QUEUE_NS_VC23" },
	{ 0x4000, 0x0180, 0, 0, 0, "INTERRUPT_DONE_S" },
	{ 0x4000, 0x0184, 0, 0, 0, "INTERRUPT_BLK_DONE_S" },
	{ 0x4000, 0x0188, 0, 0, 0, "INTERRUPT_FORCE_S" },
	{ 0x4000, 0x018C, 0, 0, 0, "INTERRUPT_GROUP_S" },
	{ 0x4000, 0x0190, 0, 0, 0, "INTERRUPT_QUEUE_S_VC0" },
	{ 0x4000, 0x0194, 0, 0, 0, "INTERRUPT_QUEUE_S_VC1" },
	{ 0x4000, 0x0198, 0, 0, 0, "INTERRUPT_QUEUE_S_VC2" },
	{ 0x4000, 0x019C, 0, 0, 0, "INTERRUPT_QUEUE_S_VC3" },
	{ 0x4000, 0x01A0, 0, 0, 0, "INTERRUPT_QUEUE_S_VC4" },
	{ 0x4000, 0x01A4, 0, 0, 0, "INTERRUPT_QUEUE_S_VC5" },
	{ 0x4000, 0x01A8, 0, 0, 0, "INTERRUPT_QUEUE_S_VC6" },
	{ 0x4000, 0x01AC, 0, 0, 0, "INTERRUPT_QUEUE_S_VC7" },
	{ 0x4000, 0x01B0, 0, 0, 0, "INTERRUPT_QUEUE_S_VC8" },
	{ 0x4000, 0x01B4, 0, 0, 0, "INTERRUPT_QUEUE_S_VC9" },
	{ 0x4000, 0x01B8, 0, 0, 0, "INTERRUPT_QUEUE_S_VC10" },
	{ 0x4000, 0x01BC, 0, 0, 0, "INTERRUPT_QUEUE_S_VC11" },
	{ 0x4000, 0x01C0, 0, 0, 0, "INTERRUPT_QUEUE_S_VC12" },
	{ 0x4000, 0x01C4, 0, 0, 0, "INTERRUPT_QUEUE_S_VC13" },
	{ 0x4000, 0x01C8, 0, 0, 0, "INTERRUPT_QUEUE_S_VC14" },
	{ 0x4000, 0x01CC, 0, 0, 0, "INTERRUPT_QUEUE_S_VC15" },
	{ 0x4000, 0x01D0, 0, 0, 0, "INTERRUPT_QUEUE_S_VC16" },
	{ 0x4000, 0x01D4, 0, 0, 0, "INTERRUPT_QUEUE_S_VC17" },
	{ 0x4000, 0x01D8, 0, 0, 0, "INTERRUPT_QUEUE_S_VC18" },
	{ 0x4000, 0x01DC, 0, 0, 0, "INTERRUPT_QUEUE_S_VC19" },
	{ 0x4000, 0x01E0, 0, 0, 0, "INTERRUPT_QUEUE_S_VC20" },
	{ 0x4000, 0x01E4, 0, 0, 0, "INTERRUPT_QUEUE_S_VC21" },
	{ 0x4000, 0x01E8, 0, 0, 0, "INTERRUPT_QUEUE_S_VC22" },
	{ 0x4000, 0x01EC, 0, 0, 0, "INTERRUPT_QUEUE_S_VC23" },
	{ 0x4000, 0x0200, 0, 0, 0, "TCM0_TRANSFER_ON_VC0" },
	{ 0x4000, 0x0204, 0, 0, 0, "TCM1_TRANSFER_ON_VC0" },
	{ 0x4000, 0x0208, 0, 0, 0, "TCM0_TRANSFER_ON_VC1" },
	{ 0x4000, 0x020C, 0, 0, 0, "TCM1_TRANSFER_ON_VC1" },
	{ 0x4000, 0x0210, 0, 0, 0, "TCM0_TRANSFER_ON_VC2" },
	{ 0x4000, 0x0214, 0, 0, 0, "TCM1_TRANSFER_ON_VC2" },
	{ 0x4000, 0x0218, 0, 0, 0, "TCM0_TRANSFER_ON_VC3" },
	{ 0x4000, 0x021C, 0, 0, 0, "TCM1_TRANSFER_ON_VC3" },
	{ 0x4000, 0x0220, 0, 0, 0, "TCM0_TRANSFER_ON_VC4" },
	{ 0x4000, 0x0224, 0, 0, 0, "TCM1_TRANSFER_ON_VC4" },
	{ 0x4000, 0x0228, 0, 0, 0, "TCM0_TRANSFER_ON_VC5" },
	{ 0x4000, 0x022C, 0, 0, 0, "TCM1_TRANSFER_ON_VC5" },
	{ 0x4000, 0x0230, 0, 0, 0, "TCM0_TRANSFER_ON_VC6" },
	{ 0x4000, 0x0234, 0, 0, 0, "TCM1_TRANSFER_ON_VC6" },
	{ 0x4000, 0x0238, 0, 0, 0, "TCM0_TRANSFER_ON_VC7" },
	{ 0x4000, 0x023C, 0, 0, 0, "TCM1_TRANSFER_ON_VC7" },
	{ 0x4000, 0x0240, 0, 0, 0, "TCM0_TRANSFER_ON_VC8" },
	{ 0x4000, 0x0244, 0, 0, 0, "TCM1_TRANSFER_ON_VC8" },
	{ 0x4000, 0x0248, 0, 0, 0, "TCM0_TRANSFER_ON_VC9" },
	{ 0x4000, 0x024C, 0, 0, 0, "TCM1_TRANSFER_ON_VC9" },
	{ 0x4000, 0x0250, 0, 0, 0, "TCM0_TRANSFER_ON_VC10" },
	{ 0x4000, 0x0254, 0, 0, 0, "TCM1_TRANSFER_ON_VC10" },
	{ 0x4000, 0x0258, 0, 0, 0, "TCM0_TRANSFER_ON_VC11" },
	{ 0x4000, 0x025C, 0, 0, 0, "TCM1_TRANSFER_ON_VC11" },
	{ 0x4000, 0x0260, 0, 0, 0, "TCM0_TRANSFER_ON_VC12" },
	{ 0x4000, 0x0264, 0, 0, 0, "TCM1_TRANSFER_ON_VC12" },
	{ 0x4000, 0x0268, 0, 0, 0, "TCM0_TRANSFER_ON_VC13" },
	{ 0x4000, 0x026C, 0, 0, 0, "TCM1_TRANSFER_ON_VC13" },
	{ 0x4000, 0x0270, 0, 0, 0, "TCM0_TRANSFER_ON_VC14" },
	{ 0x4000, 0x0274, 0, 0, 0, "TCM1_TRANSFER_ON_VC14" },
	{ 0x4000, 0x0278, 0, 0, 0, "TCM0_TRANSFER_ON_VC15" },
	{ 0x4000, 0x027C, 0, 0, 0, "TCM1_TRANSFER_ON_VC15" },
	{ 0x4000, 0x0280, 0, 0, 0, "TCM0_TRANSFER_ON_VC16" },
	{ 0x4000, 0x0284, 0, 0, 0, "TCM1_TRANSFER_ON_VC16" },
	{ 0x4000, 0x0288, 0, 0, 0, "TCM0_TRANSFER_ON_VC17" },
	{ 0x4000, 0x028C, 0, 0, 0, "TCM1_TRANSFER_ON_VC17" },
	{ 0x4000, 0x0290, 0, 0, 0, "TCM0_TRANSFER_ON_VC18" },
	{ 0x4000, 0x0294, 0, 0, 0, "TCM1_TRANSFER_ON_VC18" },
	{ 0x4000, 0x0298, 0, 0, 0, "TCM0_TRANSFER_ON_VC19" },
	{ 0x4000, 0x029C, 0, 0, 0, "TCM1_TRANSFER_ON_VC19" },
	{ 0x4000, 0x02A0, 0, 0, 0, "TCM0_TRANSFER_ON_VC20" },
	{ 0x4000, 0x02A4, 0, 0, 0, "TCM1_TRANSFER_ON_VC20" },
	{ 0x4000, 0x02A8, 0, 0, 0, "TCM0_TRANSFER_ON_VC21" },
	{ 0x4000, 0x02AC, 0, 0, 0, "TCM1_TRANSFER_ON_VC21" },
	{ 0x4000, 0x02B0, 0, 0, 0, "TCM0_TRANSFER_ON_VC22" },
	{ 0x4000, 0x02B4, 0, 0, 0, "TCM1_TRANSFER_ON_VC22" },
	{ 0x4000, 0x02B8, 0, 0, 0, "TCM0_TRANSFER_ON_VC23" },
	{ 0x4000, 0x02BC, 0, 0, 0, "TCM1_TRANSFER_ON_VC23" },
	{ 0x4000, 0x0300, 0, 0, 0, "FLT_INFO_SET_CFG" },
	{ 0x4000, 0x0304, 0, 0, 0, "FLT_INFO_MAX_SET0" },
	{ 0x4000, 0x0308, 0, 0, 0, "FLT_INFO_MIN_SET0" },
	{ 0x4000, 0x030C, 0, 0, 0, "FLT_INFO_SUM_SET0" },
	{ 0x4000, 0x0310, 0, 0, 0, "FLT_INFO_SUM2_SET0" },
	{ 0x4000, 0x0314, 0, 0, 0, "FLT_INFO_MAX_SET1" },
	{ 0x4000, 0x0318, 0, 0, 0, "FLT_INFO_MIN_SET1" },
	{ 0x4000, 0x031C, 0, 0, 0, "FLT_INFO_SUM_SET1" },
	{ 0x4000, 0x0320, 0, 0, 0, "FLT_INFO_SUM2_SET1" },
	{ 0x4000, 0x0324, 0, 0, 0, "FLT_INFO_MAX_SET2" },
	{ 0x4000, 0x0328, 0, 0, 0, "FLT_INFO_MIN_SET2" },
	{ 0x4000, 0x032C, 0, 0, 0, "FLT_INFO_SUM_SET2" },
	{ 0x4000, 0x0330, 0, 0, 0, "FLT_INFO_SUM2_SET2" },
	{ 0x4000, 0x0334, 0, 0, 0, "FLT_INFO_MAX_SET3" },
	{ 0x4000, 0x0338, 0, 0, 0, "FLT_INFO_MIN_SET3" },
	{ 0x4000, 0x033C, 0, 0, 0, "FLT_INFO_SUM_SET3" },
	{ 0x4000, 0x0340, 0, 0, 0, "FLT_INFO_SUM2_SET3" },
	{ 0x4000, 0x0500, 0, 0, 0, "STATUS_SE_0" },
	{ 0x4000, 0x0504, 0, 0, 0, "STATUS_SE_1" },
	{ 0x4000, 0x0508, 0, 0, 0, "STATUS_INT_SOURCE_ERR" },
	{ 0x4000, 0x050C, 0, 0, 0, "STATUS_INT_SOURCE_DONE" },
	{ 0x4000, 0x0510, 0, 0, 0, "STATUS_INT_SOURCE_BLK_DONE" },
	{ 0x4000, 0x0514, 0, 0, 0, "STATUS_INT_SOURCE_GROUP" },
	{ 0x4000, 0x0518, 0, 0, 0, "STATUS_VC_INFO_VC0_7" },
	{ 0x4000, 0x051C, 0, 0, 0, "STATUS_VC_INFO_VC8_15" },
	{ 0x4000, 0x0520, 0, 0, 0, "STATUS_VC_INFO_VC16_24" },
	{ 0x4000, 0x0524, 0, 0, 0, "STATUS_TCM0_SDMA_MUTEX" },
	{ 0x4000, 0x0528, 0, 0, 0, "STATUS_TCM1_SDMA_MUTEX" },
	{ 0x4000, 0x052C, 0, 0, 0, "TCM0_TRANSFER_ON_UPDATE_VC" },
	{ 0x4000, 0x0530, 0, 0, 0, "TCM1_TRANSFER_ON_UPDATE_VC" },
	{ 0x4000, 0x0534, 0, 0, 0, "NSECURE" },
	{ 0x4000, 0x0800, 0, 0, 0, "DEBUG_ADDR" },
	{ 0x4000, 0x0804, 0, 0, 0, "DEBUG_REG0" },
	{ 0x4000, 0x1000, 0, 0, 0, "ENABLE_VC0" },
	{ 0x4000, 0x1004, 0, 0, 0, "FLOW_CONTROL_VC0" },
	{ 0x4000, 0x1008, 0, 0, 0, "INTERRUPT_MASK_VC0" },
	{ 0x4000, 0x100C, 0, 0, 0, "NUM_OF_BLK_VC0" },
	{ 0x4000, 0x1010, 0, 0, 0, "FRM_SIZE_XY_VC0" },
	{ 0x4000, 0x1014, 0, 0, 0, "BLK_SIZE_XY_VC0" },
	{ 0x4000, 0x1018, 0, 0, 0, "BLK_SIZE_Z_VC0" },
	{ 0x4000, 0x101C, 0, 0, 0, "BLK_BOUNDER_XY_VC0" },
	{ 0x4000, 0x1020, 0, 0, 0, "BLK_BOUNDER_Z_VC0" },
	{ 0x4000, 0x1024, 0, 0, 0, "BLK_OVERLAP_XY_VC0" },
	{ 0x4000, 0x1028, 0, 0, 0, "BLK_OVERLAP_Z_VC0" },
	{ 0x4000, 0x102C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC0" },
	{ 0x4000, 0x1030, 0, 0, 0, "EXT_MEM_ADDR_P1_VC0" },
	{ 0x4000, 0x1034, 0, 0, 0, "INT_MEM0_ADDR_P0_VC0" },
	{ 0x4000, 0x1038, 0, 0, 0, "INT_MEM0_ADDR_P1_VC0" },
	{ 0x4000, 0x103C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC0" },
	{ 0x4000, 0x1040, 0, 0, 0, "INT_MEM1_ADDR_P0_VC0" },
	{ 0x4000, 0x1044, 0, 0, 0, "INT_MEM1_ADDR_P1_VC0" },
	{ 0x4000, 0x1048, 0, 0, 0, "INT_MEM1_ADDR_P2_VC0" },
	{ 0x4000, 0x104C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC0" },
	{ 0x4000, 0x1050, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC0" },
	{ 0x4000, 0x1054, 0, 0, 0, "INT_MEM_STRIDE_VC0" },
	{ 0x4000, 0x1058, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC0" },
	{ 0x4000, 0x105C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC0" },
	{ 0x4000, 0x1060, 0, 0, 0, "DATA_INFO_VC0" },
	{ 0x4000, 0x1064, 0, 0, 0, "DATA_CONVERT_CFG_VC0" },
	{ 0x4000, 0x1068, 0, 0, 0, "QCONV_SCALE_VC0" },
	{ 0x4000, 0x106C, 0, 0, 0, "QCONV_BAIS_VC0" },
	{ 0x4000, 0x1070, 0, 0, 0, "ROTATE_CFG_VC0" },
	{ 0x4000, 0x1074, 0, 0, 0, "PADDING_SIZE_VC0" },
	{ 0x4000, 0x1078, 0, 0, 0, "PADDING_SIZE_UV_VC0" },
	{ 0x4000, 0x107C, 0, 0, 0, "PADDING_DATA_INFO_VC0" },
	{ 0x4000, 0x1080, 0, 0, 0, "NPUFMT_CFG_VC0" },
	{ 0x4000, 0x1100, 0, 0, 0, "ENABLE_VC1" },
	{ 0x4000, 0x1104, 0, 0, 0, "FLOW_CONTROL_VC1" },
	{ 0x4000, 0x1108, 0, 0, 0, "INTERRUPT_MASK_VC1" },
	{ 0x4000, 0x110C, 0, 0, 0, "NUM_OF_BLK_VC1" },
	{ 0x4000, 0x1110, 0, 0, 0, "FRM_SIZE_XY_VC1" },
	{ 0x4000, 0x1114, 0, 0, 0, "BLK_SIZE_XY_VC1" },
	{ 0x4000, 0x1118, 0, 0, 0, "BLK_SIZE_Z_VC1" },
	{ 0x4000, 0x111C, 0, 0, 0, "BLK_BOUNDER_XY_VC1" },
	{ 0x4000, 0x1120, 0, 0, 0, "BLK_BOUNDER_Z_VC1" },
	{ 0x4000, 0x1124, 0, 0, 0, "BLK_OVERLAP_XY_VC1" },
	{ 0x4000, 0x1128, 0, 0, 0, "BLK_OVERLAP_Z_VC1" },
	{ 0x4000, 0x112C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC1" },
	{ 0x4000, 0x1130, 0, 0, 0, "EXT_MEM_ADDR_P1_VC1" },
	{ 0x4000, 0x1134, 0, 0, 0, "INT_MEM0_ADDR_P0_VC1" },
	{ 0x4000, 0x1138, 0, 0, 0, "INT_MEM0_ADDR_P1_VC1" },
	{ 0x4000, 0x113C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC1" },
	{ 0x4000, 0x1140, 0, 0, 0, "INT_MEM1_ADDR_P0_VC1" },
	{ 0x4000, 0x1144, 0, 0, 0, "INT_MEM1_ADDR_P1_VC1" },
	{ 0x4000, 0x1148, 0, 0, 0, "INT_MEM1_ADDR_P2_VC1" },
	{ 0x4000, 0x114C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC1" },
	{ 0x4000, 0x1150, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC1" },
	{ 0x4000, 0x1154, 0, 0, 0, "INT_MEM_STRIDE_VC1" },
	{ 0x4000, 0x1158, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC1" },
	{ 0x4000, 0x115C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC1" },
	{ 0x4000, 0x1160, 0, 0, 0, "DATA_INFO_VC1" },
	{ 0x4000, 0x1164, 0, 0, 0, "DATA_CONVERT_CFG_VC1" },
	{ 0x4000, 0x1168, 0, 0, 0, "QCONV_SCALE_VC1" },
	{ 0x4000, 0x116C, 0, 0, 0, "QCONV_BAIS_VC1" },
	{ 0x4000, 0x1170, 0, 0, 0, "ROTATE_CFG_VC1" },
	{ 0x4000, 0x1174, 0, 0, 0, "PADDING_SIZE_VC1" },
	{ 0x4000, 0x1178, 0, 0, 0, "PADDING_SIZE_UV_VC1" },
	{ 0x4000, 0x117C, 0, 0, 0, "PADDING_DATA_INFO_VC1" },
	{ 0x4000, 0x1180, 0, 0, 0, "NPUFMT_CFG_VC1" },
	{ 0x4000, 0x1200, 0, 0, 0, "ENABLE_VC2" },
	{ 0x4000, 0x1204, 0, 0, 0, "FLOW_CONTROL_VC2" },
	{ 0x4000, 0x1208, 0, 0, 0, "INTERRUPT_MASK_VC2" },
	{ 0x4000, 0x120C, 0, 0, 0, "NUM_OF_BLK_VC2" },
	{ 0x4000, 0x1210, 0, 0, 0, "FRM_SIZE_XY_VC2" },
	{ 0x4000, 0x1214, 0, 0, 0, "BLK_SIZE_XY_VC2" },
	{ 0x4000, 0x1218, 0, 0, 0, "BLK_SIZE_Z_VC2" },
	{ 0x4000, 0x121C, 0, 0, 0, "BLK_BOUNDER_XY_VC2" },
	{ 0x4000, 0x1220, 0, 0, 0, "BLK_BOUNDER_Z_VC2" },
	{ 0x4000, 0x1224, 0, 0, 0, "BLK_OVERLAP_XY_VC2" },
	{ 0x4000, 0x1228, 0, 0, 0, "BLK_OVERLAP_Z_VC2" },
	{ 0x4000, 0x122C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC2" },
	{ 0x4000, 0x1230, 0, 0, 0, "EXT_MEM_ADDR_P1_VC2" },
	{ 0x4000, 0x1234, 0, 0, 0, "INT_MEM0_ADDR_P0_VC2" },
	{ 0x4000, 0x1238, 0, 0, 0, "INT_MEM0_ADDR_P1_VC2" },
	{ 0x4000, 0x123C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC2" },
	{ 0x4000, 0x1240, 0, 0, 0, "INT_MEM1_ADDR_P0_VC2" },
	{ 0x4000, 0x1244, 0, 0, 0, "INT_MEM1_ADDR_P1_VC2" },
	{ 0x4000, 0x1248, 0, 0, 0, "INT_MEM1_ADDR_P2_VC2" },
	{ 0x4000, 0x124C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC2" },
	{ 0x4000, 0x1250, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC2" },
	{ 0x4000, 0x1254, 0, 0, 0, "INT_MEM_STRIDE_VC2" },
	{ 0x4000, 0x1258, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC2" },
	{ 0x4000, 0x125C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC2" },
	{ 0x4000, 0x1260, 0, 0, 0, "DATA_INFO_VC2" },
	{ 0x4000, 0x1264, 0, 0, 0, "DATA_CONVERT_CFG_VC2" },
	{ 0x4000, 0x1268, 0, 0, 0, "QCONV_SCALE_VC2" },
	{ 0x4000, 0x126C, 0, 0, 0, "QCONV_BAIS_VC2" },
	{ 0x4000, 0x1270, 0, 0, 0, "ROTATE_CFG_VC2" },
	{ 0x4000, 0x1274, 0, 0, 0, "PADDING_SIZE_VC2" },
	{ 0x4000, 0x1278, 0, 0, 0, "PADDING_SIZE_UV_VC2" },
	{ 0x4000, 0x127C, 0, 0, 0, "PADDING_DATA_INFO_VC2" },
	{ 0x4000, 0x1280, 0, 0, 0, "NPUFMT_CFG_VC2" },
	{ 0x4000, 0x1300, 0, 0, 0, "ENABLE_VC3" },
	{ 0x4000, 0x1304, 0, 0, 0, "FLOW_CONTROL_VC3" },
	{ 0x4000, 0x1308, 0, 0, 0, "INTERRUPT_MASK_VC3" },
	{ 0x4000, 0x130C, 0, 0, 0, "NUM_OF_BLK_VC3" },
	{ 0x4000, 0x1310, 0, 0, 0, "FRM_SIZE_XY_VC3" },
	{ 0x4000, 0x1314, 0, 0, 0, "BLK_SIZE_XY_VC3" },
	{ 0x4000, 0x1318, 0, 0, 0, "BLK_SIZE_Z_VC3" },
	{ 0x4000, 0x131C, 0, 0, 0, "BLK_BOUNDER_XY_VC3" },
	{ 0x4000, 0x1320, 0, 0, 0, "BLK_BOUNDER_Z_VC3" },
	{ 0x4000, 0x1324, 0, 0, 0, "BLK_OVERLAP_XY_VC3" },
	{ 0x4000, 0x1328, 0, 0, 0, "BLK_OVERLAP_Z_VC3" },
	{ 0x4000, 0x132C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC3" },
	{ 0x4000, 0x1330, 0, 0, 0, "EXT_MEM_ADDR_P1_VC3" },
	{ 0x4000, 0x1334, 0, 0, 0, "INT_MEM0_ADDR_P0_VC3" },
	{ 0x4000, 0x1338, 0, 0, 0, "INT_MEM0_ADDR_P1_VC3" },
	{ 0x4000, 0x133C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC3" },
	{ 0x4000, 0x1340, 0, 0, 0, "INT_MEM1_ADDR_P0_VC3" },
	{ 0x4000, 0x1344, 0, 0, 0, "INT_MEM1_ADDR_P1_VC3" },
	{ 0x4000, 0x1348, 0, 0, 0, "INT_MEM1_ADDR_P2_VC3" },
	{ 0x4000, 0x134C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC3" },
	{ 0x4000, 0x1350, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC3" },
	{ 0x4000, 0x1354, 0, 0, 0, "INT_MEM_STRIDE_VC3" },
	{ 0x4000, 0x1358, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC3" },
	{ 0x4000, 0x135C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC3" },
	{ 0x4000, 0x1360, 0, 0, 0, "DATA_INFO_VC3" },
	{ 0x4000, 0x1364, 0, 0, 0, "DATA_CONVERT_CFG_VC3" },
	{ 0x4000, 0x1368, 0, 0, 0, "QCONV_SCALE_VC3" },
	{ 0x4000, 0x136C, 0, 0, 0, "QCONV_BAIS_VC3" },
	{ 0x4000, 0x1370, 0, 0, 0, "ROTATE_CFG_VC3" },
	{ 0x4000, 0x1374, 0, 0, 0, "PADDING_SIZE_VC3" },
	{ 0x4000, 0x1378, 0, 0, 0, "PADDING_SIZE_UV_VC3" },
	{ 0x4000, 0x137C, 0, 0, 0, "PADDING_DATA_INFO_VC3" },
	{ 0x4000, 0x1380, 0, 0, 0, "NPUFMT_CFG_VC3" },
	{ 0x4000, 0x1400, 0, 0, 0, "ENABLE_VC4" },
	{ 0x4000, 0x1404, 0, 0, 0, "FLOW_CONTROL_VC4" },
	{ 0x4000, 0x1408, 0, 0, 0, "INTERRUPT_MASK_VC4" },
	{ 0x4000, 0x140C, 0, 0, 0, "NUM_OF_BLK_VC4" },
	{ 0x4000, 0x1410, 0, 0, 0, "FRM_SIZE_XY_VC4" },
	{ 0x4000, 0x1414, 0, 0, 0, "BLK_SIZE_XY_VC4" },
	{ 0x4000, 0x1418, 0, 0, 0, "BLK_SIZE_Z_VC4" },
	{ 0x4000, 0x141C, 0, 0, 0, "BLK_BOUNDER_XY_VC4" },
	{ 0x4000, 0x1420, 0, 0, 0, "BLK_BOUNDER_Z_VC4" },
	{ 0x4000, 0x1424, 0, 0, 0, "BLK_OVERLAP_XY_VC4" },
	{ 0x4000, 0x1428, 0, 0, 0, "BLK_OVERLAP_Z_VC4" },
	{ 0x4000, 0x142C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC4" },
	{ 0x4000, 0x1430, 0, 0, 0, "EXT_MEM_ADDR_P1_VC4" },
	{ 0x4000, 0x1434, 0, 0, 0, "INT_MEM0_ADDR_P0_VC4" },
	{ 0x4000, 0x1438, 0, 0, 0, "INT_MEM0_ADDR_P1_VC4" },
	{ 0x4000, 0x143C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC4" },
	{ 0x4000, 0x1440, 0, 0, 0, "INT_MEM1_ADDR_P0_VC4" },
	{ 0x4000, 0x1444, 0, 0, 0, "INT_MEM1_ADDR_P1_VC4" },
	{ 0x4000, 0x1448, 0, 0, 0, "INT_MEM1_ADDR_P2_VC4" },
	{ 0x4000, 0x144C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC4" },
	{ 0x4000, 0x1450, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC4" },
	{ 0x4000, 0x1454, 0, 0, 0, "INT_MEM_STRIDE_VC4" },
	{ 0x4000, 0x1458, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC4" },
	{ 0x4000, 0x145C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC4" },
	{ 0x4000, 0x1460, 0, 0, 0, "DATA_INFO_VC4" },
	{ 0x4000, 0x1464, 0, 0, 0, "DATA_CONVERT_CFG_VC4" },
	{ 0x4000, 0x1468, 0, 0, 0, "QCONV_SCALE_VC4" },
	{ 0x4000, 0x146C, 0, 0, 0, "QCONV_BAIS_VC4" },
	{ 0x4000, 0x1470, 0, 0, 0, "ROTATE_CFG_VC4" },
	{ 0x4000, 0x1474, 0, 0, 0, "PADDING_SIZE_VC4" },
	{ 0x4000, 0x1478, 0, 0, 0, "PADDING_SIZE_UV_VC4" },
	{ 0x4000, 0x147C, 0, 0, 0, "PADDING_DATA_INFO_VC4" },
	{ 0x4000, 0x1480, 0, 0, 0, "NPUFMT_CFG_VC4" },
	{ 0x4000, 0x1500, 0, 0, 0, "ENABLE_VC5" },
	{ 0x4000, 0x1504, 0, 0, 0, "FLOW_CONTROL_VC5" },
	{ 0x4000, 0x1508, 0, 0, 0, "INTERRUPT_MASK_VC5" },
	{ 0x4000, 0x150C, 0, 0, 0, "NUM_OF_BLK_VC5" },
	{ 0x4000, 0x1510, 0, 0, 0, "FRM_SIZE_XY_VC5" },
	{ 0x4000, 0x1514, 0, 0, 0, "BLK_SIZE_XY_VC5" },
	{ 0x4000, 0x1518, 0, 0, 0, "BLK_SIZE_Z_VC5" },
	{ 0x4000, 0x151C, 0, 0, 0, "BLK_BOUNDER_XY_VC5" },
	{ 0x4000, 0x1520, 0, 0, 0, "BLK_BOUNDER_Z_VC5" },
	{ 0x4000, 0x1524, 0, 0, 0, "BLK_OVERLAP_XY_VC5" },
	{ 0x4000, 0x1528, 0, 0, 0, "BLK_OVERLAP_Z_VC5" },
	{ 0x4000, 0x152C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC5" },
	{ 0x4000, 0x1530, 0, 0, 0, "EXT_MEM_ADDR_P1_VC5" },
	{ 0x4000, 0x1534, 0, 0, 0, "INT_MEM0_ADDR_P0_VC5" },
	{ 0x4000, 0x1538, 0, 0, 0, "INT_MEM0_ADDR_P1_VC5" },
	{ 0x4000, 0x153C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC5" },
	{ 0x4000, 0x1540, 0, 0, 0, "INT_MEM1_ADDR_P0_VC5" },
	{ 0x4000, 0x1544, 0, 0, 0, "INT_MEM1_ADDR_P1_VC5" },
	{ 0x4000, 0x1548, 0, 0, 0, "INT_MEM1_ADDR_P2_VC5" },
	{ 0x4000, 0x154C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC5" },
	{ 0x4000, 0x1550, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC5" },
	{ 0x4000, 0x1554, 0, 0, 0, "INT_MEM_STRIDE_VC5" },
	{ 0x4000, 0x1558, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC5" },
	{ 0x4000, 0x155C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC5" },
	{ 0x4000, 0x1560, 0, 0, 0, "DATA_INFO_VC5" },
	{ 0x4000, 0x1564, 0, 0, 0, "DATA_CONVERT_CFG_VC5" },
	{ 0x4000, 0x1568, 0, 0, 0, "QCONV_SCALE_VC5" },
	{ 0x4000, 0x156C, 0, 0, 0, "QCONV_BAIS_VC5" },
	{ 0x4000, 0x1570, 0, 0, 0, "ROTATE_CFG_VC5" },
	{ 0x4000, 0x1574, 0, 0, 0, "PADDING_SIZE_VC5" },
	{ 0x4000, 0x1578, 0, 0, 0, "PADDING_SIZE_UV_VC5" },
	{ 0x4000, 0x157C, 0, 0, 0, "PADDING_DATA_INFO_VC5" },
	{ 0x4000, 0x1580, 0, 0, 0, "NPUFMT_CFG_VC5" },
	{ 0x4000, 0x1600, 0, 0, 0, "ENABLE_VC6" },
	{ 0x4000, 0x1604, 0, 0, 0, "FLOW_CONTROL_VC6" },
	{ 0x4000, 0x1608, 0, 0, 0, "INTERRUPT_MASK_VC6" },
	{ 0x4000, 0x160C, 0, 0, 0, "NUM_OF_BLK_VC6" },
	{ 0x4000, 0x1610, 0, 0, 0, "FRM_SIZE_XY_VC6" },
	{ 0x4000, 0x1614, 0, 0, 0, "BLK_SIZE_XY_VC6" },
	{ 0x4000, 0x1618, 0, 0, 0, "BLK_SIZE_Z_VC6" },
	{ 0x4000, 0x161C, 0, 0, 0, "BLK_BOUNDER_XY_VC6" },
	{ 0x4000, 0x1620, 0, 0, 0, "BLK_BOUNDER_Z_VC6" },
	{ 0x4000, 0x1624, 0, 0, 0, "BLK_OVERLAP_XY_VC6" },
	{ 0x4000, 0x1628, 0, 0, 0, "BLK_OVERLAP_Z_VC6" },
	{ 0x4000, 0x162C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC6" },
	{ 0x4000, 0x1630, 0, 0, 0, "EXT_MEM_ADDR_P1_VC6" },
	{ 0x4000, 0x1634, 0, 0, 0, "INT_MEM0_ADDR_P0_VC6" },
	{ 0x4000, 0x1638, 0, 0, 0, "INT_MEM0_ADDR_P1_VC6" },
	{ 0x4000, 0x163C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC6" },
	{ 0x4000, 0x1640, 0, 0, 0, "INT_MEM1_ADDR_P0_VC6" },
	{ 0x4000, 0x1644, 0, 0, 0, "INT_MEM1_ADDR_P1_VC6" },
	{ 0x4000, 0x1648, 0, 0, 0, "INT_MEM1_ADDR_P2_VC6" },
	{ 0x4000, 0x164C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC6" },
	{ 0x4000, 0x1650, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC6" },
	{ 0x4000, 0x1654, 0, 0, 0, "INT_MEM_STRIDE_VC6" },
	{ 0x4000, 0x1658, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC6" },
	{ 0x4000, 0x165C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC6" },
	{ 0x4000, 0x1660, 0, 0, 0, "DATA_INFO_VC6" },
	{ 0x4000, 0x1664, 0, 0, 0, "DATA_CONVERT_CFG_VC6" },
	{ 0x4000, 0x1668, 0, 0, 0, "QCONV_SCALE_VC6" },
	{ 0x4000, 0x166C, 0, 0, 0, "QCONV_BAIS_VC6" },
	{ 0x4000, 0x1670, 0, 0, 0, "ROTATE_CFG_VC6" },
	{ 0x4000, 0x1674, 0, 0, 0, "PADDING_SIZE_VC6" },
	{ 0x4000, 0x1678, 0, 0, 0, "PADDING_SIZE_UV_VC6" },
	{ 0x4000, 0x167C, 0, 0, 0, "PADDING_DATA_INFO_VC6" },
	{ 0x4000, 0x1680, 0, 0, 0, "NPUFMT_CFG_VC6" },
	{ 0x4000, 0x1700, 0, 0, 0, "ENABLE_VC7" },
	{ 0x4000, 0x1704, 0, 0, 0, "FLOW_CONTROL_VC7" },
	{ 0x4000, 0x1708, 0, 0, 0, "INTERRUPT_MASK_VC7" },
	{ 0x4000, 0x170C, 0, 0, 0, "NUM_OF_BLK_VC7" },
	{ 0x4000, 0x1710, 0, 0, 0, "FRM_SIZE_XY_VC7" },
	{ 0x4000, 0x1714, 0, 0, 0, "BLK_SIZE_XY_VC7" },
	{ 0x4000, 0x1718, 0, 0, 0, "BLK_SIZE_Z_VC7" },
	{ 0x4000, 0x171C, 0, 0, 0, "BLK_BOUNDER_XY_VC7" },
	{ 0x4000, 0x1720, 0, 0, 0, "BLK_BOUNDER_Z_VC7" },
	{ 0x4000, 0x1724, 0, 0, 0, "BLK_OVERLAP_XY_VC7" },
	{ 0x4000, 0x1728, 0, 0, 0, "BLK_OVERLAP_Z_VC7" },
	{ 0x4000, 0x172C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC7" },
	{ 0x4000, 0x1730, 0, 0, 0, "EXT_MEM_ADDR_P1_VC7" },
	{ 0x4000, 0x1734, 0, 0, 0, "INT_MEM0_ADDR_P0_VC7" },
	{ 0x4000, 0x1738, 0, 0, 0, "INT_MEM0_ADDR_P1_VC7" },
	{ 0x4000, 0x173C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC7" },
	{ 0x4000, 0x1740, 0, 0, 0, "INT_MEM1_ADDR_P0_VC7" },
	{ 0x4000, 0x1744, 0, 0, 0, "INT_MEM1_ADDR_P1_VC7" },
	{ 0x4000, 0x1748, 0, 0, 0, "INT_MEM1_ADDR_P2_VC7" },
	{ 0x4000, 0x174C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC7" },
	{ 0x4000, 0x1750, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC7" },
	{ 0x4000, 0x1754, 0, 0, 0, "INT_MEM_STRIDE_VC7" },
	{ 0x4000, 0x1758, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC7" },
	{ 0x4000, 0x175C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC7" },
	{ 0x4000, 0x1760, 0, 0, 0, "DATA_INFO_VC7" },
	{ 0x4000, 0x1764, 0, 0, 0, "DATA_CONVERT_CFG_VC7" },
	{ 0x4000, 0x1768, 0, 0, 0, "QCONV_SCALE_VC7" },
	{ 0x4000, 0x176C, 0, 0, 0, "QCONV_BAIS_VC7" },
	{ 0x4000, 0x1770, 0, 0, 0, "ROTATE_CFG_VC7" },
	{ 0x4000, 0x1774, 0, 0, 0, "PADDING_SIZE_VC7" },
	{ 0x4000, 0x1778, 0, 0, 0, "PADDING_SIZE_UV_VC7" },
	{ 0x4000, 0x177C, 0, 0, 0, "PADDING_DATA_INFO_VC7" },
	{ 0x4000, 0x1780, 0, 0, 0, "NPUFMT_CFG_VC7" },
	{ 0x4000, 0x1800, 0, 0, 0, "ENABLE_VC8" },
	{ 0x4000, 0x1804, 0, 0, 0, "FLOW_CONTROL_VC8" },
	{ 0x4000, 0x1808, 0, 0, 0, "INTERRUPT_MASK_VC8" },
	{ 0x4000, 0x180C, 0, 0, 0, "NUM_OF_BLK_VC8" },
	{ 0x4000, 0x1810, 0, 0, 0, "FRM_SIZE_XY_VC8" },
	{ 0x4000, 0x1814, 0, 0, 0, "BLK_SIZE_XY_VC8" },
	{ 0x4000, 0x1818, 0, 0, 0, "BLK_SIZE_Z_VC8" },
	{ 0x4000, 0x181C, 0, 0, 0, "BLK_BOUNDER_XY_VC8" },
	{ 0x4000, 0x1820, 0, 0, 0, "BLK_BOUNDER_Z_VC8" },
	{ 0x4000, 0x1824, 0, 0, 0, "BLK_OVERLAP_XY_VC8" },
	{ 0x4000, 0x1828, 0, 0, 0, "BLK_OVERLAP_Z_VC8" },
	{ 0x4000, 0x182C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC8" },
	{ 0x4000, 0x1830, 0, 0, 0, "EXT_MEM_ADDR_P1_VC8" },
	{ 0x4000, 0x1834, 0, 0, 0, "INT_MEM0_ADDR_P0_VC8" },
	{ 0x4000, 0x1838, 0, 0, 0, "INT_MEM0_ADDR_P1_VC8" },
	{ 0x4000, 0x183C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC8" },
	{ 0x4000, 0x1840, 0, 0, 0, "INT_MEM1_ADDR_P0_VC8" },
	{ 0x4000, 0x1844, 0, 0, 0, "INT_MEM1_ADDR_P1_VC8" },
	{ 0x4000, 0x1848, 0, 0, 0, "INT_MEM1_ADDR_P2_VC8" },
	{ 0x4000, 0x184C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC8" },
	{ 0x4000, 0x1850, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC8" },
	{ 0x4000, 0x1854, 0, 0, 0, "INT_MEM_STRIDE_VC8" },
	{ 0x4000, 0x1858, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC8" },
	{ 0x4000, 0x185C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC8" },
	{ 0x4000, 0x1860, 0, 0, 0, "DATA_INFO_VC8" },
	{ 0x4000, 0x1864, 0, 0, 0, "DATA_CONVERT_CFG_VC8" },
	{ 0x4000, 0x1868, 0, 0, 0, "QCONV_SCALE_VC8" },
	{ 0x4000, 0x186C, 0, 0, 0, "QCONV_BAIS_VC8" },
	{ 0x4000, 0x1870, 0, 0, 0, "ROTATE_CFG_VC8" },
	{ 0x4000, 0x1874, 0, 0, 0, "PADDING_SIZE_VC8" },
	{ 0x4000, 0x1878, 0, 0, 0, "PADDING_SIZE_UV_VC8" },
	{ 0x4000, 0x187C, 0, 0, 0, "PADDING_DATA_INFO_VC8" },
	{ 0x4000, 0x1880, 0, 0, 0, "NPUFMT_CFG_VC8" },
	{ 0x4000, 0x1900, 0, 0, 0, "ENABLE_VC9" },
	{ 0x4000, 0x1904, 0, 0, 0, "FLOW_CONTROL_VC9" },
	{ 0x4000, 0x1908, 0, 0, 0, "INTERRUPT_MASK_VC9" },
	{ 0x4000, 0x190C, 0, 0, 0, "NUM_OF_BLK_VC9" },
	{ 0x4000, 0x1910, 0, 0, 0, "FRM_SIZE_XY_VC9" },
	{ 0x4000, 0x1914, 0, 0, 0, "BLK_SIZE_XY_VC9" },
	{ 0x4000, 0x1918, 0, 0, 0, "BLK_SIZE_Z_VC9" },
	{ 0x4000, 0x191C, 0, 0, 0, "BLK_BOUNDER_XY_VC9" },
	{ 0x4000, 0x1920, 0, 0, 0, "BLK_BOUNDER_Z_VC9" },
	{ 0x4000, 0x1924, 0, 0, 0, "BLK_OVERLAP_XY_VC9" },
	{ 0x4000, 0x1928, 0, 0, 0, "BLK_OVERLAP_Z_VC9" },
	{ 0x4000, 0x192C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC9" },
	{ 0x4000, 0x1930, 0, 0, 0, "EXT_MEM_ADDR_P1_VC9" },
	{ 0x4000, 0x1934, 0, 0, 0, "INT_MEM0_ADDR_P0_VC9" },
	{ 0x4000, 0x1938, 0, 0, 0, "INT_MEM0_ADDR_P1_VC9" },
	{ 0x4000, 0x193C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC9" },
	{ 0x4000, 0x1940, 0, 0, 0, "INT_MEM1_ADDR_P0_VC9" },
	{ 0x4000, 0x1944, 0, 0, 0, "INT_MEM1_ADDR_P1_VC9" },
	{ 0x4000, 0x1948, 0, 0, 0, "INT_MEM1_ADDR_P2_VC9" },
	{ 0x4000, 0x194C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC9" },
	{ 0x4000, 0x1950, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC9" },
	{ 0x4000, 0x1954, 0, 0, 0, "INT_MEM_STRIDE_VC9" },
	{ 0x4000, 0x1958, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC9" },
	{ 0x4000, 0x195C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC9" },
	{ 0x4000, 0x1960, 0, 0, 0, "DATA_INFO_VC9" },
	{ 0x4000, 0x1964, 0, 0, 0, "DATA_CONVERT_CFG_VC9" },
	{ 0x4000, 0x1968, 0, 0, 0, "QCONV_SCALE_VC9" },
	{ 0x4000, 0x196C, 0, 0, 0, "QCONV_BAIS_VC9" },
	{ 0x4000, 0x1970, 0, 0, 0, "ROTATE_CFG_VC9" },
	{ 0x4000, 0x1974, 0, 0, 0, "PADDING_SIZE_VC9" },
	{ 0x4000, 0x1978, 0, 0, 0, "PADDING_SIZE_UV_VC9" },
	{ 0x4000, 0x197C, 0, 0, 0, "PADDING_DATA_INFO_VC9" },
	{ 0x4000, 0x1980, 0, 0, 0, "NPUFMT_CFG_VC9" },
	{ 0x4000, 0x1A00, 0, 0, 0, "ENABLE_VC10" },
	{ 0x4000, 0x1A04, 0, 0, 0, "FLOW_CONTROL_VC10" },
	{ 0x4000, 0x1A08, 0, 0, 0, "INTERRUPT_MASK_VC10" },
	{ 0x4000, 0x1A0C, 0, 0, 0, "NUM_OF_BLK_VC10" },
	{ 0x4000, 0x1A10, 0, 0, 0, "FRM_SIZE_XY_VC10" },
	{ 0x4000, 0x1A14, 0, 0, 0, "BLK_SIZE_XY_VC10" },
	{ 0x4000, 0x1A18, 0, 0, 0, "BLK_SIZE_Z_VC10" },
	{ 0x4000, 0x1A1C, 0, 0, 0, "BLK_BOUNDER_XY_VC10" },
	{ 0x4000, 0x1A20, 0, 0, 0, "BLK_BOUNDER_Z_VC10" },
	{ 0x4000, 0x1A24, 0, 0, 0, "BLK_OVERLAP_XY_VC10" },
	{ 0x4000, 0x1A28, 0, 0, 0, "BLK_OVERLAP_Z_VC10" },
	{ 0x4000, 0x1A2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC10" },
	{ 0x4000, 0x1A30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC10" },
	{ 0x4000, 0x1A34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC10" },
	{ 0x4000, 0x1A38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC10" },
	{ 0x4000, 0x1A3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC10" },
	{ 0x4000, 0x1A40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC10" },
	{ 0x4000, 0x1A44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC10" },
	{ 0x4000, 0x1A48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC10" },
	{ 0x4000, 0x1A4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC10" },
	{ 0x4000, 0x1A50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC10" },
	{ 0x4000, 0x1A54, 0, 0, 0, "INT_MEM_STRIDE_VC10" },
	{ 0x4000, 0x1A58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC10" },
	{ 0x4000, 0x1A5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC10" },
	{ 0x4000, 0x1A60, 0, 0, 0, "DATA_INFO_VC10" },
	{ 0x4000, 0x1A64, 0, 0, 0, "DATA_CONVERT_CFG_VC10" },
	{ 0x4000, 0x1A68, 0, 0, 0, "QCONV_SCALE_VC10" },
	{ 0x4000, 0x1A6C, 0, 0, 0, "QCONV_BAIS_VC10" },
	{ 0x4000, 0x1A70, 0, 0, 0, "ROTATE_CFG_VC10" },
	{ 0x4000, 0x1A74, 0, 0, 0, "PADDING_SIZE_VC10" },
	{ 0x4000, 0x1A78, 0, 0, 0, "PADDING_SIZE_UV_VC10" },
	{ 0x4000, 0x1A7C, 0, 0, 0, "PADDING_DATA_INFO_VC10" },
	{ 0x4000, 0x1A80, 0, 0, 0, "NPUFMT_CFG_VC10" },
	{ 0x4000, 0x1B00, 0, 0, 0, "ENABLE_VC11" },
	{ 0x4000, 0x1B04, 0, 0, 0, "FLOW_CONTROL_VC11" },
	{ 0x4000, 0x1B08, 0, 0, 0, "INTERRUPT_MASK_VC11" },
	{ 0x4000, 0x1B0C, 0, 0, 0, "NUM_OF_BLK_VC11" },
	{ 0x4000, 0x1B10, 0, 0, 0, "FRM_SIZE_XY_VC11" },
	{ 0x4000, 0x1B14, 0, 0, 0, "BLK_SIZE_XY_VC11" },
	{ 0x4000, 0x1B18, 0, 0, 0, "BLK_SIZE_Z_VC11" },
	{ 0x4000, 0x1B1C, 0, 0, 0, "BLK_BOUNDER_XY_VC11" },
	{ 0x4000, 0x1B20, 0, 0, 0, "BLK_BOUNDER_Z_VC11" },
	{ 0x4000, 0x1B24, 0, 0, 0, "BLK_OVERLAP_XY_VC11" },
	{ 0x4000, 0x1B28, 0, 0, 0, "BLK_OVERLAP_Z_VC11" },
	{ 0x4000, 0x1B2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC11" },
	{ 0x4000, 0x1B30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC11" },
	{ 0x4000, 0x1B34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC11" },
	{ 0x4000, 0x1B38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC11" },
	{ 0x4000, 0x1B3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC11" },
	{ 0x4000, 0x1B40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC11" },
	{ 0x4000, 0x1B44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC11" },
	{ 0x4000, 0x1B48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC11" },
	{ 0x4000, 0x1B4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC11" },
	{ 0x4000, 0x1B50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC11" },
	{ 0x4000, 0x1B54, 0, 0, 0, "INT_MEM_STRIDE_VC11" },
	{ 0x4000, 0x1B58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC11" },
	{ 0x4000, 0x1B5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC11" },
	{ 0x4000, 0x1B60, 0, 0, 0, "DATA_INFO_VC11" },
	{ 0x4000, 0x1B64, 0, 0, 0, "DATA_CONVERT_CFG_VC11" },
	{ 0x4000, 0x1B68, 0, 0, 0, "QCONV_SCALE_VC11" },
	{ 0x4000, 0x1B6C, 0, 0, 0, "QCONV_BAIS_VC11" },
	{ 0x4000, 0x1B70, 0, 0, 0, "ROTATE_CFG_VC11" },
	{ 0x4000, 0x1B74, 0, 0, 0, "PADDING_SIZE_VC11" },
	{ 0x4000, 0x1B78, 0, 0, 0, "PADDING_SIZE_UV_VC11" },
	{ 0x4000, 0x1B7C, 0, 0, 0, "PADDING_DATA_INFO_VC11" },
	{ 0x4000, 0x1B80, 0, 0, 0, "NPUFMT_CFG_VC11" },
	{ 0x4000, 0x1C00, 0, 0, 0, "ENABLE_VC12" },
	{ 0x4000, 0x1C04, 0, 0, 0, "FLOW_CONTROL_VC12" },
	{ 0x4000, 0x1C08, 0, 0, 0, "INTERRUPT_MASK_VC12" },
	{ 0x4000, 0x1C0C, 0, 0, 0, "NUM_OF_BLK_VC12" },
	{ 0x4000, 0x1C10, 0, 0, 0, "FRM_SIZE_XY_VC12" },
	{ 0x4000, 0x1C14, 0, 0, 0, "BLK_SIZE_XY_VC12" },
	{ 0x4000, 0x1C18, 0, 0, 0, "BLK_SIZE_Z_VC12" },
	{ 0x4000, 0x1C1C, 0, 0, 0, "BLK_BOUNDER_XY_VC12" },
	{ 0x4000, 0x1C20, 0, 0, 0, "BLK_BOUNDER_Z_VC12" },
	{ 0x4000, 0x1C24, 0, 0, 0, "BLK_OVERLAP_XY_VC12" },
	{ 0x4000, 0x1C28, 0, 0, 0, "BLK_OVERLAP_Z_VC12" },
	{ 0x4000, 0x1C2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC12" },
	{ 0x4000, 0x1C30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC12" },
	{ 0x4000, 0x1C34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC12" },
	{ 0x4000, 0x1C38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC12" },
	{ 0x4000, 0x1C3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC12" },
	{ 0x4000, 0x1C40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC12" },
	{ 0x4000, 0x1C44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC12" },
	{ 0x4000, 0x1C48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC12" },
	{ 0x4000, 0x1C4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC12" },
	{ 0x4000, 0x1C50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC12" },
	{ 0x4000, 0x1C54, 0, 0, 0, "INT_MEM_STRIDE_VC12" },
	{ 0x4000, 0x1C58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC12" },
	{ 0x4000, 0x1C5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC12" },
	{ 0x4000, 0x1C60, 0, 0, 0, "DATA_INFO_VC12" },
	{ 0x4000, 0x1C64, 0, 0, 0, "DATA_CONVERT_CFG_VC12" },
	{ 0x4000, 0x1C68, 0, 0, 0, "QCONV_SCALE_VC12" },
	{ 0x4000, 0x1C6C, 0, 0, 0, "QCONV_BAIS_VC12" },
	{ 0x4000, 0x1C70, 0, 0, 0, "ROTATE_CFG_VC12" },
	{ 0x4000, 0x1C74, 0, 0, 0, "PADDING_SIZE_VC12" },
	{ 0x4000, 0x1C78, 0, 0, 0, "PADDING_SIZE_UV_VC12" },
	{ 0x4000, 0x1C7C, 0, 0, 0, "PADDING_DATA_INFO_VC12" },
	{ 0x4000, 0x1C80, 0, 0, 0, "NPUFMT_CFG_VC12" },
	{ 0x4000, 0x1D00, 0, 0, 0, "ENABLE_VC13" },
	{ 0x4000, 0x1D04, 0, 0, 0, "FLOW_CONTROL_VC13" },
	{ 0x4000, 0x1D08, 0, 0, 0, "INTERRUPT_MASK_VC13" },
	{ 0x4000, 0x1D0C, 0, 0, 0, "NUM_OF_BLK_VC13" },
	{ 0x4000, 0x1D10, 0, 0, 0, "FRM_SIZE_XY_VC13" },
	{ 0x4000, 0x1D14, 0, 0, 0, "BLK_SIZE_XY_VC13" },
	{ 0x4000, 0x1D18, 0, 0, 0, "BLK_SIZE_Z_VC13" },
	{ 0x4000, 0x1D1C, 0, 0, 0, "BLK_BOUNDER_XY_VC13" },
	{ 0x4000, 0x1D20, 0, 0, 0, "BLK_BOUNDER_Z_VC13" },
	{ 0x4000, 0x1D24, 0, 0, 0, "BLK_OVERLAP_XY_VC13" },
	{ 0x4000, 0x1D28, 0, 0, 0, "BLK_OVERLAP_Z_VC13" },
	{ 0x4000, 0x1D2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC13" },
	{ 0x4000, 0x1D30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC13" },
	{ 0x4000, 0x1D34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC13" },
	{ 0x4000, 0x1D38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC13" },
	{ 0x4000, 0x1D3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC13" },
	{ 0x4000, 0x1D40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC13" },
	{ 0x4000, 0x1D44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC13" },
	{ 0x4000, 0x1D48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC13" },
	{ 0x4000, 0x1D4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC13" },
	{ 0x4000, 0x1D50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC13" },
	{ 0x4000, 0x1D54, 0, 0, 0, "INT_MEM_STRIDE_VC13" },
	{ 0x4000, 0x1D58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC13" },
	{ 0x4000, 0x1D5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC13" },
	{ 0x4000, 0x1D60, 0, 0, 0, "DATA_INFO_VC13" },
	{ 0x4000, 0x1D64, 0, 0, 0, "DATA_CONVERT_CFG_VC13" },
	{ 0x4000, 0x1D68, 0, 0, 0, "QCONV_SCALE_VC13" },
	{ 0x4000, 0x1D6C, 0, 0, 0, "QCONV_BAIS_VC13" },
	{ 0x4000, 0x1D70, 0, 0, 0, "ROTATE_CFG_VC13" },
	{ 0x4000, 0x1D74, 0, 0, 0, "PADDING_SIZE_VC13" },
	{ 0x4000, 0x1D78, 0, 0, 0, "PADDING_SIZE_UV_VC13" },
	{ 0x4000, 0x1D7C, 0, 0, 0, "PADDING_DATA_INFO_VC13" },
	{ 0x4000, 0x1D80, 0, 0, 0, "NPUFMT_CFG_VC13" },
	{ 0x4000, 0x1E00, 0, 0, 0, "ENABLE_VC14" },
	{ 0x4000, 0x1E04, 0, 0, 0, "FLOW_CONTROL_VC14" },
	{ 0x4000, 0x1E08, 0, 0, 0, "INTERRUPT_MASK_VC14" },
	{ 0x4000, 0x1E0C, 0, 0, 0, "NUM_OF_BLK_VC14" },
	{ 0x4000, 0x1E10, 0, 0, 0, "FRM_SIZE_XY_VC14" },
	{ 0x4000, 0x1E14, 0, 0, 0, "BLK_SIZE_XY_VC14" },
	{ 0x4000, 0x1E18, 0, 0, 0, "BLK_SIZE_Z_VC14" },
	{ 0x4000, 0x1E1C, 0, 0, 0, "BLK_BOUNDER_XY_VC14" },
	{ 0x4000, 0x1E20, 0, 0, 0, "BLK_BOUNDER_Z_VC14" },
	{ 0x4000, 0x1E24, 0, 0, 0, "BLK_OVERLAP_XY_VC14" },
	{ 0x4000, 0x1E28, 0, 0, 0, "BLK_OVERLAP_Z_VC14" },
	{ 0x4000, 0x1E2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC14" },
	{ 0x4000, 0x1E30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC14" },
	{ 0x4000, 0x1E34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC14" },
	{ 0x4000, 0x1E38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC14" },
	{ 0x4000, 0x1E3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC14" },
	{ 0x4000, 0x1E40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC14" },
	{ 0x4000, 0x1E44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC14" },
	{ 0x4000, 0x1E48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC14" },
	{ 0x4000, 0x1E4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC14" },
	{ 0x4000, 0x1E50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC14" },
	{ 0x4000, 0x1E54, 0, 0, 0, "INT_MEM_STRIDE_VC14" },
	{ 0x4000, 0x1E58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC14" },
	{ 0x4000, 0x1E5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC14" },
	{ 0x4000, 0x1E60, 0, 0, 0, "DATA_INFO_VC14" },
	{ 0x4000, 0x1E64, 0, 0, 0, "DATA_CONVERT_CFG_VC14" },
	{ 0x4000, 0x1E68, 0, 0, 0, "QCONV_SCALE_VC14" },
	{ 0x4000, 0x1E6C, 0, 0, 0, "QCONV_BAIS_VC14" },
	{ 0x4000, 0x1E70, 0, 0, 0, "ROTATE_CFG_VC14" },
	{ 0x4000, 0x1E74, 0, 0, 0, "PADDING_SIZE_VC14" },
	{ 0x4000, 0x1E78, 0, 0, 0, "PADDING_SIZE_UV_VC14" },
	{ 0x4000, 0x1E7C, 0, 0, 0, "PADDING_DATA_INFO_VC14" },
	{ 0x4000, 0x1E80, 0, 0, 0, "NPUFMT_CFG_VC14" },
	{ 0x4000, 0x1F00, 0, 0, 0, "ENABLE_VC15" },
	{ 0x4000, 0x1F04, 0, 0, 0, "FLOW_CONTROL_VC15" },
	{ 0x4000, 0x1F08, 0, 0, 0, "INTERRUPT_MASK_VC15" },
	{ 0x4000, 0x1F0C, 0, 0, 0, "NUM_OF_BLK_VC15" },
	{ 0x4000, 0x1F10, 0, 0, 0, "FRM_SIZE_XY_VC15" },
	{ 0x4000, 0x1F14, 0, 0, 0, "BLK_SIZE_XY_VC15" },
	{ 0x4000, 0x1F18, 0, 0, 0, "BLK_SIZE_Z_VC15" },
	{ 0x4000, 0x1F1C, 0, 0, 0, "BLK_BOUNDER_XY_VC15" },
	{ 0x4000, 0x1F20, 0, 0, 0, "BLK_BOUNDER_Z_VC15" },
	{ 0x4000, 0x1F24, 0, 0, 0, "BLK_OVERLAP_XY_VC15" },
	{ 0x4000, 0x1F28, 0, 0, 0, "BLK_OVERLAP_Z_VC15" },
	{ 0x4000, 0x1F2C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC15" },
	{ 0x4000, 0x1F30, 0, 0, 0, "EXT_MEM_ADDR_P1_VC15" },
	{ 0x4000, 0x1F34, 0, 0, 0, "INT_MEM0_ADDR_P0_VC15" },
	{ 0x4000, 0x1F38, 0, 0, 0, "INT_MEM0_ADDR_P1_VC15" },
	{ 0x4000, 0x1F3C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC15" },
	{ 0x4000, 0x1F40, 0, 0, 0, "INT_MEM1_ADDR_P0_VC15" },
	{ 0x4000, 0x1F44, 0, 0, 0, "INT_MEM1_ADDR_P1_VC15" },
	{ 0x4000, 0x1F48, 0, 0, 0, "INT_MEM1_ADDR_P2_VC15" },
	{ 0x4000, 0x1F4C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC15" },
	{ 0x4000, 0x1F50, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC15" },
	{ 0x4000, 0x1F54, 0, 0, 0, "INT_MEM_STRIDE_VC15" },
	{ 0x4000, 0x1F58, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC15" },
	{ 0x4000, 0x1F5C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC15" },
	{ 0x4000, 0x1F60, 0, 0, 0, "DATA_INFO_VC15" },
	{ 0x4000, 0x1F64, 0, 0, 0, "DATA_CONVERT_CFG_VC15" },
	{ 0x4000, 0x1F68, 0, 0, 0, "QCONV_SCALE_VC15" },
	{ 0x4000, 0x1F6C, 0, 0, 0, "QCONV_BAIS_VC15" },
	{ 0x4000, 0x1F70, 0, 0, 0, "ROTATE_CFG_VC15" },
	{ 0x4000, 0x1F74, 0, 0, 0, "PADDING_SIZE_VC15" },
	{ 0x4000, 0x1F78, 0, 0, 0, "PADDING_SIZE_UV_VC15" },
	{ 0x4000, 0x1F7C, 0, 0, 0, "PADDING_DATA_INFO_VC15" },
	{ 0x4000, 0x1F80, 0, 0, 0, "NPUFMT_CFG_VC15" },
	{ 0x4000, 0x2000, 0, 0, 0, "ENABLE_VC16" },
	{ 0x4000, 0x2004, 0, 0, 0, "FLOW_CONTROL_VC16" },
	{ 0x4000, 0x2008, 0, 0, 0, "INTERRUPT_MASK_VC16" },
	{ 0x4000, 0x200C, 0, 0, 0, "NUM_OF_BLK_VC16" },
	{ 0x4000, 0x2010, 0, 0, 0, "FRM_SIZE_XY_VC16" },
	{ 0x4000, 0x2014, 0, 0, 0, "BLK_SIZE_XY_VC16" },
	{ 0x4000, 0x2018, 0, 0, 0, "BLK_SIZE_Z_VC16" },
	{ 0x4000, 0x201C, 0, 0, 0, "BLK_BOUNDER_XY_VC16" },
	{ 0x4000, 0x2020, 0, 0, 0, "BLK_BOUNDER_Z_VC16" },
	{ 0x4000, 0x2024, 0, 0, 0, "BLK_OVERLAP_XY_VC16" },
	{ 0x4000, 0x2028, 0, 0, 0, "BLK_OVERLAP_Z_VC16" },
	{ 0x4000, 0x202C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC16" },
	{ 0x4000, 0x2030, 0, 0, 0, "EXT_MEM_ADDR_P1_VC16" },
	{ 0x4000, 0x2034, 0, 0, 0, "INT_MEM0_ADDR_P0_VC16" },
	{ 0x4000, 0x2038, 0, 0, 0, "INT_MEM0_ADDR_P1_VC16" },
	{ 0x4000, 0x203C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC16" },
	{ 0x4000, 0x2040, 0, 0, 0, "INT_MEM1_ADDR_P0_VC16" },
	{ 0x4000, 0x2044, 0, 0, 0, "INT_MEM1_ADDR_P1_VC16" },
	{ 0x4000, 0x2048, 0, 0, 0, "INT_MEM1_ADDR_P2_VC16" },
	{ 0x4000, 0x204C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC16" },
	{ 0x4000, 0x2050, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC16" },
	{ 0x4000, 0x2054, 0, 0, 0, "INT_MEM_STRIDE_VC16" },
	{ 0x4000, 0x2058, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC16" },
	{ 0x4000, 0x205C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC16" },
	{ 0x4000, 0x2060, 0, 0, 0, "DATA_INFO_VC16" },
	{ 0x4000, 0x2064, 0, 0, 0, "DATA_CONVERT_CFG_VC16" },
	{ 0x4000, 0x2068, 0, 0, 0, "QCONV_SCALE_VC16" },
	{ 0x4000, 0x206C, 0, 0, 0, "QCONV_BAIS_VC16" },
	{ 0x4000, 0x2070, 0, 0, 0, "ROTATE_CFG_VC16" },
	{ 0x4000, 0x2074, 0, 0, 0, "PADDING_SIZE_VC16" },
	{ 0x4000, 0x2078, 0, 0, 0, "PADDING_SIZE_UV_VC16" },
	{ 0x4000, 0x207C, 0, 0, 0, "PADDING_DATA_INFO_VC16" },
	{ 0x4000, 0x2080, 0, 0, 0, "NPUFMT_CFG_VC16" },
	{ 0x4000, 0x2100, 0, 0, 0, "ENABLE_VC17" },
	{ 0x4000, 0x2104, 0, 0, 0, "FLOW_CONTROL_VC17" },
	{ 0x4000, 0x2108, 0, 0, 0, "INTERRUPT_MASK_VC17" },
	{ 0x4000, 0x210C, 0, 0, 0, "NUM_OF_BLK_VC17" },
	{ 0x4000, 0x2110, 0, 0, 0, "FRM_SIZE_XY_VC17" },
	{ 0x4000, 0x2114, 0, 0, 0, "BLK_SIZE_XY_VC17" },
	{ 0x4000, 0x2118, 0, 0, 0, "BLK_SIZE_Z_VC17" },
	{ 0x4000, 0x211C, 0, 0, 0, "BLK_BOUNDER_XY_VC17" },
	{ 0x4000, 0x2120, 0, 0, 0, "BLK_BOUNDER_Z_VC17" },
	{ 0x4000, 0x2124, 0, 0, 0, "BLK_OVERLAP_XY_VC17" },
	{ 0x4000, 0x2128, 0, 0, 0, "BLK_OVERLAP_Z_VC17" },
	{ 0x4000, 0x212C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC17" },
	{ 0x4000, 0x2130, 0, 0, 0, "EXT_MEM_ADDR_P1_VC17" },
	{ 0x4000, 0x2134, 0, 0, 0, "INT_MEM0_ADDR_P0_VC17" },
	{ 0x4000, 0x2138, 0, 0, 0, "INT_MEM0_ADDR_P1_VC17" },
	{ 0x4000, 0x213C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC17" },
	{ 0x4000, 0x2140, 0, 0, 0, "INT_MEM1_ADDR_P0_VC17" },
	{ 0x4000, 0x2144, 0, 0, 0, "INT_MEM1_ADDR_P1_VC17" },
	{ 0x4000, 0x2148, 0, 0, 0, "INT_MEM1_ADDR_P2_VC17" },
	{ 0x4000, 0x214C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC17" },
	{ 0x4000, 0x2150, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC17" },
	{ 0x4000, 0x2154, 0, 0, 0, "INT_MEM_STRIDE_VC17" },
	{ 0x4000, 0x2158, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC17" },
	{ 0x4000, 0x215C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC17" },
	{ 0x4000, 0x2160, 0, 0, 0, "DATA_INFO_VC17" },
	{ 0x4000, 0x2164, 0, 0, 0, "DATA_CONVERT_CFG_VC17" },
	{ 0x4000, 0x2168, 0, 0, 0, "QCONV_SCALE_VC17" },
	{ 0x4000, 0x216C, 0, 0, 0, "QCONV_BAIS_VC17" },
	{ 0x4000, 0x2170, 0, 0, 0, "ROTATE_CFG_VC17" },
	{ 0x4000, 0x2174, 0, 0, 0, "PADDING_SIZE_VC17" },
	{ 0x4000, 0x2178, 0, 0, 0, "PADDING_SIZE_UV_VC17" },
	{ 0x4000, 0x217C, 0, 0, 0, "PADDING_DATA_INFO_VC17" },
	{ 0x4000, 0x2180, 0, 0, 0, "NPUFMT_CFG_VC17" },
	{ 0x4000, 0x2200, 0, 0, 0, "ENABLE_VC18" },
	{ 0x4000, 0x2204, 0, 0, 0, "FLOW_CONTROL_VC18" },
	{ 0x4000, 0x2208, 0, 0, 0, "INTERRUPT_MASK_VC18" },
	{ 0x4000, 0x220C, 0, 0, 0, "NUM_OF_BLK_VC18" },
	{ 0x4000, 0x2210, 0, 0, 0, "FRM_SIZE_XY_VC18" },
	{ 0x4000, 0x2214, 0, 0, 0, "BLK_SIZE_XY_VC18" },
	{ 0x4000, 0x2218, 0, 0, 0, "BLK_SIZE_Z_VC18" },
	{ 0x4000, 0x221C, 0, 0, 0, "BLK_BOUNDER_XY_VC18" },
	{ 0x4000, 0x2220, 0, 0, 0, "BLK_BOUNDER_Z_VC18" },
	{ 0x4000, 0x2224, 0, 0, 0, "BLK_OVERLAP_XY_VC18" },
	{ 0x4000, 0x2228, 0, 0, 0, "BLK_OVERLAP_Z_VC18" },
	{ 0x4000, 0x222C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC18" },
	{ 0x4000, 0x2230, 0, 0, 0, "EXT_MEM_ADDR_P1_VC18" },
	{ 0x4000, 0x2234, 0, 0, 0, "INT_MEM0_ADDR_P0_VC18" },
	{ 0x4000, 0x2238, 0, 0, 0, "INT_MEM0_ADDR_P1_VC18" },
	{ 0x4000, 0x223C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC18" },
	{ 0x4000, 0x2240, 0, 0, 0, "INT_MEM1_ADDR_P0_VC18" },
	{ 0x4000, 0x2244, 0, 0, 0, "INT_MEM1_ADDR_P1_VC18" },
	{ 0x4000, 0x2248, 0, 0, 0, "INT_MEM1_ADDR_P2_VC18" },
	{ 0x4000, 0x224C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC18" },
	{ 0x4000, 0x2250, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC18" },
	{ 0x4000, 0x2254, 0, 0, 0, "INT_MEM_STRIDE_VC18" },
	{ 0x4000, 0x2258, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC18" },
	{ 0x4000, 0x225C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC18" },
	{ 0x4000, 0x2260, 0, 0, 0, "DATA_INFO_VC18" },
	{ 0x4000, 0x2264, 0, 0, 0, "DATA_CONVERT_CFG_VC18" },
	{ 0x4000, 0x2268, 0, 0, 0, "QCONV_SCALE_VC18" },
	{ 0x4000, 0x226C, 0, 0, 0, "QCONV_BAIS_VC18" },
	{ 0x4000, 0x2270, 0, 0, 0, "ROTATE_CFG_VC18" },
	{ 0x4000, 0x2274, 0, 0, 0, "PADDING_SIZE_VC18" },
	{ 0x4000, 0x2278, 0, 0, 0, "PADDING_SIZE_UV_VC18" },
	{ 0x4000, 0x227C, 0, 0, 0, "PADDING_DATA_INFO_VC18" },
	{ 0x4000, 0x2280, 0, 0, 0, "NPUFMT_CFG_VC18" },
	{ 0x4000, 0x2300, 0, 0, 0, "ENABLE_VC19" },
	{ 0x4000, 0x2304, 0, 0, 0, "FLOW_CONTROL_VC19" },
	{ 0x4000, 0x2308, 0, 0, 0, "INTERRUPT_MASK_VC19" },
	{ 0x4000, 0x230C, 0, 0, 0, "NUM_OF_BLK_VC19" },
	{ 0x4000, 0x2310, 0, 0, 0, "FRM_SIZE_XY_VC19" },
	{ 0x4000, 0x2314, 0, 0, 0, "BLK_SIZE_XY_VC19" },
	{ 0x4000, 0x2318, 0, 0, 0, "BLK_SIZE_Z_VC19" },
	{ 0x4000, 0x231C, 0, 0, 0, "BLK_BOUNDER_XY_VC19" },
	{ 0x4000, 0x2320, 0, 0, 0, "BLK_BOUNDER_Z_VC19" },
	{ 0x4000, 0x2324, 0, 0, 0, "BLK_OVERLAP_XY_VC19" },
	{ 0x4000, 0x2328, 0, 0, 0, "BLK_OVERLAP_Z_VC19" },
	{ 0x4000, 0x232C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC19" },
	{ 0x4000, 0x2330, 0, 0, 0, "EXT_MEM_ADDR_P1_VC19" },
	{ 0x4000, 0x2334, 0, 0, 0, "INT_MEM0_ADDR_P0_VC19" },
	{ 0x4000, 0x2338, 0, 0, 0, "INT_MEM0_ADDR_P1_VC19" },
	{ 0x4000, 0x233C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC19" },
	{ 0x4000, 0x2340, 0, 0, 0, "INT_MEM1_ADDR_P0_VC19" },
	{ 0x4000, 0x2344, 0, 0, 0, "INT_MEM1_ADDR_P1_VC19" },
	{ 0x4000, 0x2348, 0, 0, 0, "INT_MEM1_ADDR_P2_VC19" },
	{ 0x4000, 0x234C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC19" },
	{ 0x4000, 0x2350, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC19" },
	{ 0x4000, 0x2354, 0, 0, 0, "INT_MEM_STRIDE_VC19" },
	{ 0x4000, 0x2358, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC19" },
	{ 0x4000, 0x235C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC19" },
	{ 0x4000, 0x2360, 0, 0, 0, "DATA_INFO_VC19" },
	{ 0x4000, 0x2364, 0, 0, 0, "DATA_CONVERT_CFG_VC19" },
	{ 0x4000, 0x2368, 0, 0, 0, "QCONV_SCALE_VC19" },
	{ 0x4000, 0x236C, 0, 0, 0, "QCONV_BAIS_VC19" },
	{ 0x4000, 0x2370, 0, 0, 0, "ROTATE_CFG_VC19" },
	{ 0x4000, 0x2374, 0, 0, 0, "PADDING_SIZE_VC19" },
	{ 0x4000, 0x2378, 0, 0, 0, "PADDING_SIZE_UV_VC19" },
	{ 0x4000, 0x237C, 0, 0, 0, "PADDING_DATA_INFO_VC19" },
	{ 0x4000, 0x2380, 0, 0, 0, "NPUFMT_CFG_VC19" },
	{ 0x4000, 0x2400, 0, 0, 0, "ENABLE_VC20" },
	{ 0x4000, 0x2404, 0, 0, 0, "FLOW_CONTROL_VC20" },
	{ 0x4000, 0x2408, 0, 0, 0, "INTERRUPT_MASK_VC20" },
	{ 0x4000, 0x240C, 0, 0, 0, "NUM_OF_BLK_VC20" },
	{ 0x4000, 0x2410, 0, 0, 0, "FRM_SIZE_XY_VC20" },
	{ 0x4000, 0x2414, 0, 0, 0, "BLK_SIZE_XY_VC20" },
	{ 0x4000, 0x2418, 0, 0, 0, "BLK_SIZE_Z_VC20" },
	{ 0x4000, 0x241C, 0, 0, 0, "BLK_BOUNDER_XY_VC20" },
	{ 0x4000, 0x2420, 0, 0, 0, "BLK_BOUNDER_Z_VC20" },
	{ 0x4000, 0x2424, 0, 0, 0, "BLK_OVERLAP_XY_VC20" },
	{ 0x4000, 0x2428, 0, 0, 0, "BLK_OVERLAP_Z_VC20" },
	{ 0x4000, 0x242C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC20" },
	{ 0x4000, 0x2430, 0, 0, 0, "EXT_MEM_ADDR_P1_VC20" },
	{ 0x4000, 0x2434, 0, 0, 0, "INT_MEM0_ADDR_P0_VC20" },
	{ 0x4000, 0x2438, 0, 0, 0, "INT_MEM0_ADDR_P1_VC20" },
	{ 0x4000, 0x243C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC20" },
	{ 0x4000, 0x2440, 0, 0, 0, "INT_MEM1_ADDR_P0_VC20" },
	{ 0x4000, 0x2444, 0, 0, 0, "INT_MEM1_ADDR_P1_VC20" },
	{ 0x4000, 0x2448, 0, 0, 0, "INT_MEM1_ADDR_P2_VC20" },
	{ 0x4000, 0x244C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC20" },
	{ 0x4000, 0x2450, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC20" },
	{ 0x4000, 0x2454, 0, 0, 0, "INT_MEM_STRIDE_VC20" },
	{ 0x4000, 0x2458, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC20" },
	{ 0x4000, 0x245C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC20" },
	{ 0x4000, 0x2460, 0, 0, 0, "DATA_INFO_VC20" },
	{ 0x4000, 0x2464, 0, 0, 0, "DATA_CONVERT_CFG_VC20" },
	{ 0x4000, 0x2468, 0, 0, 0, "QCONV_SCALE_VC20" },
	{ 0x4000, 0x246C, 0, 0, 0, "QCONV_BAIS_VC20" },
	{ 0x4000, 0x2470, 0, 0, 0, "ROTATE_CFG_VC20" },
	{ 0x4000, 0x2474, 0, 0, 0, "PADDING_SIZE_VC20" },
	{ 0x4000, 0x2478, 0, 0, 0, "PADDING_SIZE_UV_VC20" },
	{ 0x4000, 0x247C, 0, 0, 0, "PADDING_DATA_INFO_VC20" },
	{ 0x4000, 0x2480, 0, 0, 0, "NPUFMT_CFG_VC20" },
	{ 0x4000, 0x2500, 0, 0, 0, "ENABLE_VC21" },
	{ 0x4000, 0x2504, 0, 0, 0, "FLOW_CONTROL_VC21" },
	{ 0x4000, 0x2508, 0, 0, 0, "INTERRUPT_MASK_VC21" },
	{ 0x4000, 0x250C, 0, 0, 0, "NUM_OF_BLK_VC21" },
	{ 0x4000, 0x2510, 0, 0, 0, "FRM_SIZE_XY_VC21" },
	{ 0x4000, 0x2514, 0, 0, 0, "BLK_SIZE_XY_VC21" },
	{ 0x4000, 0x2518, 0, 0, 0, "BLK_SIZE_Z_VC21" },
	{ 0x4000, 0x251C, 0, 0, 0, "BLK_BOUNDER_XY_VC21" },
	{ 0x4000, 0x2520, 0, 0, 0, "BLK_BOUNDER_Z_VC21" },
	{ 0x4000, 0x2524, 0, 0, 0, "BLK_OVERLAP_XY_VC21" },
	{ 0x4000, 0x2528, 0, 0, 0, "BLK_OVERLAP_Z_VC21" },
	{ 0x4000, 0x252C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC21" },
	{ 0x4000, 0x2530, 0, 0, 0, "EXT_MEM_ADDR_P1_VC21" },
	{ 0x4000, 0x2534, 0, 0, 0, "INT_MEM0_ADDR_P0_VC21" },
	{ 0x4000, 0x2538, 0, 0, 0, "INT_MEM0_ADDR_P1_VC21" },
	{ 0x4000, 0x253C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC21" },
	{ 0x4000, 0x2540, 0, 0, 0, "INT_MEM1_ADDR_P0_VC21" },
	{ 0x4000, 0x2544, 0, 0, 0, "INT_MEM1_ADDR_P1_VC21" },
	{ 0x4000, 0x2548, 0, 0, 0, "INT_MEM1_ADDR_P2_VC21" },
	{ 0x4000, 0x254C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC21" },
	{ 0x4000, 0x2550, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC21" },
	{ 0x4000, 0x2554, 0, 0, 0, "INT_MEM_STRIDE_VC21" },
	{ 0x4000, 0x2558, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC21" },
	{ 0x4000, 0x255C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC21" },
	{ 0x4000, 0x2560, 0, 0, 0, "DATA_INFO_VC21" },
	{ 0x4000, 0x2564, 0, 0, 0, "DATA_CONVERT_CFG_VC21" },
	{ 0x4000, 0x2568, 0, 0, 0, "QCONV_SCALE_VC21" },
	{ 0x4000, 0x256C, 0, 0, 0, "QCONV_BAIS_VC21" },
	{ 0x4000, 0x2570, 0, 0, 0, "ROTATE_CFG_VC21" },
	{ 0x4000, 0x2574, 0, 0, 0, "PADDING_SIZE_VC21" },
	{ 0x4000, 0x2578, 0, 0, 0, "PADDING_SIZE_UV_VC21" },
	{ 0x4000, 0x257C, 0, 0, 0, "PADDING_DATA_INFO_VC21" },
	{ 0x4000, 0x2580, 0, 0, 0, "NPUFMT_CFG_VC21" },
	{ 0x4000, 0x2600, 0, 0, 0, "ENABLE_VC22" },
	{ 0x4000, 0x2604, 0, 0, 0, "FLOW_CONTROL_VC22" },
	{ 0x4000, 0x2608, 0, 0, 0, "INTERRUPT_MASK_VC22" },
	{ 0x4000, 0x260C, 0, 0, 0, "NUM_OF_BLK_VC22" },
	{ 0x4000, 0x2610, 0, 0, 0, "FRM_SIZE_XY_VC22" },
	{ 0x4000, 0x2614, 0, 0, 0, "BLK_SIZE_XY_VC22" },
	{ 0x4000, 0x2618, 0, 0, 0, "BLK_SIZE_Z_VC22" },
	{ 0x4000, 0x261C, 0, 0, 0, "BLK_BOUNDER_XY_VC22" },
	{ 0x4000, 0x2620, 0, 0, 0, "BLK_BOUNDER_Z_VC22" },
	{ 0x4000, 0x2624, 0, 0, 0, "BLK_OVERLAP_XY_VC22" },
	{ 0x4000, 0x2628, 0, 0, 0, "BLK_OVERLAP_Z_VC22" },
	{ 0x4000, 0x262C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC22" },
	{ 0x4000, 0x2630, 0, 0, 0, "EXT_MEM_ADDR_P1_VC22" },
	{ 0x4000, 0x2634, 0, 0, 0, "INT_MEM0_ADDR_P0_VC22" },
	{ 0x4000, 0x2638, 0, 0, 0, "INT_MEM0_ADDR_P1_VC22" },
	{ 0x4000, 0x263C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC22" },
	{ 0x4000, 0x2640, 0, 0, 0, "INT_MEM1_ADDR_P0_VC22" },
	{ 0x4000, 0x2644, 0, 0, 0, "INT_MEM1_ADDR_P1_VC22" },
	{ 0x4000, 0x2648, 0, 0, 0, "INT_MEM1_ADDR_P2_VC22" },
	{ 0x4000, 0x264C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC22" },
	{ 0x4000, 0x2650, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC22" },
	{ 0x4000, 0x2654, 0, 0, 0, "INT_MEM_STRIDE_VC22" },
	{ 0x4000, 0x2658, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC22" },
	{ 0x4000, 0x265C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC22" },
	{ 0x4000, 0x2660, 0, 0, 0, "DATA_INFO_VC22" },
	{ 0x4000, 0x2664, 0, 0, 0, "DATA_CONVERT_CFG_VC22" },
	{ 0x4000, 0x2668, 0, 0, 0, "QCONV_SCALE_VC22" },
	{ 0x4000, 0x266C, 0, 0, 0, "QCONV_BAIS_VC22" },
	{ 0x4000, 0x2670, 0, 0, 0, "ROTATE_CFG_VC22" },
	{ 0x4000, 0x2674, 0, 0, 0, "PADDING_SIZE_VC22" },
	{ 0x4000, 0x2678, 0, 0, 0, "PADDING_SIZE_UV_VC22" },
	{ 0x4000, 0x267C, 0, 0, 0, "PADDING_DATA_INFO_VC22" },
	{ 0x4000, 0x2680, 0, 0, 0, "NPUFMT_CFG_VC22" },
	{ 0x4000, 0x2700, 0, 0, 0, "ENABLE_VC23" },
	{ 0x4000, 0x2704, 0, 0, 0, "FLOW_CONTROL_VC23" },
	{ 0x4000, 0x2708, 0, 0, 0, "INTERRUPT_MASK_VC23" },
	{ 0x4000, 0x270C, 0, 0, 0, "NUM_OF_BLK_VC23" },
	{ 0x4000, 0x2710, 0, 0, 0, "FRM_SIZE_XY_VC23" },
	{ 0x4000, 0x2714, 0, 0, 0, "BLK_SIZE_XY_VC23" },
	{ 0x4000, 0x2718, 0, 0, 0, "BLK_SIZE_Z_VC23" },
	{ 0x4000, 0x271C, 0, 0, 0, "BLK_BOUNDER_XY_VC23" },
	{ 0x4000, 0x2720, 0, 0, 0, "BLK_BOUNDER_Z_VC23" },
	{ 0x4000, 0x2724, 0, 0, 0, "BLK_OVERLAP_XY_VC23" },
	{ 0x4000, 0x2728, 0, 0, 0, "BLK_OVERLAP_Z_VC23" },
	{ 0x4000, 0x272C, 0, 0, 0, "EXT_MEM_ADDR_P0_VC23" },
	{ 0x4000, 0x2730, 0, 0, 0, "EXT_MEM_ADDR_P1_VC23" },
	{ 0x4000, 0x2734, 0, 0, 0, "INT_MEM0_ADDR_P0_VC23" },
	{ 0x4000, 0x2738, 0, 0, 0, "INT_MEM0_ADDR_P1_VC23" },
	{ 0x4000, 0x273C, 0, 0, 0, "INT_MEM0_ADDR_P2_VC23" },
	{ 0x4000, 0x2740, 0, 0, 0, "INT_MEM1_ADDR_P0_VC23" },
	{ 0x4000, 0x2744, 0, 0, 0, "INT_MEM1_ADDR_P1_VC23" },
	{ 0x4000, 0x2748, 0, 0, 0, "INT_MEM1_ADDR_P2_VC23" },
	{ 0x4000, 0x274C, 0, 0, 0, "INT_MEM_ADDR_DSG_VC23" },
	{ 0x4000, 0x2750, 0, 0, 0, "INT_MEM_OFFSET_DSG_VC23" },
	{ 0x4000, 0x2754, 0, 0, 0, "INT_MEM_STRIDE_VC23" },
	{ 0x4000, 0x2758, 0, 0, 0, "INT_MEM_2D_STRIDE_Y_VC23" },
	{ 0x4000, 0x275C, 0, 0, 0, "INT_MEM_2D_STRIDE_UV_VC23" },
	{ 0x4000, 0x2760, 0, 0, 0, "DATA_INFO_VC23" },
	{ 0x4000, 0x2764, 0, 0, 0, "DATA_CONVERT_CFG_VC23" },
	{ 0x4000, 0x2768, 0, 0, 0, "QCONV_SCALE_VC23" },
	{ 0x4000, 0x276C, 0, 0, 0, "QCONV_BAIS_VC23" },
	{ 0x4000, 0x2770, 0, 0, 0, "ROTATE_CFG_VC23" },
	{ 0x4000, 0x2774, 0, 0, 0, "PADDING_SIZE_VC23" },
	{ 0x4000, 0x2778, 0, 0, 0, "PADDING_SIZE_UV_VC23" },
	{ 0x4000, 0x277C, 0, 0, 0, "PADDING_DATA_INFO_VC23" },
	{ 0x4000, 0x2780, 0, 0, 0, "NPUFMT_CFG_VC23" },
#endif // ENABLE_DSP_N1_REG_SDMA_SS
#ifdef ENABLE_DSP_N1_REG_PWM
	{ 0xC000, 0x00, 0, 0, 0, "PWM_CONFIG0" },
	{ 0xC000, 0x04, 0, 0, 0, "PWM_CONFIG1" },
	{ 0xC000, 0x08, 0, 0, 0, "PWM_CONTROL" },
	{ 0xC000, 0x0C, 0, 0, 0, "PWM_CNTB0" },
	{ 0xC000, 0x10, 0, 0, 0, "PWM_CMPB0" },
	{ 0xC000, 0x14, 0, 0, 0, "PWM_OBST0" },
	{ 0xC000, 0x18, 0, 0, 0, "PWM_CNTB1" },
	{ 0xC000, 0x1C, 0, 0, 0, "PWM_CMPB1" },
	{ 0xC000, 0x20, 0, 0, 0, "PWM_OBST1" },
	{ 0xC000, 0x24, 0, 0, 0, "PWM_CNTB2" },
	{ 0xC000, 0x28, 0, 0, 0, "PWM_CMPB2" },
	{ 0xC000, 0x2C, 0, 0, 0, "PWM_OBST2" },
	{ 0xC000, 0x30, 0, 0, 0, "PWM_CNTB3" },
	{ 0xC000, 0x34, 0, 0, 0, "PWM_CMPB3" },
	{ 0xC000, 0x38, 0, 0, 0, "PWM_OBST3" },
	{ 0xC000, 0x3C, 0, 0, 0, "PWM_CNTB4" },
	{ 0xC000, 0x40, 0, 0, 0, "PWM_OBST4" },
	{ 0xC000, 0x44, 0, 0, 0, "TINT_CSTAT" },
#endif // ENABLE_DSP_N1_REG_PWM
#ifdef ENABLE_DSP_N1_REG_CPU_SS
	{ 0x10000, 0x0000, 0, 0, 0, "DSPC_CPU_REMAPS0_NS" },
	{ 0x10000, 0x0004, REG_SEC_RW, 0, 0, "DSPC_CPU_REMAPS1" },
	{ 0x10000, 0x0008, 0, 0, 0, "DSPC_CPU_REMAPD0_NS" },
	{ 0x10000, 0x000c, REG_SEC_RW, 0, 0, "DSPC_CPU_REMAPD1" },
	{ 0x10000, 0x0010, 0, 0, 0, "DSPC_CPU_RESET_RELEASE" },
	{ 0x10000, 0x0014, 0, 0, 0, "DSPC_CPU_ABORTEN" },
	{ 0x10000, 0x0018, 0, 0, 0, "DSPC_CPU_AWCACHE" },
	{ 0x10000, 0x001c, 0, 0, 0, "DSPC_CPU_ARCACHE" },
	{ 0x10000, 0x0020, 0, 0, 0, "DSPC_CPU_CKEN_ON" },
	{ 0x10000, 0x0024, 0, 0, 0, "DSPC_CPU_EVENT" },
	{ 0x10000, 0x0040, REG_SEC_RW, 0, 0, "DSPC_CPU_RELEASE" },
	{ 0x10000, 0x0044, REG_WRONLY, 0, 0, "DSPC_CPU_RELEASE_NS" },
	{ 0x10000, 0x005c, 0, 0, 0, "DSPC_CPU_PERIPHBASE" },
	{ 0x10000, 0x0060, 0, 0, 0, "GIC_WCPU_SEL" },
	{ 0x10000, 0x0064, 0, 0, 0, "GIC_RCPU_SEL" },
	{ 0x10000, 0x0080, REG_SEC_RW, 0, 0, "DSPC_SEC_MEMORY_FLAG" },
	{ 0x10000, 0x0084, REG_SEC_RW, 0, 0, "DSPC_SEC_SLAVE_FLAG" },
	{ 0x10000, 0x0088, REG_SEC_RW, 0, 0, "DSPC_SEC_DMAVC_FLAG" },
	{ 0x10000, 0x008c, REG_SEC_RW, 0, 0, "DSPC_SEC_NPU_FLAG" },
	{ 0x10000, 0x0090, REG_SEC_DENY, 0, 0, "DSPC_SEC_SLAVE_FLAG_CLR" },
	{ 0x10000, 0x0094, REG_SEC_DENY, 0, 0, "DSPC_SEC_DMAVC_FLAG_CLR" },
	{ 0x10000, 0x0098, REG_SEC_RW, 0, 0, "DSPC_SEC_ISP_FLAG" },
	{ 0x10000, 0x009c, REG_SEC_RW, 0, 0, "DSPC_CPU_CP15DISABLE" },
	{ 0x10000, 0x00a0, REG_SEC_RW, 0, 0, "DSPC_CPU_L1RSTDISABLE" },
	{ 0x10000, 0x00a4, REG_SEC_RW, 0, 0, "DSPC_CPU_CFGDISABLE" },
	{ 0x10000, 0x00c0, 0, 0, 0, "DSPC_CPU_EVENT_STATUS" },
	{ 0x10000, 0x00c4, 0, 0, 0, "DSPC_CPU_WFI_STATUS" },
	{ 0x10000, 0x00c8, 0, 0, 0, "DSPC_CPU_WFE_STATUS" },
	{ 0x10000, 0x00cc, 0, 0, 0, "DSPC_CPU0_PC" },
	{ 0x10000, 0x00d0, 0, 0, 0, "DSPC_CPU1_PC" },
	{ 0x10000, 0x0100, 0, 0, 0, "DSPC_CPU_RESTART" },
	{ 0x10000, 0x0104, 0, 0, 0, "DSPC_WR2C_EN" },
#endif // ENABLE_DSP_N1_REG_CPU_SS
#ifdef ENABLE_DSP_N1_REG_GIC
	{ 0x18000, 0x1000, 0, 0, 0, "GICD_CTLR" },
	{ 0x18000, 0x1004, 0, 0, 0, "GICD_TYPER" },
	{ 0x18000, 0x1008, 0, 0, 0, "GICD_IIDR" },
	{ 0x18000, 0x1080, 0, /*16,*/ 4, 0x4, "GICD_IGROUPR" },
	{ 0x18000, 0x1100, 0, /*16,*/ 4, 0x4, "GICD_ISENABLER" },
	{ 0x18000, 0x1180, 0, /*16,*/ 4, 0x4, "GICD_ICENABLER" },
	{ 0x18000, 0x1200, 0, /*16,*/ 0, 0x4, "GICD_ISPENDR" },
	{ 0x18000, 0x1280, 0, /*16,*/ 0, 0x4, "GICD_ICPENDR" },
	{ 0x18000, 0x1300, 0, /*16,*/ 0, 0x4, "GICD_ISACTIVER" },
	{ 0x18000, 0x1380, 0, /*16,*/ 0, 0x4, "GICD_ICACTIVER" },
	{ 0x18000, 0x1400, 0, /*5,*/ 0, 0x4, "GICD_IPRIORITYR_SGI" },
	{ 0x18000, 0x1418, 0, 0, 0, "GICD_IPRIORITYR_PPI0" },
	{ 0x18000, 0x141c, 0, 0, 0, "GICD_IPRIORITYR_PPI1" },
	{ 0x18000, 0x1420, 0, /*120,*/ 0, 0x4, "GICD_IPRIORITYR_SPI" },
	{ 0x18000, 0x1800, 0, 4, 0x4, "GICD_ITARGETSR_SGI" },
	{ 0x18000, 0x1818, 0, 0, 0, "GICD_ITARGETSR_PPI0" },
	{ 0x18000, 0x181c, 0, 0, 0, "GICD_ITARGETSR_PPI1" },
	{ 0x18000, 0x1820, 0, /*120,*/ 20, 0x4, "GICD_ITARGETSR_SPI" },
	{ 0x18000, 0x1c00, 0, 0, 0, "GICD_ICFGR_SGI" },
	{ 0x18000, 0x1c04, 0, 0, 0, "GICD_ICFGR_PPI" },
	{ 0x18000, 0x1c08, 0, /*30,*/ 0, 0x4, "GICD_ICFGR_SPI" },
	{ 0x18000, 0x1d00, 0, 0, 0, "GICD_PPISR" },
	{ 0x18000, 0x1d04, 0, /*15,*/ 0, 0x4, "GICD_SPISRn" },
	{ 0x18000, 0x1f00, 0, 0, 0, "GICD_SGIR" },
	{ 0x18000, 0x1f10, 0, /*4,*/ 0, 0x4, "GICD_CPENDSGIR" },
	{ 0x18000, 0x2000, 0, 0, 0, "GICC_CTLR" },
	{ 0x18000, 0x2004, 0, 0, 0, "GICC_PMR" },
	{ 0x18000, 0x2008, 0, 0, 0, "GICC_BPR" },
	{ 0x18000, 0x200c, 0, 0, 0, "GICC_IAR" },
	{ 0x18000, 0x2010, 0, 0, 0, "GICC_EOIR" },
	{ 0x18000, 0x2014, 0, 0, 0, "GICC_RPR" },
	{ 0x18000, 0x2018, 0, 0, 0, "GICC_HPPIR" },
	{ 0x18000, 0x201c, 0, 0, 0, "GICC_ABPR" },
	{ 0x18000, 0x2020, 0, 0, 0, "GICC_AIAR" },
	{ 0x18000, 0x2024, 0, 0, 0, "GICC_AEOIR" },
	{ 0x18000, 0x2028, 0, 0, 0, "GICC_AHPPIR" },
	{ 0x18000, 0x20d0, 0, 0, 0, "GICC_APR0" },
	{ 0x18000, 0x20e0, 0, 0, 0, "GICC_NSAPR0" },
	{ 0x18000, 0x20fc, 0, 0, 0, "GICC_IIDR" },
	{ 0x18000, 0x3000, 0, 0, 0, "GICC_DIR" },
#endif // ENABLE_DSP_N1_REG_GIC
#ifdef ENABLE_DSP_N1_REG_SYSCTRL_DSP0
	{ 0x20000, 0x0000, 0, 0, 0, "DSP0_MCGEN" },
	{ 0x20000, 0x0008, 0, 0, 0, "DSP0_IVP_SWRESET" },
	{ 0x20000, 0x0010, 0, 0, 0, "DSP0_PERF_MON_ENABLE" },
	{ 0x20000, 0x0014, 0, 0, 0, "DSP0_PERF_MON_CLEAR" },
	{ 0x20000, 0x0018, 0, 0, 0, "DSP0_DBG_MON_ENABLE" },
	{ 0x20000, 0x0020, 0, 0, 0, "DSP0_DBG_INTR_STATUS" },
	{ 0x20000, 0x0024, 0, 0, 0, "DSP0_DBG_INTR_ENABLE" },
	{ 0x20000, 0x0028, 0, 0, 0, "DSP0_DBG_INTR_CLEAR" },
	{ 0x20000, 0x002c, 0, 0, 0, "DSP0_DBG_INTR_MSTATUS" },
	{ 0x20000, 0x0030, 0, 0, 0, "DSP0_IVP_SFR2AXI_SGMO" },
	{ 0x20000, 0x0040, 0, 4, 0x4, "DSP0_VTCM_STACK_START_END" },
	{ 0x20000, 0x0050, 0, 0, 0, "DSP0_VTCM_MODE" },
	{ 0x20000, 0x0080, 0, 0, 0, "DSP0_PERF_IVP_PC0" },
	{ 0x20000, 0x0084, 0, 0, 0, "DSP0_PERF_IVP_PC1" },
	{ 0x20000, 0x0088, 0, 0, 0, "DSP0_PERF_IVP_VALID_CNTL" },
	{ 0x20000, 0x008c, 0, 0, 0, "DSP0_PERF_IVP_VALID_CNTH" },
	{ 0x20000, 0x0090, 0, 0, 0, "DSP0_PERF_IVP_STALL_CNT" },
	{ 0x20000, 0x0094, 0, 0, 0, "DSP0_PERF_IVP_IC_REQL" },
	{ 0x20000, 0x0098, 0, 0, 0, "DSP0_PERF_IVP_IC_REQH" },
	{ 0x20000, 0x009c, 0, 0, 0, "DSP0_PERF_IVP_IC_MISS" },
	{ 0x20000, 0x00a0, 0, /*8,*/ 0, 0x4, "DSP0_PERF_IVP_INST_CNT" },
	{ 0x20000, 0x00c0, 0, 0, 0, "DSP0_DBG_IVP_ADDR_PM" },
	{ 0x20000, 0x00c4, 0, 0, 0, "DSP0_DBG_IVP_ADDR_DM" },
	{ 0x20000, 0x00c8, 0, 0, 0, "DSP0_DBG_IVP_ERROR_INFO" },
	{ 0x20000, 0x00cc, 0, 4, 0x4, "DSP0_DBG_IVP0_ERROR_PC" },
	{ 0x20000, 0x0108, 0, 4, 0x4, "DSP0_DBG_IVP1_ERROR_PC" },
	{ 0x20000, 0x0118, 0, /*16,*/ 0, 0x4, "DSP0_DBG_MPU_SMONITOR" },
	{ 0x20000, 0x0158, 0, /*16,*/ 0, 0x4, "DSP0_DBG_MPU_EMONITOR" },
	{ 0x20000, 0x0400, 0, 0, 0, "DSP0_IVP_WAKEUP" },
	{ 0x20000, 0x0404, 0, 2, 0x4, "DSP0_IVP_INTR_STATUS_TH" },
	{ 0x20000, 0x040c, 0, 2, 0x4, "DSP0_IVP_INTR_ENABLE_TH" },
	{ 0x20000, 0x0414, 0, 2, 0x4, "DSP0_IVP_SWI_SET_TH" },
	{ 0x20000, 0x041c, 0, 2, 0x4, "DSP0_IVP_SWI_CLEAR_TH" },
	{ 0x20000, 0x0424, 0, 2, 0x4, "DSP0_IVP_MASKED_STATUS_TH" },
	{ 0x20000, 0x042c, 0, 0, 0, "DSP0_IVP_IC_BASE_ADDR" },
	{ 0x20000, 0x0430, 0, 0, 0, "DSP0_IVP_IC_CODE_SIZE" },
	{ 0x20000, 0x0434, 0, 0, 0, "DSP0_IVP_IC_INVALID_REQ" },
	{ 0x20000, 0x0438, 0, 0, 0, "DSP0_IVP_IC_INVALID_STATUS" },
	{ 0x20000, 0x043c, 0, 4, 0x4, "DSP0_IVP_DM_STACK_START_END" },
	{ 0x20000, 0x0800, 0, 0, 0, "DSP0_IVP_MAILBOX_INTR_TH0" },
	{ 0x20000, 0x0804, 0, 15, 0x4, "DSP0_IVP_MAILBOX_TH0" },
	{ 0x20000, 0x0c00, 0, 0, 0, "DSP0_IVP_MAILBOX_INTR_TH1" },
	{ 0x20000, 0x0c04, 0, /*15,*/ 0, 0x4, "DSP0_IVP_MAILBOX_TH1" },
#endif // ENABLE_DSP_N1_REG_SYSCTRL_DSP0
#ifdef ENABLE_DSP_N1_REG_SYSCTRL_DSP1
	{ 0x30000, 0x0000, 0, 0, 0, "DSP1_MCGEN" },
	{ 0x30000, 0x0008, 0, 0, 0, "DSP1_IVP_SWRESET" },
	{ 0x30000, 0x0010, 0, 0, 0, "DSP1_PERF_MON_ENABLE" },
	{ 0x30000, 0x0014, 0, 0, 0, "DSP1_PERF_MON_CLEAR" },
	{ 0x30000, 0x0018, 0, 0, 0, "DSP1_DBG_MON_ENABLE" },
	{ 0x30000, 0x0020, 0, 0, 0, "DSP1_DBG_INTR_STATUS" },
	{ 0x30000, 0x0024, 0, 0, 0, "DSP1_DBG_INTR_ENABLE" },
	{ 0x30000, 0x0028, 0, 0, 0, "DSP1_DBG_INTR_CLEAR" },
	{ 0x30000, 0x002c, 0, 0, 0, "DSP1_DBG_INTR_MSTATUS" },
	{ 0x30000, 0x0030, 0, 0, 0, "DSP1_IVP_SFR2AXI_SGMO" },
	{ 0x30000, 0x0040, 0, 4, 0x4, "DSP1_VTCM_STACK_START_END" },
	{ 0x30000, 0x0050, 0, 0, 0, "DSP1_VTCM_MODE" },
	{ 0x30000, 0x0080, 0, 0, 0, "DSP1_PERF_IVP_PC0" },
	{ 0x30000, 0x0084, 0, 0, 0, "DSP1_PERF_IVP_PC1" },
	{ 0x30000, 0x0088, 0, 0, 0, "DSP1_PERF_IVP_VALID_CNTL" },
	{ 0x30000, 0x008c, 0, 0, 0, "DSP1_PERF_IVP_VALID_CNTH" },
	{ 0x30000, 0x0090, 0, 0, 0, "DSP1_PERF_IVP_STALL_CNT" },
	{ 0x30000, 0x0094, 0, 0, 0, "DSP1_PERF_IVP_IC_REQL" },
	{ 0x30000, 0x0098, 0, 0, 0, "DSP1_PERF_IVP_IC_REQH" },
	{ 0x30000, 0x009c, 0, 0, 0, "DSP1_PERF_IVP_IC_MISS" },
	{ 0x30000, 0x00a0, 0, 8, 0x4, "DSP1_PERF_IVP_INST_CNT" },
	{ 0x30000, 0x00c0, 0, 0, 0, "DSP1_DBG_IVP_ADDR_PM" },
	{ 0x30000, 0x00c4, 0, 0, 0, "DSP1_DBG_IVP_ADDR_DM" },
	{ 0x30000, 0x00c8, 0, 0, 0, "DSP1_DBG_IVP_ERROR_INFO" },
	{ 0x30000, 0x00cc, 0, 4, 0x4, "DSP1_DBG_IVP0_ERROR_PC" },
	{ 0x30000, 0x0108, 0, 4, 0x4, "DSP1_DBG_IVP1_ERROR_PC" },
	{ 0x30000, 0x0118, 0, /*16,*/ 0, 0x4, "DSP1_DBG_MPU_SMONITOR" },
	{ 0x30000, 0x0158, 0, /*16,*/ 0, 0x4, "DSP1_DBG_MPU_EMONITOR" },
	{ 0x30000, 0x0400, 0, 0, 0, "DSP1_IVP_WAKEUP" },
	{ 0x30000, 0x0404, 0, 2, 0x4, "DSP1_IVP_INTR_STATUS_TH" },
	{ 0x30000, 0x040c, 0, 2, 0x4, "DSP1_IVP_INTR_ENABLE_TH" },
	{ 0x30000, 0x0414, 0, 2, 0x4, "DSP1_IVP_SWI_SET_TH" },
	{ 0x30000, 0x041c, 0, 2, 0x4, "DSP1_IVP_SWI_CLEAR_TH" },
	{ 0x30000, 0x0424, 0, 2, 0x4, "DSP1_IVP_MASKED_STATUS_TH" },
	{ 0x30000, 0x042c, 0, 0, 0, "DSP1_IVP_IC_BASE_ADDR" },
	{ 0x30000, 0x0430, 0, 0, 0, "DSP1_IVP_IC_CODE_SIZE" },
	{ 0x30000, 0x0434, 0, 0, 0, "DSP1_IVP_IC_INVALID_REQ" },
	{ 0x30000, 0x0438, 0, 0, 0, "DSP1_IVP_IC_INVALID_STATUS" },
	{ 0x30000, 0x043c, 0, 4, 0x4, "DSP1_IVP_DM_STACK_START_END" },
	{ 0x30000, 0x0800, 0, 0, 0, "DSP1_IVP_MAILBOX_INTR_TH0" },
	{ 0x30000, 0x0804, 0, 15, 0x4, "DSP1_IVP_MAILBOX_TH0" },
	{ 0x30000, 0x0c00, 0, 0, 0, "DSP1_IVP_MAILBOX_INTR_TH1" },
	{ 0x30000, 0x0c04, 0, /*15,*/ 0, 0x4, "DSP1_IVP_MAILBOX_TH1" },
#endif // ENABLE_DSP_N1_REG_SYSCTRL_DSP1
#ifdef ENABLE_DSP_N1_REG_SYSCTRL_DSP2
	{ 0x40000, 0x0000, 0, 0, 0, "DSP2_MCGEN" },
	{ 0x40000, 0x0008, 0, 0, 0, "DSP2_IVP_SWRESET" },
	{ 0x40000, 0x0010, 0, 0, 0, "DSP2_PERF_MON_ENABLE" },
	{ 0x40000, 0x0014, 0, 0, 0, "DSP2_PERF_MON_CLEAR" },
	{ 0x40000, 0x0018, 0, 0, 0, "DSP2_DBG_MON_ENABLE" },
	{ 0x40000, 0x0020, 0, 0, 0, "DSP2_DBG_INTR_STATUS" },
	{ 0x40000, 0x0024, 0, 0, 0, "DSP2_DBG_INTR_ENABLE" },
	{ 0x40000, 0x0028, 0, 0, 0, "DSP2_DBG_INTR_CLEAR" },
	{ 0x40000, 0x002c, 0, 0, 0, "DSP2_DBG_INTR_MSTATUS" },
	{ 0x40000, 0x0030, 0, 0, 0, "DSP2_IVP_SFR2AXI_SGMO" },
	{ 0x40000, 0x0040, 0, 4, 0x4, "DSP2_VTCM_STACK_START_END" },
	{ 0x40000, 0x0050, 0, 0, 0, "DSP2_VTCM_MODE" },
	{ 0x40000, 0x0080, 0, 0, 0, "DSP2_PERF_IVP_PC0" },
	{ 0x40000, 0x0084, 0, 0, 0, "DSP2_PERF_IVP_PC1" },
	{ 0x40000, 0x0088, 0, 0, 0, "DSP2_PERF_IVP_VALID_CNTL" },
	{ 0x40000, 0x008c, 0, 0, 0, "DSP2_PERF_IVP_VALID_CNTH" },
	{ 0x40000, 0x0090, 0, 0, 0, "DSP2_PERF_IVP_STALL_CNT" },
	{ 0x40000, 0x0094, 0, 0, 0, "DSP2_PERF_IVP_IC_REQL" },
	{ 0x40000, 0x0098, 0, 0, 0, "DSP2_PERF_IVP_IC_REQH" },
	{ 0x40000, 0x009c, 0, 0, 0, "DSP2_PERF_IVP_IC_MISS" },
	{ 0x40000, 0x00a0, 0, 8, 0x4, "DSP2_PERF_IVP_INST_CNT" },
	{ 0x40000, 0x00c0, 0, 0, 0, "DSP2_DBG_IVP_ADDR_PM" },
	{ 0x40000, 0x00c4, 0, 0, 0, "DSP2_DBG_IVP_ADDR_DM" },
	{ 0x40000, 0x00c8, 0, 0, 0, "DSP2_DBG_IVP_ERROR_INFO" },
	{ 0x40000, 0x00cc, 0, 4, 0x4, "DSP2_DBG_IVP0_ERROR_PC" },
	{ 0x40000, 0x0108, 0, 4, 0x4, "DSP2_DBG_IVP1_ERROR_PC" },
	{ 0x40000, 0x0118, 0, /*16,*/ 0, 0x4, "DSP2_DBG_MPU_SMONITOR" },
	{ 0x40000, 0x0158, 0, /*16,*/ 0, 0x4, "DSP2_DBG_MPU_EMONITOR" },
	{ 0x40000, 0x0400, 0, 0, 0, "DSP2_IVP_WAKEUP" },
	{ 0x40000, 0x0404, 0, 2, 0x4, "DSP2_IVP_INTR_STATUS_TH" },
	{ 0x40000, 0x040c, 0, 2, 0x4, "DSP2_IVP_INTR_ENABLE_TH" },
	{ 0x40000, 0x0414, 0, 2, 0x4, "DSP2_IVP_SWI_SET_TH" },
	{ 0x40000, 0x041c, 0, 2, 0x4, "DSP2_IVP_SWI_CLEAR_TH" },
	{ 0x40000, 0x0424, 0, 2, 0x4, "DSP2_IVP_MASKED_STATUS_TH" },
	{ 0x40000, 0x042c, 0, 0, 0, "DSP2_IVP_IC_BASE_ADDR" },
	{ 0x40000, 0x0430, 0, 0, 0, "DSP2_IVP_IC_CODE_SIZE" },
	{ 0x40000, 0x0434, 0, 0, 0, "DSP2_IVP_IC_INVALID_REQ" },
	{ 0x40000, 0x0438, 0, 0, 0, "DSP2_IVP_IC_INVALID_STATUS" },
	{ 0x40000, 0x043c, 0, 4, 0x4, "DSP2_IVP_DM_STACK_START_END" },
	{ 0x40000, 0x0800, 0, 0, 0, "DSP2_IVP_MAILBOX_INTR_TH0" },
	{ 0x40000, 0x0804, 0, 15, 0x4, "DSP2_IVP_MAILBOX_TH0" },
	{ 0x40000, 0x0c00, 0, 0, 0, "DSP2_IVP_MAILBOX_INTR_TH1" },
	{ 0x40000, 0x0c04, 0, /*15,*/ 0, 0x4, "DSP2_IVP_MAILBOX_TH1" },
#endif // ENABLE_DSP_N1_REG_SYSCTRL_DSP2
};

static unsigned int dsp_hw_n1_ctrl_remap_readl(struct dsp_ctrl *ctrl,
		unsigned int addr)
{
	int ret;
	void __iomem *regs;
	unsigned int val;

	dsp_enter();
	regs = devm_ioremap(ctrl->dev, addr, 0x4);
	if (IS_ERR(regs)) {
		ret = PTR_ERR(regs);
		dsp_err("Failed to remap once(%#x, %d)\n", addr, ret);
		return 0xdead0010;
	}

	val = readl(regs);
	devm_iounmap(ctrl->dev, regs);
	dsp_leave();
	return val;
}

static int dsp_hw_n1_ctrl_remap_writel(struct dsp_ctrl *ctrl, unsigned int addr,
		int val)
{
	int ret;
	void __iomem *regs;

	dsp_enter();
	regs = devm_ioremap(ctrl->dev, addr, 0x4);
	if (IS_ERR(regs)) {
		ret = PTR_ERR(regs);
		dsp_err("Failed to remap once(%#x, %d)\n", addr, ret);
		return ret;
	}

	writel(val, regs);
	devm_iounmap(ctrl->dev, regs);
	dsp_leave();
	return 0;
}

static unsigned int dsp_hw_n1_ctrl_sm_readl(struct dsp_ctrl *ctrl,
		unsigned int reg_addr)
{
	dsp_check();
	return readl(ctrl->sfr + reg_addr);
}

static int dsp_hw_n1_ctrl_sm_writel(struct dsp_ctrl *ctrl,
		unsigned int reg_addr, int val)
{
	dsp_enter();
	writel(val, ctrl->sfr + reg_addr);
	dsp_leave();
	return 0;
}

static unsigned int dsp_hw_n1_ctrl_dhcp_readl(struct dsp_ctrl *ctrl,
		unsigned int reg_addr)
{
	dsp_check();
	return ctrl->ops->sm_readl(ctrl, reg_addr);
}

static int dsp_hw_n1_ctrl_dhcp_writel(struct dsp_ctrl *ctrl,
		unsigned int reg_addr, int val)
{
	dsp_check();
	return ctrl->ops->sm_writel(ctrl, reg_addr, val);
}

static unsigned int __dsp_hw_n1_ctrl_secure_readl(struct dsp_ctrl *ctrl,
		unsigned int addr)
{
	int ret;
	unsigned long val;

	dsp_enter();
#ifdef ENABLE_SECURE_READ
	ret = exynos_smc_readsfr(ctrl->sfr_pa + addr, &val);
	if (ret) {
		dsp_err("Failed to read secure sfr(%#x)(%d)\n", addr, ret);
		return 0xdeadc002;
	}
#else
	ret = 0;
	val = readl(ctrl->sfr + addr);
#endif

	dsp_leave();
	return val;
}

static int __dsp_hw_n1_ctrl_secure_writel(struct dsp_ctrl *ctrl, int val,
		unsigned int addr)
{
	int ret;

	dsp_enter();
#ifdef ENABLE_SECURE_WRITE
	ret = exynos_smc(SMC_CMD_REG, SMC_REG_ID_SFR_W(ctrl->sfr_pa + addr),
			val, 0x0);
	if (ret) {
		dsp_err("Failed to write secure sfr(%#x)(%d)\n", addr, ret);
		return ret;
	}
#else
	ret = 0;
	writel(val, ctrl->sfr + addr);
#endif

	dsp_leave();
	return 0;
}

static unsigned int dsp_hw_n1_ctrl_offset_readl(struct dsp_ctrl *ctrl,
		unsigned int reg_id, unsigned int offset)
{
	unsigned int addr;

	dsp_check();
	if (reg_id >= DSP_N1_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_N1_REG_END);
		return -EINVAL;
	}

	if (n1_sfr_reg[reg_id].flag & REG_SEC_DENY)
		return 0xdeadc000;
	else if (n1_sfr_reg[reg_id].flag & REG_WRONLY)
		return 0xdeadc001;

	addr = n1_sfr_reg[reg_id].base + n1_sfr_reg[reg_id].offset +
		offset * n1_sfr_reg[reg_id].interval;

	if (n1_sfr_reg[reg_id].flag & REG_SEC_R)
		return __dsp_hw_n1_ctrl_secure_readl(ctrl, addr);
	else
		return readl(ctrl->sfr + addr);
}

static int dsp_hw_n1_ctrl_offset_writel(struct dsp_ctrl *ctrl,
		unsigned int reg_id, unsigned int offset, int val)
{
	unsigned int addr;

	dsp_enter();
	if (reg_id >= DSP_N1_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_N1_REG_END);
		return -EINVAL;
	}

	if (n1_sfr_reg[reg_id].flag & (REG_SEC_DENY | REG_WRONLY))
		return -EACCES;

	addr = n1_sfr_reg[reg_id].base + n1_sfr_reg[reg_id].offset +
		offset * n1_sfr_reg[reg_id].interval;

	if (n1_sfr_reg[reg_id].flag & REG_SEC_W)
		__dsp_hw_n1_ctrl_secure_writel(ctrl, val, addr);
	else
		writel(val, ctrl->sfr + addr);

	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_common_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_SEC_MEMORY_FLAG, 0, 0xf5);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_SEC_SLAVE_FLAG, 0, 0x7d1);

	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_REMAPS1, 0, 0x1);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_REMAPD1, 0, 0x40340000);

	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_extra_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_MCGEN, 0, 0xfffcffff);

	/*
	 * cache coherence
	 * Cache AXI write transaction
	 * [2:0] cache hint (LLC) : 0x000
	 * [3] Full line info : 0x1 (WLU) / 0x0 (WU)
	 * [5:4] Data share type : 0x1 (share with CPU)
	 * Cache AXI read transaction
	 * [10:8] cache hint (LLC) : 0x000
	 * [13:12] Data share type : 0x1 (share with CPU)
	 */
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_M2_AXUSER, 0, 0x1010);

	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_DBG_INTR_ENABLE, 0,
			0xffffffff);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_DBG_DINTR_ENABLE, 0,
			0xffffffff);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_DBG_MON_ENABLE, 0, 0x3);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP0_DBG_MON_ENABLE, 0, 0xf);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP0_DBG_INTR_ENABLE, 0, 0x3ffe);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP1_DBG_MON_ENABLE, 0, 0xf);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP1_DBG_INTR_ENABLE, 0, 0x3ffe);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP2_DBG_MON_ENABLE, 0, 0xf);
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSP2_DBG_INTR_ENABLE, 0, 0x3ffe);
	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_all_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	ctrl->ops->common_init(ctrl);
	ctrl->ops->extra_init(ctrl);
	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_start(struct dsp_ctrl *ctrl)
{
	unsigned int release;

	dsp_enter();
	release = ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0);
	if (release & 0x2)
		ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0,
				release | 0x5);
	else
		ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0, 0x5);

	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_reset(struct dsp_ctrl *ctrl)
{
	int ret;
	unsigned int wfi, wfe, release;
	unsigned int repeat = 1000;

	dsp_enter();
	while (1) {
		wfi = ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSPC_CPU_WFI_STATUS, 0);
		wfe = ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSPC_CPU_WFE_STATUS, 0);
		if (wfi & 0x1 || wfe & 0x1 || !repeat)
			break;
		repeat--;
		udelay(100);
	};

	if (!(wfi & 0x1 || wfe & 0x1)) {
		dsp_err("status of device is not idle(%#x/%#x)\n", wfi, wfe);
		ret = -ETIMEDOUT;
		dsp_dump_ctrl();
		goto p_err;
	}

	release = ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0);
	if (release & 0x2)
		ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0,
				release & ~0x1);
	else
		ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_CPU_RELEASE, 0, 0x0);

	dsp_leave();
	return 0;
p_err:
	return ret;
}

static int dsp_hw_n1_ctrl_force_reset(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	ctrl->ops->offset_writel(ctrl, DSP_N1_DSPC_HOST_MAILBOX_INTR_NS, 0, 0);
	ctrl->ops->reset(ctrl);
	//TODO:IAC/IVP/SDMA reset
	dsp_leave();
	return 0;
}

static void dsp_hw_n1_ctrl_reg_print(struct dsp_ctrl *ctrl, unsigned int reg_id)
{
	unsigned int addr, count;
	unsigned int reg_count;

	dsp_enter();
	if (reg_id >= DSP_N1_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_N1_REG_END);
		return;
	}

	addr = n1_sfr_reg[reg_id].base + n1_sfr_reg[reg_id].offset;
	reg_count = n1_sfr_reg[reg_id].count;

	if (reg_count) {
		for (count = 0; count < reg_count; ++count) {
			dsp_notice("[%4d][%5x][%4x][%2x][%32s] %8x\n",
					reg_id, addr + count * 4,
					n1_sfr_reg[reg_id].flag, count,
					n1_sfr_reg[reg_id].name,
					ctrl->ops->offset_readl(ctrl, reg_id,
						count));
		}
	} else {
		dsp_notice("[%4d][%5x][%4x][--][%32s] %8x\n",
				reg_id, addr, n1_sfr_reg[reg_id].flag,
				n1_sfr_reg[reg_id].name,
				ctrl->ops->offset_readl(ctrl, reg_id, 0));
	}

	dsp_leave();
}

static void __dsp_hw_n1_ctrl_pc_dump(struct dsp_ctrl *ctrl, unsigned int idx)
{
	dsp_notice("[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSPC_CPU0_PC].name,
			ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU0_PC, 0),
			n1_sfr_reg[DSP_N1_DSPC_CPU1_PC].name,
			ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU1_PC, 0));
	dsp_notice("[%2d][%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSPC_DBG_IAC_PC].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSPC_DBG_IAC_PC, 0));
	dsp_notice("[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP0_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP0_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP0_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP0_PERF_IVP_PC1, 0));
	dsp_notice("[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP1_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP1_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP1_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP1_PERF_IVP_PC1, 0));
	dsp_notice("[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP2_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP2_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP2_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP2_PERF_IVP_PC1, 0));
}

static void dsp_hw_n1_ctrl_pc_dump(struct dsp_ctrl *ctrl)
{
	int idx, repeat = 8;

	dsp_enter();
	dsp_notice("pc register dump (repeat:%d)\n", repeat);
	for (idx = 0; idx < repeat; ++idx)
		__dsp_hw_n1_ctrl_pc_dump(ctrl, idx);

	dsp_leave();
}

static void dsp_hw_n1_ctrl_dhcp_dump(struct dsp_ctrl *ctrl)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	dsp_notice("reserved shared mem dump (count:%d)\n",
			DSP_N1_SM_USED_COUNT);
	for (idx = 0; idx < DSP_N1_SM_USED_COUNT; idx += 4) {
		addr = DSP_N1_SM_RESERVED(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx));
		val1 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 3));

		dsp_notice("[SM_RESERVED(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_userdefined_dump(struct dsp_ctrl *ctrl)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	dsp_notice("userdefined dump (count:%d)\n",
			DSP_N1_SM_USERDEFINED_COUNT);
	for (idx = 0; idx < DSP_N1_SM_USERDEFINED_COUNT; idx += 4) {
		addr = DSP_N1_SM_USERDEFINED(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_USERDEFINED(idx));
		val1 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 3));

		dsp_notice("[USERDEFINED(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_fw_info_dump(struct dsp_ctrl *ctrl)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	dsp_notice("fw_info dump (count:%d)\n", DSP_N1_SM_FW_INFO_COUNT);
	for (idx = 0; idx < DSP_N1_SM_FW_INFO_COUNT; idx += 4) {
		addr = DSP_N1_SM_FW_INFO(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx));
		val1 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 3));

		dsp_notice("[FW_INFO(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_dump(struct dsp_ctrl *ctrl)
{
	int idx;

	dsp_enter();
	dsp_notice("register dump (count:%d)\n", DSP_N1_REG_END);
	for (idx = 0; idx < DSP_N1_REG_END; ++idx)
		ctrl->ops->reg_print(ctrl, idx);

	ctrl->ops->dhcp_dump(ctrl);
	ctrl->ops->userdefined_dump(ctrl);
	ctrl->ops->fw_info_dump(ctrl);
	ctrl->ops->pc_dump(ctrl);
	dsp_leave();
}

static void dsp_hw_n1_ctrl_user_reg_print(struct dsp_ctrl *ctrl,
		struct seq_file *file, unsigned int reg_id)
{
	unsigned int addr, count;
	unsigned int reg_count;

	dsp_enter();
	if (reg_id >= DSP_N1_REG_END) {
		seq_printf(file, "register id is invalid(%u/%u)\n",
				reg_id, DSP_N1_REG_END);
		return;
	}

	addr = n1_sfr_reg[reg_id].base + n1_sfr_reg[reg_id].offset;
	reg_count = n1_sfr_reg[reg_id].count;
	if (reg_count) {
		for (count = 0; count < reg_count; ++count) {
			seq_printf(file, "[%4d][%5x][%4x][%2x][%32s] %8x\n",
					reg_id, addr + count * 4,
					n1_sfr_reg[reg_id].flag, count,
					n1_sfr_reg[reg_id].name,
					ctrl->ops->offset_readl(ctrl, reg_id,
						count));
		}
	} else {
		seq_printf(file, "[%4d][%5x][%4x][--][%32s] %8x\n",
				reg_id, addr, n1_sfr_reg[reg_id].flag,
				n1_sfr_reg[reg_id].name,
				ctrl->ops->offset_readl(ctrl, reg_id, 0));
	}

	dsp_leave();
}

static void __dsp_hw_n1_ctrl_user_pc_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file, unsigned int idx)
{
	seq_printf(file, "[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSPC_CPU0_PC].name,
			ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU0_PC, 0),
			n1_sfr_reg[DSP_N1_DSPC_CPU1_PC].name,
			ctrl->ops->offset_readl(ctrl, DSP_N1_DSPC_CPU1_PC, 0));
	seq_printf(file, "[%2d][%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSPC_DBG_IAC_PC].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSPC_DBG_IAC_PC, 0));
	seq_printf(file, "[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP0_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP0_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP0_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP0_PERF_IVP_PC1, 0));
	seq_printf(file, "[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP1_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP1_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP1_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP1_PERF_IVP_PC1, 0));
	seq_printf(file, "[%2d][%17s] %8x [%17s] %8x\n",
			idx, n1_sfr_reg[DSP_N1_DSP2_PERF_IVP_PC0].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP2_PERF_IVP_PC0, 0),
			n1_sfr_reg[DSP_N1_DSP2_PERF_IVP_PC1].name,
			ctrl->ops->offset_readl(ctrl,
				DSP_N1_DSP2_PERF_IVP_PC1, 0));
}

static void dsp_hw_n1_ctrl_user_pc_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file)
{
	int idx, repeat = 8;

	dsp_enter();
	seq_printf(file, "pc register dump (repeat:%d)\n", repeat);
	for (idx = 0; idx < repeat; ++idx)
		__dsp_hw_n1_ctrl_user_pc_dump(ctrl, file, idx);

	dsp_leave();
}

static void dsp_hw_n1_ctrl_user_dhcp_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	seq_printf(file, "reserved shared mem dump (count:%d)\n",
			DSP_N1_SM_USED_COUNT);
	for (idx = 0; idx < DSP_N1_SM_USED_COUNT; idx += 4) {
		addr = DSP_N1_SM_RESERVED(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx));
		val1 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_RESERVED(idx + 3));

		seq_printf(file, "[SM_RESERVED(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_user_userdefined_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	seq_printf(file, "userdefined dump (count:%d)\n",
			DSP_N1_SM_USERDEFINED_COUNT);
	for (idx = 0; idx < DSP_N1_SM_USERDEFINED_COUNT; idx += 4) {
		addr = DSP_N1_SM_USERDEFINED(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_USERDEFINED(idx));
		val1 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl,
				DSP_N1_SM_USERDEFINED(idx + 3));

		seq_printf(file, "[USERDEFINED(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_user_fw_info_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file)
{
	int idx;
	unsigned int addr;
	unsigned int val0, val1, val2, val3;

	dsp_enter();
	seq_printf(file, "fw_info dump (count:%d)\n", DSP_N1_SM_FW_INFO_COUNT);
	for (idx = 0; idx < DSP_N1_SM_FW_INFO_COUNT; idx += 4) {
		addr = DSP_N1_SM_FW_INFO(idx);
		val0 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx));
		val1 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 1));
		val2 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 2));
		val3 = ctrl->ops->sm_readl(ctrl, DSP_N1_SM_FW_INFO(idx + 3));

		seq_printf(file, "[FW_INFO(%#7x-%#7x)] %8x %8x %8x %8x\n",
				addr, addr + 0xf, val0, val1, val2, val3);
	}
	dsp_leave();
}

static void dsp_hw_n1_ctrl_user_dump(struct dsp_ctrl *ctrl,
		struct seq_file *file)
{
	int idx;

	dsp_enter();
	seq_printf(file, "register dump (count:%d)\n", DSP_N1_REG_END);

	for (idx = 0; idx < DSP_N1_REG_END; ++idx)
		ctrl->ops->user_reg_print(ctrl, file, idx);

	ctrl->ops->user_dhcp_dump(ctrl, file);
	ctrl->ops->user_userdefined_dump(ctrl, file);
	ctrl->ops->user_fw_info_dump(ctrl, file);
	ctrl->ops->user_pc_dump(ctrl, file);
	dsp_leave();
}

static int dsp_hw_n1_ctrl_open(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_close(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

static int dsp_hw_n1_ctrl_probe(struct dsp_system *sys)
{
	struct dsp_ctrl *ctrl;

	dsp_enter();
	ctrl = &sys->ctrl;
	ctrl->sys = sys;

	ctrl->dev = sys->dev;
	ctrl->sfr_pa = sys->sfr_pa;
	ctrl->sfr = sys->sfr;
	dsp_leave();
	return 0;
}

static void dsp_hw_n1_ctrl_remove(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
}


static const struct dsp_ctrl_ops n1_ctrl_ops = {
	.remap_readl		= dsp_hw_n1_ctrl_remap_readl,
	.remap_writel		= dsp_hw_n1_ctrl_remap_writel,
	.sm_readl		= dsp_hw_n1_ctrl_sm_readl,
	.sm_writel		= dsp_hw_n1_ctrl_sm_writel,
	.dhcp_readl		= dsp_hw_n1_ctrl_dhcp_readl,
	.dhcp_writel		= dsp_hw_n1_ctrl_dhcp_writel,
	.offset_readl		= dsp_hw_n1_ctrl_offset_readl,
	.offset_writel		= dsp_hw_n1_ctrl_offset_writel,

	.reg_print		= dsp_hw_n1_ctrl_reg_print,
	.dump			= dsp_hw_n1_ctrl_dump,
	.pc_dump		= dsp_hw_n1_ctrl_pc_dump,
	.dhcp_dump		= dsp_hw_n1_ctrl_dhcp_dump,
	.userdefined_dump	= dsp_hw_n1_ctrl_userdefined_dump,
	.fw_info_dump		= dsp_hw_n1_ctrl_fw_info_dump,

	.user_reg_print		= dsp_hw_n1_ctrl_user_reg_print,
	.user_dump		= dsp_hw_n1_ctrl_user_dump,
	.user_pc_dump		= dsp_hw_n1_ctrl_user_pc_dump,
	.user_dhcp_dump		= dsp_hw_n1_ctrl_user_dhcp_dump,
	.user_userdefined_dump	= dsp_hw_n1_ctrl_user_userdefined_dump,
	.user_fw_info_dump	= dsp_hw_n1_ctrl_user_fw_info_dump,

	.common_init		= dsp_hw_n1_ctrl_common_init,
	.extra_init		= dsp_hw_n1_ctrl_extra_init,
	.all_init		= dsp_hw_n1_ctrl_all_init,
	.start			= dsp_hw_n1_ctrl_start,
	.reset			= dsp_hw_n1_ctrl_reset,
	.force_reset		= dsp_hw_n1_ctrl_force_reset,

	.open			= dsp_hw_n1_ctrl_open,
	.close			= dsp_hw_n1_ctrl_close,
	.probe			= dsp_hw_n1_ctrl_probe,
	.remove			= dsp_hw_n1_ctrl_remove,
};

int dsp_hw_n1_ctrl_init(void)
{
	int ret;

	dsp_enter();
	ret = dsp_ctrl_register_ops(DSP_DEVICE_ID_N1, &n1_ctrl_ops);
	if (ret)
		goto p_err;

	dsp_leave();
	return 0;
p_err:
	return ret;
}
