****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Fri Dec  9 15:01:23 2022
****************************************


  Startpoint: inp[19] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[19] (in)                            0.000      0.000 f
  U217/Y (AND2X1)                      3515696.000
                                                  3515696.000 f
  U218/Y (INVX1)                       -537856.000
                                                  2977840.000 r
  U500/Y (NAND2X1)                     1523288.000
                                                  4501128.000 f
  U211/Y (AND2X1)                      3546312.000
                                                  8047440.000 f
  U212/Y (INVX1)                       -565048.000
                                                  7482392.000 r
  U99/Y (AND2X1)                       2416936.000
                                                  9899328.000 r
  U100/Y (INVX1)                       1092192.000
                                                  10991520.000 f
  U507/Y (NAND2X1)                     1087032.000
                                                  12078552.000 r
  U509/Y (INVX1)                       1374816.000
                                                  13453368.000 f
  U161/Y (AND2X1)                      3518608.000
                                                  16971976.000 f
  U162/Y (INVX1)                       -547240.000
                                                  16424736.000 r
  U510/Y (NAND2X1)                     2272144.000
                                                  18696880.000 f
  U340/Y (XNOR2X1)                     8857584.000
                                                  27554464.000 f
  U339/Y (INVX1)                       -669180.000
                                                  26885284.000 r
  U157/Y (AND2X1)                      2960244.000
                                                  29845528.000 r
  U158/Y (INVX1)                       1092192.000
                                                  30937720.000 f
  U511/Y (NAND2X1)                     958356.000 31896076.000 r
  U342/Y (XNOR2X1)                     8132272.000
                                                  40028348.000 r
  U341/Y (INVX1)                       1532008.000
                                                  41560356.000 f
  U333/Y (XNOR2X1)                     8744820.000
                                                  50305176.000 f
  U334/Y (INVX1)                       -678428.000
                                                  49626748.000 r
  U534/Y (NAND2X1)                     1524472.000
                                                  51151220.000 f
  U535/Y (NAND2X1)                     1278288.000
                                                  52429508.000 r
  U327/Y (AND2X1)                      2240664.000
                                                  54670172.000 r
  U328/Y (INVX1)                       1089976.000
                                                  55760148.000 f
  U556/Y (NAND2X1)                     958252.000 56718400.000 r
  U357/Y (XNOR2X1)                     8336572.000
                                                  65054972.000 r
  U297/Y (AND2X1)                      2413780.000
                                                  67468752.000 r
  U298/Y (INVX1)                       1307072.000
                                                  68775824.000 f
  U560/Y (NOR2X1)                      960400.000 69736224.000 r
  U562/Y (NAND2X1)                     1495032.000
                                                  71231256.000 f
  U267/Y (AND2X1)                      3539152.000
                                                  74770408.000 f
  U268/Y (INVX1)                       -560448.000
                                                  74209960.000 r
  U564/Y (NAND2X1)                     2268096.000
                                                  76478056.000 f
  U303/Y (AND2X1)                      3544736.000
                                                  80022792.000 f
  U304/Y (INVX1)                       -563984.000
                                                  79458808.000 r
  U565/Y (NAND2X1)                     2268008.000
                                                  81726816.000 f
  U569/Y (NAND2X1)                     850040.000 82576856.000 r
  U572/Y (NAND2X1)                     1469376.000
                                                  84046232.000 f
  U573/Y (NAND2X1)                     619328.000 84665560.000 r
  U575/Y (NAND2X1)                     1478584.000
                                                  86144144.000 f
  out[0] (out)                            0.000   86144144.000 f
  data arrival time                               86144144.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -86144144.000
  ---------------------------------------------------------------
  slack (MET)                                     113855856.000


1
