# do dsdlab5.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g58_crazy8_complete
# 
# Top level modules:
# 	g58_crazy8_complete
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module g58_crazy8_complete_vlg_sample_tst
# -- Compiling module g58_crazy8_complete_vlg_check_tst
# -- Compiling module g58_crazy8_complete_vlg_vec_tst
# 
# Top level modules:
# 	g58_crazy8_complete_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.g58_crazy8_complete_vlg_vec_tst 
# Loading work.g58_crazy8_complete_vlg_vec_tst
# Loading work.g58_crazy8_complete
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.g58_crazy8_complete_vlg_sample_tst
# Loading work.g58_crazy8_complete_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from dsdlab5_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from dsdlab5_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /g58_crazy8_complete_vlg_vec_tst File: dsdlab5.vt
# ERROR! Vector Mismatch for output port card_disp[0] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 100011
# ERROR! Vector Mismatch for output port card_disp[1] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 100011
# ERROR! Vector Mismatch for output port card_disp[5] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 100011
# ERROR! Vector Mismatch for output port deal_comp :: @time = 5000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port num_disp[0] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 000111
# ERROR! Vector Mismatch for output port num_disp[1] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 000111
# ERROR! Vector Mismatch for output port num_disp[2] :: @time = 5000000.000 ps
#      Expected value = 000000
#      Real value = 000111
# ERROR! Vector Mismatch for output port card_disp[3] :: @time = 5120000.000 ps
#      Expected value = 000000
#      Real value = 011011
# ERROR! Vector Mismatch for output port card_disp[4] :: @time = 5120000.000 ps
#      Expected value = 000000
#      Real value = 011011
# ERROR! Vector Mismatch for output port card_disp[2] :: @time = 6400000.000 ps
#      Expected value = 000000
#      Real value = 010111
# ERROR! Vector Mismatch for output port player_turn :: @time = 8520000.000 ps
#      Expected value = 0
#      Real value = 1
#          11 mismatched vectors : Simulation failed !
# ** Note: $finish    : dsdlab5.vt(623)
#    Time: 10 us  Iteration: 0  Instance: /g58_crazy8_complete_vlg_vec_tst/tb_out
