<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › tvp5150_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tvp5150_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tvp5150 - Texas Instruments TVP5150A/AM1 video decoder registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2005,2006 Mauro Carvalho Chehab (mchehab@infradead.org)</span>
<span class="cm"> * This code is placed under the terms of the GNU General Public License v2</span>
<span class="cm"> */</span>

<span class="cp">#define TVP5150_VD_IN_SRC_SEL_1      0x00 </span><span class="cm">/* Video input source selection #1 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ANAL_CHL_CTL         0x01 </span><span class="cm">/* Analog channel controls */</span><span class="cp"></span>
<span class="cp">#define TVP5150_OP_MODE_CTL          0x02 </span><span class="cm">/* Operation mode controls */</span><span class="cp"></span>
<span class="cp">#define TVP5150_MISC_CTL             0x03 </span><span class="cm">/* Miscellaneous controls */</span><span class="cp"></span>
<span class="cp">#define TVP5150_AUTOSW_MSK           0x04 </span><span class="cm">/* Autoswitch mask: TVP5150A / TVP5150AM */</span><span class="cp"></span>

<span class="cm">/* Reserved 05h */</span>

<span class="cp">#define TVP5150_COLOR_KIL_THSH_CTL   0x06 </span><span class="cm">/* Color killer threshold control */</span><span class="cp"></span>
<span class="cp">#define TVP5150_LUMA_PROC_CTL_1      0x07 </span><span class="cm">/* Luminance processing control #1 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_LUMA_PROC_CTL_2      0x08 </span><span class="cm">/* Luminance processing control #2 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_BRIGHT_CTL           0x09 </span><span class="cm">/* Brightness control */</span><span class="cp"></span>
<span class="cp">#define TVP5150_SATURATION_CTL       0x0a </span><span class="cm">/* Color saturation control */</span><span class="cp"></span>
<span class="cp">#define TVP5150_HUE_CTL              0x0b </span><span class="cm">/* Hue control */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CONTRAST_CTL         0x0c </span><span class="cm">/* Contrast control */</span><span class="cp"></span>
<span class="cp">#define TVP5150_DATA_RATE_SEL        0x0d </span><span class="cm">/* Outputs and data rates select */</span><span class="cp"></span>
<span class="cp">#define TVP5150_LUMA_PROC_CTL_3      0x0e </span><span class="cm">/* Luminance processing control #3 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CONF_SHARED_PIN      0x0f </span><span class="cm">/* Configuration shared pins */</span><span class="cp"></span>

<span class="cm">/* Reserved 10h */</span>

<span class="cp">#define TVP5150_ACT_VD_CROP_ST_MSB   0x11 </span><span class="cm">/* Active video cropping start MSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ACT_VD_CROP_ST_LSB   0x12 </span><span class="cm">/* Active video cropping start LSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ACT_VD_CROP_STP_MSB  0x13 </span><span class="cm">/* Active video cropping stop MSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ACT_VD_CROP_STP_LSB  0x14 </span><span class="cm">/* Active video cropping stop LSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_GENLOCK              0x15 </span><span class="cm">/* Genlock/RTC */</span><span class="cp"></span>
<span class="cp">#define TVP5150_HORIZ_SYNC_START     0x16 </span><span class="cm">/* Horizontal sync start */</span><span class="cp"></span>

<span class="cm">/* Reserved 17h */</span>

<span class="cp">#define TVP5150_VERT_BLANKING_START 0x18 </span><span class="cm">/* Vertical blanking start */</span><span class="cp"></span>
<span class="cp">#define TVP5150_VERT_BLANKING_STOP  0x19 </span><span class="cm">/* Vertical blanking stop */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CHROMA_PROC_CTL_1   0x1a </span><span class="cm">/* Chrominance processing control #1 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CHROMA_PROC_CTL_2   0x1b </span><span class="cm">/* Chrominance processing control #2 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_RESET_REG_B     0x1c </span><span class="cm">/* Interrupt reset register B */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_ENABLE_REG_B    0x1d </span><span class="cm">/* Interrupt enable register B */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INTT_CONFIG_REG_B   0x1e </span><span class="cm">/* Interrupt configuration register B */</span><span class="cp"></span>

<span class="cm">/* Reserved 1Fh-27h */</span>

<span class="cp">#define VIDEO_STD_MASK			 (0x07 &gt;&gt; 1)</span>
<span class="cp">#define TVP5150_VIDEO_STD                0x28 </span><span class="cm">/* Video standard */</span><span class="cp"></span>
<span class="cp">#define VIDEO_STD_AUTO_SWITCH_BIT	 0x00</span>
<span class="cp">#define VIDEO_STD_NTSC_MJ_BIT		 0x02</span>
<span class="cp">#define VIDEO_STD_PAL_BDGHIN_BIT	 0x04</span>
<span class="cp">#define VIDEO_STD_PAL_M_BIT		 0x06</span>
<span class="cp">#define VIDEO_STD_PAL_COMBINATION_N_BIT	 0x08</span>
<span class="cp">#define VIDEO_STD_NTSC_4_43_BIT		 0x0a</span>
<span class="cp">#define VIDEO_STD_SECAM_BIT		 0x0c</span>

<span class="cp">#define VIDEO_STD_NTSC_MJ_BIT_AS                 0x01</span>
<span class="cp">#define VIDEO_STD_PAL_BDGHIN_BIT_AS              0x03</span>
<span class="cp">#define VIDEO_STD_PAL_M_BIT_AS		         0x05</span>
<span class="cp">#define VIDEO_STD_PAL_COMBINATION_N_BIT_AS	 0x07</span>
<span class="cp">#define VIDEO_STD_NTSC_4_43_BIT_AS		 0x09</span>
<span class="cp">#define VIDEO_STD_SECAM_BIT_AS		         0x0b</span>

<span class="cm">/* Reserved 29h-2bh */</span>

<span class="cp">#define TVP5150_CB_GAIN_FACT        0x2c </span><span class="cm">/* Cb gain factor */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CR_GAIN_FACTOR      0x2d </span><span class="cm">/* Cr gain factor */</span><span class="cp"></span>
<span class="cp">#define TVP5150_MACROVISION_ON_CTR  0x2e </span><span class="cm">/* Macrovision on counter */</span><span class="cp"></span>
<span class="cp">#define TVP5150_MACROVISION_OFF_CTR 0x2f </span><span class="cm">/* Macrovision off counter */</span><span class="cp"></span>
<span class="cp">#define TVP5150_REV_SELECT          0x30 </span><span class="cm">/* revision select (TVP5150AM1 only) */</span><span class="cp"></span>

<span class="cm">/* Reserved	31h-7Fh */</span>

<span class="cp">#define TVP5150_MSB_DEV_ID          0x80 </span><span class="cm">/* MSB of device ID */</span><span class="cp"></span>
<span class="cp">#define TVP5150_LSB_DEV_ID          0x81 </span><span class="cm">/* LSB of device ID */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ROM_MAJOR_VER       0x82 </span><span class="cm">/* ROM major version */</span><span class="cp"></span>
<span class="cp">#define TVP5150_ROM_MINOR_VER       0x83 </span><span class="cm">/* ROM minor version */</span><span class="cp"></span>
<span class="cp">#define TVP5150_VERT_LN_COUNT_MSB   0x84 </span><span class="cm">/* Vertical line count MSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_VERT_LN_COUNT_LSB   0x85 </span><span class="cm">/* Vertical line count LSB */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_STATUS_REG_B    0x86 </span><span class="cm">/* Interrupt status register B */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_ACTIVE_REG_B    0x87 </span><span class="cm">/* Interrupt active register B */</span><span class="cp"></span>
<span class="cp">#define TVP5150_STATUS_REG_1        0x88 </span><span class="cm">/* Status register #1 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_STATUS_REG_2        0x89 </span><span class="cm">/* Status register #2 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_STATUS_REG_3        0x8a </span><span class="cm">/* Status register #3 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_STATUS_REG_4        0x8b </span><span class="cm">/* Status register #4 */</span><span class="cp"></span>
<span class="cp">#define TVP5150_STATUS_REG_5        0x8c </span><span class="cm">/* Status register #5 */</span><span class="cp"></span>
<span class="cm">/* Reserved	8Dh-8Fh */</span>
 <span class="cm">/* Closed caption data registers */</span>
<span class="cp">#define TVP5150_CC_DATA_INI         0x90</span>
<span class="cp">#define TVP5150_CC_DATA_END         0x93</span>

 <span class="cm">/* WSS data registers */</span>
<span class="cp">#define TVP5150_WSS_DATA_INI        0x94</span>
<span class="cp">#define TVP5150_WSS_DATA_END        0x99</span>

<span class="cm">/* VPS data registers */</span>
<span class="cp">#define TVP5150_VPS_DATA_INI        0x9a</span>
<span class="cp">#define TVP5150_VPS_DATA_END        0xa6</span>

<span class="cm">/* VITC data registers */</span>
<span class="cp">#define TVP5150_VITC_DATA_INI       0xa7</span>
<span class="cp">#define TVP5150_VITC_DATA_END       0xaf</span>

<span class="cp">#define TVP5150_VBI_FIFO_READ_DATA  0xb0 </span><span class="cm">/* VBI FIFO read data */</span><span class="cp"></span>

<span class="cm">/* Teletext filter 1 */</span>
<span class="cp">#define TVP5150_TELETEXT_FIL1_INI  0xb1</span>
<span class="cp">#define TVP5150_TELETEXT_FIL1_END  0xb5</span>

<span class="cm">/* Teletext filter 2 */</span>
<span class="cp">#define TVP5150_TELETEXT_FIL2_INI  0xb6</span>
<span class="cp">#define TVP5150_TELETEXT_FIL2_END  0xba</span>

<span class="cp">#define TVP5150_TELETEXT_FIL_ENA    0xbb </span><span class="cm">/* Teletext filter enable */</span><span class="cp"></span>
<span class="cm">/* Reserved	BCh-BFh */</span>
<span class="cp">#define TVP5150_INT_STATUS_REG_A    0xc0 </span><span class="cm">/* Interrupt status register A */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_ENABLE_REG_A    0xc1 </span><span class="cm">/* Interrupt enable register A */</span><span class="cp"></span>
<span class="cp">#define TVP5150_INT_CONF            0xc2 </span><span class="cm">/* Interrupt configuration */</span><span class="cp"></span>
<span class="cp">#define TVP5150_VDP_CONF_RAM_DATA   0xc3 </span><span class="cm">/* VDP configuration RAM data */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CONF_RAM_ADDR_LOW   0xc4 </span><span class="cm">/* Configuration RAM address low byte */</span><span class="cp"></span>
<span class="cp">#define TVP5150_CONF_RAM_ADDR_HIGH  0xc5 </span><span class="cm">/* Configuration RAM address high byte */</span><span class="cp"></span>
<span class="cp">#define TVP5150_VDP_STATUS_REG      0xc6 </span><span class="cm">/* VDP status register */</span><span class="cp"></span>
<span class="cp">#define TVP5150_FIFO_WORD_COUNT     0xc7 </span><span class="cm">/* FIFO word count */</span><span class="cp"></span>
<span class="cp">#define TVP5150_FIFO_INT_THRESHOLD  0xc8 </span><span class="cm">/* FIFO interrupt threshold */</span><span class="cp"></span>
<span class="cp">#define TVP5150_FIFO_RESET          0xc9 </span><span class="cm">/* FIFO reset */</span><span class="cp"></span>
<span class="cp">#define TVP5150_LINE_NUMBER_INT     0xca </span><span class="cm">/* Line number interrupt */</span><span class="cp"></span>
<span class="cp">#define TVP5150_PIX_ALIGN_REG_LOW   0xcb </span><span class="cm">/* Pixel alignment register low byte */</span><span class="cp"></span>
<span class="cp">#define TVP5150_PIX_ALIGN_REG_HIGH  0xcc </span><span class="cm">/* Pixel alignment register high byte */</span><span class="cp"></span>
<span class="cp">#define TVP5150_FIFO_OUT_CTRL       0xcd </span><span class="cm">/* FIFO output control */</span><span class="cp"></span>
<span class="cm">/* Reserved	CEh */</span>
<span class="cp">#define TVP5150_FULL_FIELD_ENA      0xcf </span><span class="cm">/* Full field enable 1 */</span><span class="cp"></span>

<span class="cm">/* Line mode registers */</span>
<span class="cp">#define TVP5150_LINE_MODE_INI       0xd0</span>
<span class="cp">#define TVP5150_LINE_MODE_END       0xfb</span>

<span class="cp">#define TVP5150_FULL_FIELD_MODE_REG 0xfc </span><span class="cm">/* Full field mode register */</span><span class="cp"></span>
<span class="cm">/* Reserved	FDh-FFh */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
