<h1 id="id-2019-12-01Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony<strong> </strong><span class="legacy-color-text-default">RTL bugs s</span>tatistics in last week: <strong>Created=22 (<span class="legacy-color-text-purple1">AXI_ATU=13, PMON=1, VC=2, CTL=1, MCAST=2, Maestro=3</span>)</strong><strong>, Resolved=4, Updated=36.</strong><br/><ol><li><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/bugs_this_week.jpg?api=v2"></span><br/></strong></li></ol></li><li>Symphony RTL bugs <strong>open / in-progress Total=39</strong>. Details at <span class="legacy-color-text-blue4"><span class="legacy-color-text-blue4"><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12101</a></span></span><ol><li><span class="legacy-color-text-blue4"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/bugs_owners.jpg?api=v2"></span><br/></span></li></ol></li><li><span class="legacy-color-text-default"><u><strong>Presto Test-Bench via Maestro + ARIA:</strong></u></span><br/><ol><li>Details tracking at <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167100/Symphony+Verification+Matrix+for+Seagate+Design+41+x+16" data-linked-resource-id="16167100" data-linked-resource-version="157" data-linked-resource-type="page">Symphony Verification Matrix for Seagate Design (41 x 16):</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/seagate_status.jpg?api=v2"></span></li><li class="xxxxxxmsonormal">maestro_seagate JIRAs – 1872, 1898, 1901, 1902.</li><li class="xxxxxxmsonormal">maestro_4x4 JIRAs – 1857, 1871, 1882, 1883, 1894, 1895, 1896.</li></ol></li><li><span class="legacy-color-text-default"><u><strong>Multicast Adapter Verification:</strong></u></span><br/><ol><li>Blockers:<ol><li>
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr></tr>

                <tr>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>assignee</th>
                                        <th>status</th>
                                    </tr>

                <tr>
                    <td colspan="4">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf"></span>
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
</li></ol></li><li>Debugging MC issue where traffic from only 1 initiator was going to the multicast. Made changes in create_multi_biPath script for SYM-1862</li><li>Enhancements for SB – modified print statements to only have nodeIds in the messages.Removed physical/port Ids</li><li>Debugged 4x4 Maestro generated configuration with multicast and filed JIRA (show above).</li></ol></li><li><span class="legacy-color-text-default"><u><strong>CTL Verification:</strong></u></span><ol><li><span class="legacy-color-text-default"><span>Blockers:</span></span><ol><li><span class="legacy-color-text-default"><span>
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr></tr>

                <tr>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>assignee</th>
                                        <th>status</th>
                                    </tr>

                <tr>
                    <td colspan="4">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf"></span>
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
<br/></span></span></li></ol></li><li><p>ID compression bringup completed. Code push pending due to SYM-1847.</p></li><li><p>AXI timeout_buffered build has been broken. Worked with Aniq to use Aria to generate new tb json and now it builds.</p></li></ol></li><li><span class="legacy-color-text-default"><u><strong>CTL ATU Verification:</strong></u></span><br/><ol><li>Updated CTL_ATU testplan and send our for review to <a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> with following features updated,<br/><ol><li>PAM based Lookup (Verified with current config)</li><li>Ordering txns (Verified with current config)</li><li>ROB (Eric will provide a valid scenario)</li><li>AXI ID Compression (Waiting on Andrew / Eric to add test bench support.</li></ol></li><li>Plan is hold on verification till its priority become high.</li></ol></li><li><span class="legacy-color-text-default"><u><strong>Firewall Adapter Verification:</strong></u></span><br/><ol><li>For VC &gt; 1 found RTL issues for csr. Filed bugs 1863 and 1861.</li><li>JIRA:<ol><li><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1863" rel="nofollow">SYM-1863</a> :  Getting tachl compile error for VC &gt; 1 in case csr is empty..</li><li><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1861" rel="nofollow">SYM-1861</a> :  Getting register read error for VC &gt; 1 firewall simulation.</li></ol></li></ol></li><li><u><span class="legacy-color-text-default"><strong>PMON Adapter Verification</strong></span></u>:<br/><ol><li class="xmsolistparagraph">Generate bit_bash test for latest RTL changes for RAL flow.</li><li class="xmsolistparagraph">Worked on scalable AXI-AXI PMON configuration, attached are the slides that will be presented during EA meeting of 2<sup>nd</sup> December 2019.</li><li class="xmsolistparagraph">JIRAs found: SYM-1875, SYM-1886.</li></ol></li><li><span class="legacy-color-text-default"><strong><u>DV Environment &amp; Infrastructure:</u></strong></span><ol><li>Debugged issue where Aw/Ar ready signal is not asserting for 0 delay value from slave sequence.</li><li>Performance results are not getting reported correctly- SYM-1892.</li><li>ARIA:<ol><li>Discussion on nodeID insertion in packetizers &amp; depacketizers from Maestro.</li></ol></li><li>Memory Issue:<ol><li><p>Waiting for response from Mentor.</p></li></ol></li><li>In process of migration to new TACHL version 1.6.12. We need discard bunch of old hand coded top_atp configurations.</li><li>Started working on parameter coverage tool. Initial started with integer parameters of top hierarchy... <ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li><strong><span class="legacy-color-text-default">Reminder: Arteris dashboard is ready for feedback at <a class="external-link" href="http://dashboard.arteris.com" rel="nofollow">http://dashboard.arteris.com</a>.</span></strong></li></ol></li><li><span class="legacy-color-text-default"><u><strong>Regression:</strong></u></span><ol><li>Regular regression triage and bugs filing from India team.</li><li>We reduced Symphony nightly regression from 24K to 3K per night to adjust according to Ncore load as well. </li><li>Symphony nightly regression <strong>passing rate are 23%</strong>. Details at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/</a></li><li>Started cleaning old hand-coded configuration of top_smi, top_ctl, top_atp and top_axi*.</li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/regr.jpg?api=v2"></span></li></ol></li><li><strong>Miscellaneous Items:</strong><ol><li>Sync-up with Robin, MK and Bhavin on licensed utilization and sharing between teams.</li><li>Sync-up meeting on Cadence VIP licenses.</li><li>Interview with Henry (IT candidate).</li><li>Sync-up meetings with India team.</li><li>Board demo + EA Ramp sync-up meetings. Updated status from verification side.</li><li>Regular engineering staff meetings.</li></ol></li></ol><h1 id="id-2019-12-01Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-12-01Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-12-01Progress:-BugsStatisticsTable:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Table : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/bugs_table.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-12-01Progress:-BugsStatisticsTrend:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics Trend : Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11401" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 30.0px;"><u style="font-size: 20.0px;"><strong>Regression Triaging Table:</strong></u></p><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16169932/triage.jpg?api=v2"></span></p><p style="margin-left: 30.0px;"><strong style="font-size: 20.0px;"><u>Travel / Vacation</u></strong>:</p><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;">Kavish – <ul><li>PTO: 10/21 to 10/25</li><li>PTO: 12/26 to 1/24</li></ul>Andrew – <ul><li>PTO: 10/14 to 10/18</li><li>PTO: 10/31-11/1</li><li>PTO: 11/27</li><li>PTO:12/23 to 12/26</li><li>PTO: 1/23-1/24</li></ul>Bill – <ul><li>PTO: 10/21 to 10/25</li><li>PTO: </li></ul>Santosh -- <ul><li>PTO: 11/29.</li></ul>Aniq – <ul><li>PTO: 11/26</li><li>PTO: 12/2 to 12/6</li><li>PTO: 12/9</li></ul></li><li>Saad – <ul><li>PTO: 12/30 to 1/7</li></ul></li></ul></li></ul><p> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p style="margin-left: 30.0px;"> </p><p> </p><p> </p><p> </p><p> </p><div style="margin-left: 60.0px;"><strong><br/></strong></div>