

================================================================
== Vivado HLS Report for 'operator_double_div9'
================================================================
* Date:           Fri Aug 31 15:34:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   98|   98|   98|   98|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_int_57_div9_fu_74  |int_57_div9  |   86|   86|   86|   86|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     443|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1290|    1327|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|     341|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1631|    1829|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_int_57_div9_fu_74     |int_57_div9           |        0|      0|  246|  453|
    |operator_double_dbkb_U10  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U11  |operator_double_dcud  |        0|      0|  522|  437|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 1290| 1327|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_171_p2          |     +    |      0|  0|  18|           2|          11|
    |xf_V_5_fu_304_p2             |     +    |      0|  0|  64|           3|          57|
    |new_exp_V_fu_213_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_166_p2            |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_fu_188_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_222_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp4_fu_151_p2              |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_127_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_fu_209_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_fu_233_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_fu_157_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_162_p2              |   icmp   |      0|  0|  13|          11|          11|
    |sel_tmp2_demorgan_fu_176_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_246_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_252_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_315_p3          |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_238_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_193_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_201_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_227_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_cast_cast_fu_133_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_6_fu_298_p3             |  select  |      0|  0|  57|           1|          57|
    |xf_V_7_fu_283_p3             |  select  |      0|  0|  57|           1|          57|
    |sel_tmp2_fu_182_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_217_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 443|          89|         330|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  13|   0|   13|          0|
    |grp_int_57_div9_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |icmp4_reg_364                       |   1|   0|    1|          0|
    |new_exp_V_1_reg_338                 |  11|   0|   11|          0|
    |new_mant_V_1_reg_349                |  52|   0|   52|          0|
    |p_Repl2_1_reg_397                   |  11|   0|   11|          0|
    |p_Repl2_2_reg_333                   |   1|   0|    1|          0|
    |r_V_1_reg_422                       |  57|   0|   57|          0|
    |r_V_reg_417                         |  52|   0|   52|          0|
    |shift_V_3_reg_381                   |  11|   0|   11|          0|
    |shift_V_4_reg_386                   |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_356           |   3|   0|   11|          8|
    |tmp_2_reg_392                       |   1|   0|    1|          0|
    |tmp_3_reg_370                       |   1|   0|    1|          0|
    |tmp_4_reg_376                       |   1|   0|    1|          0|
    |xf_V_5_reg_433                      |  57|   0|   57|          0|
    |xf_V_7_reg_427                      |  57|   0|   57|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 341|   0|  349|          8|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div9 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div9 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

