

================================================================
== Synthesis Summary Report of 'lucas_kanade_hls'
================================================================
+ General Information: 
    * Date:           Thu Dec 18 17:59:12 2025
    * Version:        2025.2 (Build 6295257 on Nov 12 2025)
    * Project:        lucas_kanade_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: kintexu
    * Target device:  xcku115-flva1517-3-e
    

* Performance & Resource Estimates: 
+------------------------------------+------+---------------------+----------+---------+-------+----------+---------+-----------+------+---------+----------+-------------+------------+-----+
|               Modules              | Issue|                     | Iteration|         |  Trip |          |       Latency       |      |         |          |             |            |     |
|               & Loops              | Type |    Violation Type   |  Latency | Interval| Count | Pipelined| (cycles)|    (ns)   | Slack|  BRAM   |    DSP   |      FF     |     LUT    | URAM|
+------------------------------------+------+---------------------+----------+---------+-------+----------+---------+-----------+------+---------+----------+-------------+------------+-----+
|+ lucas_kanade_hls                  |     -|                    -|         -|   666792|      -|    rewind|   666864|  6.669e+06|  0.00|  2 (~0%)|  51 (~0%)|  12011 (~0%)|  12049 (1%)|    -|
| o VITIS_LOOP_18_1_VITIS_LOOP_19_2  |    II|  Resource Limitation|       113|       42|  15876|       yes|   666862|  6.669e+06|  7.30|        -|         -|            -|           -|    -|
+------------------------------------+------+---------------------+----------+---------+-------+----------+---------+-----------+------+---------+----------+-------------+------------+-----+
    II Violation Information: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | I1_1     | 0x10   | 32    | W      | Data signal of I1                |                                                                      |
| s_axi_control_r | I1_2     | 0x14   | 32    | W      | Data signal of I1                |                                                                      |
| s_axi_control_r | I2_1     | 0x1c   | 32    | W      | Data signal of I2                |                                                                      |
| s_axi_control_r | I2_2     | 0x20   | 32    | W      | Data signal of I2                |                                                                      |
| s_axi_control_r | u_1      | 0x28   | 32    | W      | Data signal of u                 |                                                                      |
| s_axi_control_r | u_2      | 0x2c   | 32    | W      | Data signal of u                 |                                                                      |
| s_axi_control_r | v_1      | 0x34   | 32    | W      | Data signal of v                 |                                                                      |
| s_axi_control_r | v_2      | 0x38   | 32    | W      | Data signal of v                 |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| I1       | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| I2       | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| u        | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
| v        | inout     | ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>* |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+--------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                        |
+----------+-----------------+-----------+----------+--------------------------------+
| I1       | m_axi_gmem      | interface |          | channel=0                      |
| I1       | s_axi_control_r | register  | offset   | name=I1_1 offset=0x10 range=32 |
| I1       | s_axi_control_r | register  | offset   | name=I1_2 offset=0x14 range=32 |
| I2       | m_axi_gmem      | interface |          | channel=0                      |
| I2       | s_axi_control_r | register  | offset   | name=I2_1 offset=0x1c range=32 |
| I2       | s_axi_control_r | register  | offset   | name=I2_2 offset=0x20 range=32 |
| u        | m_axi_gmem      | interface |          | channel=0                      |
| u        | s_axi_control_r | register  | offset   | name=u_1 offset=0x28 range=32  |
| u        | s_axi_control_r | register  | offset   | name=u_2 offset=0x2c range=32  |
| v        | m_axi_gmem      | interface |          | channel=0                      |
| v        | s_axi_control_r | register  | offset   | name=v_1 offset=0x34 range=32  |
| v        | s_axi_control_r | register  | offset   | name=v_2 offset=0x38 range=32  |
+----------+-----------------+-----------+----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 5      | 16    |
| m_axi_gmem   | read      | 3      | 16    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                          | Direction | Burst Status | Length | Loop            | Loop Location                            | Resolution | Problem                                                                                               |
+--------------+----------+------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Fail         |        |                 |                                          | 214-224    | Could not burst due to multiple potential writes to the same bundle in the same region.               |
| m_axi_gmem   | v        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Widen Fail   |        | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | u        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Widen Fail   |        | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | v        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Fail         |        | VITIS_LOOP_18_1 | ../LK_hls/src/lucas_kanade_hls.cpp:18:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | u        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Fail         |        | VITIS_LOOP_18_1 | ../LK_hls/src/lucas_kanade_hls.cpp:18:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | v        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Inferred     | 126    | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | u        | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 | write     | Inferred     | 126    | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:33:90 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:33:71 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:33:52 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:33:90 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:33:71 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:33:52 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:34:71 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:34:52 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:34:90 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:34:71 | read      | Inferred     | 3      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:34:71 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:34:90 | read      | Inferred     | 3      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:34:52 | read      | Inferred     | 3      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:34:52 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:35:49 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:35:49 | read      | Widen Fail   |        |                 |                                          | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | I2       | ../LK_hls/src/lucas_kanade_hls.cpp:35:49 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
| m_axi_gmem   | I1       | ../LK_hls/src/lucas_kanade_hls.cpp:35:49 | read      | Inferred     | 5      | VITIS_LOOP_19_2 | ../LK_hls/src/lucas_kanade_hls.cpp:19:26 |            |                                                                                                       |
+--------------+----------+------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + lucas_kanade_hls                  | 51  |        |               |        |           |         |
|   select_ln18_fu_355_p3             |     |        | select_ln18   | select | auto_sel  | 0       |
|   select_ln18_1_fu_363_p3           |     |        | select_ln18_1 | select | auto_sel  | 0       |
|   i_3_fu_371_p3                     |     |        | i_3           | select | auto_sel  | 0       |
|   add_ln34_fu_403_p2                |     |        | add_ln34      | add    | fabric    | 0       |
|   add_ln34_1_fu_409_p2              |     |        | add_ln34_1    | add    | fabric    | 0       |
|   add_ln33_fu_459_p2                |     |        | add_ln33      | add    | fabric    | 0       |
|   add_ln33_1_fu_469_p2              |     |        | add_ln33_1    | add    | fabric    | 0       |
|   add_ln33_2_fu_475_p2              |     |        | add_ln33_2    | add    | fabric    | 0       |
|   add_ln33_3_fu_485_p2              |     |        | add_ln33_3    | add    | fabric    | 0       |
|   add_ln33_4_fu_511_p2              |     |        | add_ln33_4    | add    | fabric    | 0       |
|   add_ln33_5_fu_517_p2              |     |        | add_ln33_5    | add    | fabric    | 0       |
|   add_ln33_6_fu_523_p2              |     |        | add_ln33_6    | add    | fabric    | 0       |
|   add_ln33_9_fu_545_p2              |     |        | add_ln33_9    | add    | fabric    | 0       |
|   add_ln33_10_fu_551_p2             |     |        | add_ln33_10   | add    | fabric    | 0       |
|   add_ln33_11_fu_557_p2             |     |        | add_ln33_11   | add    | fabric    | 0       |
|   add_ln33_12_fu_567_p2             |     |        | add_ln33_12   | add    | fabric    | 0       |
|   add_ln33_13_fu_573_p2             |     |        | add_ln33_13   | add    | fabric    | 0       |
|   add_ln33_14_fu_579_p2             |     |        | add_ln33_14   | add    | fabric    | 0       |
|   add_ln33_17_fu_597_p2             |     |        | add_ln33_17   | add    | fabric    | 0       |
|   add_ln33_18_fu_603_p2             |     |        | add_ln33_18   | add    | fabric    | 0       |
|   add_ln33_19_fu_609_p2             |     |        | add_ln33_19   | add    | fabric    | 0       |
|   add_ln33_20_fu_615_p2             |     |        | add_ln33_20   | add    | fabric    | 0       |
|   sub_ln33_fu_915_p2                |     |        | sub_ln33      | sub    | fabric    | 0       |
|   sub_ln33_18_fu_952_p2             |     |        | sub_ln33_18   | sub    | fabric    | 0       |
|   sub_ln33_19_fu_968_p2             |     |        | sub_ln33_19   | sub    | fabric    | 0       |
|   ix_fu_984_p3                      |     |        | ix            | select | auto_sel  | 0       |
|   sub_ln34_fu_1478_p2               |     |        | sub_ln34      | sub    | fabric    | 0       |
|   sub_ln34_18_fu_1607_p2            |     |        | sub_ln34_18   | sub    | fabric    | 0       |
|   sub_ln34_19_fu_1623_p2            |     |        | sub_ln34_19   | sub    | fabric    | 0       |
|   iy_fu_1639_p3                     |     |        | iy            | select | auto_sel  | 0       |
|   grp_fu_291_p2                     |     |        | it            | sub    | fabric    | 0       |
|   mul_16s_16s_26_1_1_U1             | 1   |        | mul_ln37      | mul    | auto      | 0       |
|   mul_16s_16s_26_1_1_U4             | 1   |        | mul_ln38      | mul    | auto      | 0       |
|   mul_16s_16s_26_1_1_U3             | 1   |        | mul_ln39      | mul    | auto      | 0       |
|   mul_16s_16s_26_1_1_U2             | 1   |        | mul_ln40      | mul    | auto      | 0       |
|   mul_16s_16s_26_1_1_U5             | 1   |        | mul_ln41      | mul    | auto      | 0       |
|   add_ln33_22_fu_741_p2             |     |        | add_ln33_22   | add    | fabric    | 0       |
|   j_3_fu_747_p3                     |     |        | j_3           | select | auto_sel  | 0       |
|   sub_ln33_2_fu_1035_p2             |     |        | sub_ln33_2    | sub    | fabric    | 0       |
|   sub_ln33_20_fu_1073_p2            |     |        | sub_ln33_20   | sub    | fabric    | 0       |
|   sub_ln33_21_fu_1089_p2            |     |        | sub_ln33_21   | sub    | fabric    | 0       |
|   ix_1_fu_1105_p3                   |     |        | ix_1          | select | auto_sel  | 0       |
|   sub_ln34_2_fu_1708_p2             |     |        | sub_ln34_2    | sub    | fabric    | 0       |
|   sub_ln34_20_fu_1740_p2            |     |        | sub_ln34_20   | sub    | fabric    | 0       |
|   sub_ln34_21_fu_1756_p2            |     |        | sub_ln34_21   | sub    | fabric    | 0       |
|   iy_1_fu_1772_p3                   |     |        | iy_1          | select | auto_sel  | 0       |
|   it_1_fu_1002_p2                   |     |        | it_1          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U11 | 1   |        | mul_ln37_1    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U11 | 1   |        | add_ln37      | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U21 | 1   |        | mul_ln38_1    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U21 | 1   |        | add_ln38      | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U22 | 1   |        | mul_ln39_1    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U22 | 1   |        | add_ln39      | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U12 | 1   |        | mul_ln40_1    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U12 | 1   |        | add_ln40      | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U25 | 1   |        | mul_ln41_1    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U25 | 1   |        | add_ln41      | add    | dsp_slice | 3       |
|   sub_ln33_4_fu_1134_p2             |     |        | sub_ln33_4    | sub    | fabric    | 0       |
|   sub_ln33_22_fu_1166_p2            |     |        | sub_ln33_22   | sub    | fabric    | 0       |
|   sub_ln33_23_fu_1182_p2            |     |        | sub_ln33_23   | sub    | fabric    | 0       |
|   ix_2_fu_1198_p3                   |     |        | ix_2          | select | auto_sel  | 0       |
|   sub_ln34_4_fu_1845_p2             |     |        | sub_ln34_4    | sub    | fabric    | 0       |
|   sub_ln34_22_fu_1877_p2            |     |        | sub_ln34_22   | sub    | fabric    | 0       |
|   sub_ln34_23_fu_1893_p2            |     |        | sub_ln34_23   | sub    | fabric    | 0       |
|   iy_2_fu_1909_p3                   |     |        | iy_2          | select | auto_sel  | 0       |
|   grp_fu_297_p2                     |     |        | it_2          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U13 | 1   |        | mul_ln37_2    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U13 | 1   |        | add_ln37_1    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U23 | 1   |        | mul_ln38_2    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U23 | 1   |        | add_ln38_1    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U24 | 1   |        | mul_ln39_2    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U24 | 1   |        | add_ln39_1    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U14 | 1   |        | mul_ln40_2    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U14 | 1   |        | add_ln40_1    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U26 | 1   |        | mul_ln41_2    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U26 | 1   |        | add_ln41_1    | add    | dsp_slice | 3       |
|   sub_ln33_6_fu_1291_p2             |     |        | sub_ln33_6    | sub    | fabric    | 0       |
|   sub_ln33_24_fu_1324_p2            |     |        | sub_ln33_24   | sub    | fabric    | 0       |
|   sub_ln33_25_fu_1340_p2            |     |        | sub_ln33_25   | sub    | fabric    | 0       |
|   ix_3_fu_1356_p3                   |     |        | ix_3          | select | auto_sel  | 0       |
|   sub_ln34_6_fu_2062_p2             |     |        | sub_ln34_6    | sub    | fabric    | 0       |
|   sub_ln34_24_fu_2094_p2            |     |        | sub_ln34_24   | sub    | fabric    | 0       |
|   sub_ln34_25_fu_2110_p2            |     |        | sub_ln34_25   | sub    | fabric    | 0       |
|   iy_3_fu_2126_p3                   |     |        | iy_3          | select | auto_sel  | 0       |
|   it_3_fu_1364_p2                   |     |        | it_3          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U15 | 1   |        | mul_ln37_3    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U15 | 1   |        | add_ln37_2    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U27 | 1   |        | mul_ln38_3    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U27 | 1   |        | add_ln38_2    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U28 | 1   |        | mul_ln39_3    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U28 | 1   |        | add_ln39_2    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U16 | 1   |        | mul_ln40_3    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U16 | 1   |        | add_ln40_2    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U31 | 1   |        | mul_ln41_3    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U31 | 1   |        | add_ln41_2    | add    | dsp_slice | 3       |
|   sub_ln33_8_fu_1397_p2             |     |        | sub_ln33_8    | sub    | fabric    | 0       |
|   sub_ln33_26_fu_1427_p2            |     |        | sub_ln33_26   | sub    | fabric    | 0       |
|   sub_ln33_27_fu_1443_p2            |     |        | sub_ln33_27   | sub    | fabric    | 0       |
|   ix_4_fu_1459_p3                   |     |        | ix_4          | select | auto_sel  | 0       |
|   sub_ln34_8_fu_2142_p2             |     |        | sub_ln34_8    | sub    | fabric    | 0       |
|   sub_ln34_26_fu_2174_p2            |     |        | sub_ln34_26   | sub    | fabric    | 0       |
|   sub_ln34_27_fu_2190_p2            |     |        | sub_ln34_27   | sub    | fabric    | 0       |
|   iy_4_fu_2206_p3                   |     |        | iy_4          | select | auto_sel  | 0       |
|   it_4_fu_1377_p2                   |     |        | it_4          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U17 | 1   |        | mul_ln37_4    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U17 | 1   |        | add_ln37_3    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U29 | 1   |        | mul_ln38_4    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U29 | 1   |        | add_ln38_3    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U30 | 1   |        | mul_ln39_4    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U30 | 1   |        | add_ln39_3    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U18 | 1   |        | mul_ln40_4    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U18 | 1   |        | add_ln40_3    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U33 | 1   |        | mul_ln41_4    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U33 | 1   |        | add_ln41_3    | add    | dsp_slice | 3       |
|   sub_ln33_10_fu_1501_p2            |     |        | sub_ln33_10   | sub    | fabric    | 0       |
|   sub_ln33_28_fu_1533_p2            |     |        | sub_ln33_28   | sub    | fabric    | 0       |
|   sub_ln33_29_fu_1549_p2            |     |        | sub_ln33_29   | sub    | fabric    | 0       |
|   ix_5_fu_1565_p3                   |     |        | ix_5          | select | auto_sel  | 0       |
|   sub_ln34_10_fu_2320_p2            |     |        | sub_ln34_10   | sub    | fabric    | 0       |
|   sub_ln34_28_fu_2352_p2            |     |        | sub_ln34_28   | sub    | fabric    | 0       |
|   sub_ln34_29_fu_2368_p2            |     |        | sub_ln34_29   | sub    | fabric    | 0       |
|   iy_5_fu_2384_p3                   |     |        | iy_5          | select | auto_sel  | 0       |
|   grp_fu_297_p2                     |     |        | it_5          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U19 | 1   |        | mul_ln37_5    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U19 | 1   |        | add_ln37_4    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U34 | 1   |        | mul_ln38_5    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U34 | 1   |        | add_ln38_4    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U32 | 1   |        | mul_ln39_5    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U32 | 1   |        | add_ln39_4    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U20 | 1   |        | mul_ln40_5    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U20 | 1   |        | add_ln40_4    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U37 | 1   |        | mul_ln41_5    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U37 | 1   |        | add_ln41_4    | add    | dsp_slice | 3       |
|   sub_ln33_12_fu_2222_p2            |     |        | sub_ln33_12   | sub    | fabric    | 0       |
|   sub_ln33_30_fu_2256_p2            |     |        | sub_ln33_30   | sub    | fabric    | 0       |
|   sub_ln33_31_fu_2272_p2            |     |        | sub_ln33_31   | sub    | fabric    | 0       |
|   ix_6_fu_2288_p3                   |     |        | ix_6          | select | auto_sel  | 0       |
|   sub_ln34_12_fu_2611_p2            |     |        | sub_ln34_12   | sub    | fabric    | 0       |
|   sub_ln34_30_fu_2738_p2            |     |        | sub_ln34_30   | sub    | fabric    | 0       |
|   sub_ln34_31_fu_2754_p2            |     |        | sub_ln34_31   | sub    | fabric    | 0       |
|   iy_6_fu_2770_p3                   |     |        | iy_6          | select | auto_sel  | 0       |
|   grp_fu_291_p2                     |     |        | it_6          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U35 | 1   |        | mul_ln37_6    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U35 | 1   |        | add_ln37_5    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U41 | 1   |        | mul_ln38_6    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U41 | 1   |        | add_ln38_5    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U42 | 1   |        | mul_ln39_6    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U42 | 1   |        | add_ln39_5    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U36 | 1   |        | mul_ln40_6    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U36 | 1   |        | add_ln40_5    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U45 | 1   |        | mul_ln41_6    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U45 | 1   |        | add_ln41_5    | add    | dsp_slice | 3       |
|   sub_ln33_14_fu_2396_p2            |     |        | sub_ln33_14   | sub    | fabric    | 0       |
|   sub_ln33_32_fu_2424_p2            |     |        | sub_ln33_32   | sub    | fabric    | 0       |
|   sub_ln33_33_fu_2440_p2            |     |        | sub_ln33_33   | sub    | fabric    | 0       |
|   ix_7_fu_2456_p3                   |     |        | ix_7          | select | auto_sel  | 0       |
|   sub_ln34_14_fu_2659_p2            |     |        | sub_ln34_14   | sub    | fabric    | 0       |
|   sub_ln34_32_fu_2843_p2            |     |        | sub_ln34_32   | sub    | fabric    | 0       |
|   sub_ln34_33_fu_2859_p2            |     |        | sub_ln34_33   | sub    | fabric    | 0       |
|   iy_7_fu_2875_p3                   |     |        | iy_7          | select | auto_sel  | 0       |
|   it_7_fu_2296_p2                   |     |        | it_7          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U38 | 1   |        | mul_ln37_7    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U38 | 1   |        | add_ln37_6    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U43 | 1   |        | mul_ln38_7    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U43 | 1   |        | add_ln38_6    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U44 | 1   |        | mul_ln39_7    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U44 | 1   |        | add_ln39_6    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U39 | 1   |        | mul_ln40_7    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U39 | 1   |        | add_ln40_6    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U49 | 1   |        | mul_ln41_7    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U49 | 1   |        | add_ln41_6    | add    | dsp_slice | 3       |
|   sub_ln33_16_fu_2502_p2            |     |        | sub_ln33_16   | sub    | fabric    | 0       |
|   sub_ln33_34_fu_2534_p2            |     |        | sub_ln33_34   | sub    | fabric    | 0       |
|   sub_ln33_35_fu_2550_p2            |     |        | sub_ln33_35   | sub    | fabric    | 0       |
|   ix_8_fu_2566_p3                   |     |        | ix_8          | select | auto_sel  | 0       |
|   sub_ln34_16_fu_2929_p2            |     |        | sub_ln34_16   | sub    | fabric    | 0       |
|   sub_ln34_34_fu_2961_p2            |     |        | sub_ln34_34   | sub    | fabric    | 0       |
|   sub_ln34_35_fu_2977_p2            |     |        | sub_ln34_35   | sub    | fabric    | 0       |
|   iy_8_fu_2993_p3                   |     |        | iy_8          | select | auto_sel  | 0       |
|   grp_fu_297_p2                     |     |        | it_8          | sub    | fabric    | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U40 | 1   |        | mul_ln37_8    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U40 | 1   |        | add_ln37_7    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U47 | 1   |        | mul_ln38_8    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U47 | 1   |        | add_ln38_7    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U46 | 1   |        | mul_ln39_8    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U46 | 1   |        | add_ln39_7    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U48 | 1   |        | mul_ln40_8    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U48 | 1   |        | add_ln40_7    | add    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U50 | 1   |        | mul_ln41_8    | mul    | dsp_slice | 3       |
|   mac_muladd_16s_16s_26s_26_4_1_U50 | 1   |        | add_ln41_7    | add    | dsp_slice | 3       |
|   mul_16s_16s_26_1_1_U6             | 1   |        | mul_ln46      | mul    | auto      | 0       |
|   mac_mulsub_16s_16s_26s_26_4_1_U51 | 1   |        | mul_ln46_1    | mul    | dsp_slice | 3       |
|   mac_mulsub_16s_16s_26s_26_4_1_U51 | 1   |        | sub_ln46      | sub    | dsp_slice | 3       |
|   icmp_ln47_fu_3212_p2              |     |        | icmp_ln47     | seteq  | auto      | 0       |
|   add_ln18_fu_2041_p2               |     |        | add_ln18      | add    | fabric    | 0       |
|   mac_mulsub_16s_16s_32s_32_4_1_U52 | 1   |        | mul_ln48      | mul    | dsp_slice | 3       |
|   mul_16s_16s_32_1_1_U7             | 1   |        | mul_ln48_1    | mul    | auto      | 0       |
|   mac_mulsub_16s_16s_32s_32_4_1_U52 | 1   |        | sub_ln48      | sub    | dsp_slice | 3       |
|   sdiv_42ns_16s_42_46_1_U9          |     |        | sdiv_ln48     | sdiv   | auto      | 45      |
|   mac_mulsub_16s_16s_32s_32_4_1_U53 | 1   |        | mul_ln49      | mul    | dsp_slice | 3       |
|   mul_16s_16s_32_1_1_U8             | 1   |        | mul_ln49_1    | mul    | auto      | 0       |
|   mac_mulsub_16s_16s_32s_32_4_1_U53 | 1   |        | sub_ln49      | sub    | dsp_slice | 3       |
|   sdiv_42ns_16s_42_46_1_U10         |     |        | sdiv_ln49     | sdiv   | auto      | 45      |
|   empty_fu_835_p2                   |     |        | empty         | add    | fabric    | 0       |
|   empty_24_fu_847_p2                |     |        | empty_24      | add    | fabric    | 0       |
|   add_ln34_2_fu_859_p2              |     |        | add_ln34_2    | add    | fabric    | 0       |
|   icmp_ln19_fu_865_p2               |     |        | icmp_ln19     | seteq  | auto      | 0       |
|   add_ln34_3_fu_871_p2              |     |        | add_ln34_3    | add    | fabric    | 0       |
|   icmp_ln18_fu_2047_p2              |     |        | icmp_ln18     | seteq  | auto      | 0       |
+-------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + lucas_kanade_hls  |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 2    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
| Type         | Options | Location                                                                                                                    | Inferred From                                  |
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
| LOOP_FLATTEN |         | loop VITIS_LOOP_18_1 (../LK_hls/src/lucas_kanade_hls.cpp:18:22) in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:18) | pipeline ../LK_hls/src/lucas_kanade_hls.cpp:20 |
+--------------+---------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------------------+-------------------------------------------------------------+
| Type      | Options                                | Location                                                    |
+-----------+----------------------------------------+-------------------------------------------------------------+
| INTERFACE | m_axi port=I1 offset=slave bundle=gmem | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:9)  |
| INTERFACE | m_axi port=I2 offset=slave bundle=gmem | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:10) |
| INTERFACE | m_axi port=u offset=slave bundle=gmem  | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:11) |
| INTERFACE | m_axi port=v offset=slave bundle=gmem  | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:12) |
| INTERFACE | s_axilite port=return bundle=control   | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:13) |
| PIPELINE  | ii=1                                   | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:20) |
| UNROLL    |                                        | in lucas_kanade_hls (../LK_hls/src/lucas_kanade_hls.cpp:32) |
+-----------+----------------------------------------+-------------------------------------------------------------+


