1:"$Sreact.fragment"
2:I[39756,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"default"]
3:I[37457,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"default"]
4:I[54766,["/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js"],"default"]
c:I[68027,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"default"]
:HL["/bekdoucheamine.github.io/_next/static/chunks/ab83ab2e15188788.css","style"]
:HL["/bekdoucheamine.github.io/_next/static/media/797e433ab948586e-s.p.dbea232f.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
:HL["/bekdoucheamine.github.io/_next/static/media/caa3a2e1cccd8315-s.p.853070df.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
0:{"P":null,"b":"3AfdAFvgESKu-0fyGo6qD","c":["","projects","ge-vernova"],"q":"","i":false,"f":[[["",{"children":["projects",{"children":["ge-vernova",{"children":["__PAGE__",{}]}]}]},"$undefined","$undefined",true],[["$","$1","c",{"children":[[["$","link","0",{"rel":"stylesheet","href":"/bekdoucheamine.github.io/_next/static/chunks/ab83ab2e15188788.css","precedence":"next","crossOrigin":"$undefined","nonce":"$undefined"}]],["$","html",null,{"lang":"en","children":["$","body",null,{"className":"geist_a71539c9-module__T19VSG__variable geist_mono_8d43a2aa-module__8Li5zG__variable antialiased","children":["$","$L2",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":[[["$","title",null,{"children":"404: This page could not be found."}],["$","div",null,{"style":{"fontFamily":"system-ui,\"Segoe UI\",Roboto,Helvetica,Arial,sans-serif,\"Apple Color Emoji\",\"Segoe UI Emoji\"","height":"100vh","textAlign":"center","display":"flex","flexDirection":"column","alignItems":"center","justifyContent":"center"},"children":["$","div",null,{"children":[["$","style",null,{"dangerouslySetInnerHTML":{"__html":"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}"}}],["$","h1",null,{"className":"next-error-h1","style":{"display":"inline-block","margin":"0 20px 0 0","padding":"0 23px 0 0","fontSize":24,"fontWeight":500,"verticalAlign":"top","lineHeight":"49px"},"children":404}],["$","div",null,{"style":{"display":"inline-block"},"children":["$","h2",null,{"style":{"fontSize":14,"fontWeight":400,"lineHeight":"49px","margin":0},"children":"This page could not be found."}]}]]}]}]],[]],"forbidden":"$undefined","unauthorized":"$undefined"}]}]}]]}],{"children":[["$","$1","c",{"children":[null,["$","$L2",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","forbidden":"$undefined","unauthorized":"$undefined"}]]}],{"children":[["$","$1","c",{"children":[null,["$","$L2",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L3",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","forbidden":"$undefined","unauthorized":"$undefined"}]]}],{"children":[["$","$1","c",{"children":[["$","main",null,{"className":"px-8 py-20 max-w-5xl mx-auto","children":[["$","section",null,{"className":"mb-16","children":[["$","h1",null,{"className":"text-5xl font-bold mb-6","children":"Système de monitoring et de validation FPGA"}],["$","p",null,{"className":"text-lg text-gray-600 mb-8","children":"Solution embarquée de supervision des communications IEC-61850 GOOSE, conçue pour la détection d’anomalies en temps réel dans des systèmes de protection du réseau électrique basés sur FPGA."}],["$","a",null,{"href":"/reports/ge/fpga-spy-report.pdf","download":true,"className":"inline-block bg-black text-white px-6 py-3 rounded-xl hover:bg-gray-800 transition","children":"Télécharger le rapport technique complet"}]]}],["$","section",null,{"className":"mb-20","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-6","children":"Présentation"}],["$","$L4",null,{"slides":[{"src":"/images/ge/slides/Slide1.png","caption":""},{"src":"/images/ge/slides/Slide2.png","caption":""},{"src":"/images/ge/slides/Slide3.png","caption":""},{"src":"/images/ge/slides/Slide4.png","caption":""},{"src":"/images/ge/slides/Slide5.png","caption":""},{"src":"/images/ge/slides/Slide6.png","caption":""},{"src":"/images/ge/slides/Slide7.png","caption":""},{"src":"/images/ge/slides/Slide8.png","caption":""},{"src":"/images/ge/slides/Slide9.png","caption":""},{"src":"/images/ge/slides/Slide10.png","caption":""},{"src":"/images/ge/slides/Slide11.png","caption":""},{"src":"/images/ge/slides/Slide12.png","caption":""},{"src":"/images/ge/slides/Slide13.png","caption":""},{"src":"/images/ge/slides/Slide14.png","caption":""},{"src":"/images/ge/slides/Slide15.png","caption":""},{"src":"/images/ge/slides/Slide16.png","caption":""},{"src":"/images/ge/slides/Slide17.png","caption":""},{"src":"/images/ge/slides/Slide18.png","caption":""},{"src":"/images/ge/slides/Slide19.png","caption":""},{"src":"/images/ge/slides/Slide20.png","caption":""},{"src":"/images/ge/slides/Slide21.png","caption":""},{"src":"/images/ge/slides/Slide22.png","caption":""},{"src":"/images/ge/slides/Slide23.png","caption":""},{"src":"/images/ge/slides/Slide24.png","caption":""},{"src":"/images/ge/slides/Slide25.png","caption":""},{"src":"/images/ge/slides/Slide26.png","caption":""},{"src":"/images/ge/slides/Slide27.png","caption":""},{"src":"/images/ge/slides/Slide28.png","caption":""},{"src":"/images/ge/slides/Slide29.png","caption":""},{"src":"/images/ge/slides/Slide30.png","caption":""},{"src":"/images/ge/slides/Slide32.png","caption":""},{"src":"/images/ge/slides/Slide33.png","caption":""},{"src":"/images/ge/slides/Slide34.png","caption":""},{"src":"/images/ge/slides/Slide35.png","caption":""},{"src":"/images/ge/slides/Slide36.png","caption":""},{"src":"/images/ge/slides/Slide37.png","caption":""}]}]]}],"$L5","$L6","$L7","$L8"]}],["$L9"],"$La"]}],{},null,false,false]},null,false,false]},null,false,false]},null,false,false],"$Lb",false]],"m":"$undefined","G":["$c",[]],"S":true}
d:I[62165,["/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js"],"default"]
e:I[97367,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"OutletBoundary"]
f:"$Sreact.suspense"
11:I[97367,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"ViewportBoundary"]
13:I[97367,["/bekdoucheamine.github.io/_next/static/chunks/2f236954d6a65e12.js"],"MetadataBoundary"]
5:["$","section",null,{"className":"mb-16","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Contexte industriel"}],["$","p",null,{"className":"text-gray-700","children":"Projet R&D portant sur des systèmes de protection du réseau électrique basés sur FPGA. L’objectif était de concevoir un module de monitoring léger capable d’analyser en temps réel des trames IEC-61850 GOOSE au sein d’une architecture embarquée."}]]}]
6:["$","section",null,{"className":"mb-16","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Architecture du système"}],["$","p",null,{"className":"text-gray-700","children":"La solution repose sur des modules VHDL déployés sur FPGA combinés à un framework de validation et de simulation en Python permettant l’automatisation de la génération de tests, de la vérification et de la production de rapports."}]]}]
7:["$","section",null,{"className":"mb-20","children":[["$","h2",null,{"className":"text-2xl font-semibold mb-6","children":"Démonstration (Python Simulation Framework)"}],["$","$Ld",null,{"video":"/videos/ge/demo.mp4"}]]}]
8:["$","section",null,{"children":[["$","h2",null,{"className":"text-2xl font-semibold mb-4","children":"Impact et résultats"}],["$","ul",null,{"className":"space-y-3 text-gray-700","children":[["$","li",null,{"children":"• Accélération des cycles de debug des stacks de communication FPGA"}],["$","li",null,{"children":"• Détection fiable d’anomalies sur les trames GOOSE"}],["$","li",null,{"children":"• Pipeline de validation automatisé via Python"}],["$","li",null,{"children":"• Empreinte matérielle minimale sur FPGA (<1%)"}]]}]]}]
9:["$","script","script-0",{"src":"/bekdoucheamine.github.io/_next/static/chunks/f5604507b2ee26be.js","async":true,"nonce":"$undefined"}]
a:["$","$Le",null,{"children":["$","$f",null,{"name":"Next.MetadataOutlet","children":"$@10"}]}]
b:["$","$1","h",{"children":[null,["$","$L11",null,{"children":"$L12"}],["$","div",null,{"hidden":true,"children":["$","$L13",null,{"children":["$","$f",null,{"name":"Next.Metadata","children":"$L14"}]}]}],["$","meta",null,{"name":"next-size-adjust","content":""}]]}]
12:[["$","meta","0",{"charSet":"utf-8"}],["$","meta","1",{"name":"viewport","content":"width=device-width, initial-scale=1"}]]
10:null
14:[["$","title","0",{"children":"Create Next App"}],["$","meta","1",{"name":"description","content":"Generated by create next app"}]]
