Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 18 16:55:48 2024
| Host         : zjuer-xixi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IPCore_control_sets_placed.rpt
| Design       : IPCore
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           82 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           18 |
| Yes          | No                    | No                     |              31 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------+-----------------------------+------------------+----------------+--------------+
|          Clock Signal         |     Enable Signal    |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------+-----------------------------+------------------+----------------+--------------+
|  DCM_INST/inst/clk_out1       | sync_inst/EndLine    |                             |                1 |              1 |         1.00 |
|  TMDS_inst/tmds_clk_IBUF_BUFG |                      |                             |                1 |              3 |         3.00 |
|  TMDS_inst/tmds_clk_IBUF_BUFG |                      | TMDS_inst/clear             |                2 |              5 |         2.50 |
|  DCM_INST/inst/clk_out1       | sync_inst/EndLine    | sync_inst/PosY_reg          |                3 |              9 |         3.00 |
|  DCM_INST/inst/clk_out1       |                      | sync_inst/EndLine           |                4 |             10 |         2.50 |
|  DCM_INST/inst/clk_out1       | sync_inst/ActiveArea | TMDS_inst/encode_blue/SR[0] |                6 |             24 |         4.00 |
|  DCM_INST/inst/clk_out1       |                      | reset_IBUF                  |               12 |             27 |         2.25 |
|  TMDS_inst/tmds_clk_IBUF_BUFG | TMDS_inst/clear      |                             |                8 |             30 |         3.75 |
|  DCM_INST/inst/clk_out1       |                      |                             |               81 |            139 |         1.72 |
+-------------------------------+----------------------+-----------------------------+------------------+----------------+--------------+


