vendor_name = ModelSim
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Mux16bit2x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Decoder.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/ULA.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/WrapperSim.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Mux4bit2x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Dec7Seg.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/RegisterBank.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/WrapperDE2.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/MemoryInitFile.mif
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/InstrMemory.qip
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/InstrMemory.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Mux16bit3x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Microprocessor.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/Mult.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/TestStage.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/ControlDecode.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/ControlExecute.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/ControlWriteback.v
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/iuri/altera/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/iuri/Projects/altera/Microprocessor_v17_pipeline_v2/db/altsyncram_qu81.tdf
design_name = Microprocessor
instance = comp, \RST~input , RST~input, Microprocessor, 1
instance = comp, \CLK~input , CLK~input, Microprocessor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
