$date
	Fri Nov 22 09:11:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hdu_tb $end
$var wire 1 ! wren_ifid $end
$var wire 1 " pc_wren $end
$var wire 1 # clear_ifid $end
$var wire 1 $ clear_idex $end
$var wire 1 % clear_exmem $end
$var reg 1 & is_br_exmem $end
$var reg 1 ' is_uncbr_exmem $end
$var reg 1 ( pcsel_exmem $end
$var reg 5 ) rd_exmem [4:0] $end
$var reg 5 * rd_idex [4:0] $end
$var reg 1 + rdwren_exmem $end
$var reg 1 , rdwren_idex $end
$var reg 5 - rs1_ifid [4:0] $end
$var reg 5 . rs2_ifid [4:0] $end
$var integer 32 / fd [31:0] $end
$scope module inst_hdu $end
$var wire 1 & EXMEM_is_br $end
$var wire 1 ' EXMEM_is_uncbr $end
$var wire 1 ( EXMEM_pcsel $end
$var wire 5 0 EXMEM_rd [4:0] $end
$var wire 1 + EXMEM_rdwren $end
$var wire 5 1 IDEX_rd [4:0] $end
$var wire 1 , IDEX_rdwren $end
$var wire 5 2 IFID_rs1 [4:0] $end
$var wire 5 3 IFID_rs2 [4:0] $end
$var reg 1 % EXMEM_clear $end
$var reg 1 $ IDEX_clear $end
$var reg 1 # IFID_clear $end
$var reg 1 ! IFID_wren $end
$var reg 1 " pc_wren $end
$upscope $end
$scope task direct_test $end
$var reg 1 4 is_br_exmem $end
$var reg 1 5 is_uncbr_exmem $end
$var reg 1 6 pcsel_exmem $end
$var reg 5 7 rd_exmem [4:0] $end
$var reg 5 8 rd_idex [4:0] $end
$var reg 1 9 rdwren_exmem $end
$var reg 1 : rdwren_idex $end
$var reg 5 ; rs1_ifid [4:0] $end
$var reg 5 < rs2_ifid [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 <
b1011 ;
1:
19
b1100 8
b1101 7
16
05
14
bx 3
bx 2
bx 1
bx 0
b10000000000000000000000000000011 /
bx .
bx -
x,
x+
bx *
bx )
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10000
1!
1"
0%
0$
0#
b10000 .
b10000 3
b1 -
b1 2
b110 )
b110 0
b11000 *
b11000 1
1+
0,
0'
0&
1(
#20000
b10000 <
b1 ;
b110 7
b11000 8
0:
04
#30000
1%
1$
1#
b1010 .
b1010 3
b1100 -
b1100 2
b1100 )
b1100 0
b11111 *
b11111 1
1,
1'
1&
#40000
b1010 <
b1100 ;
b1100 7
b11111 8
1:
15
14
#50000
0!
0"
b10101 .
b10101 3
b1110 )
b1110 0
b1100 *
b1100 1
0'
0&
#60000
b10101 <
b1110 7
b1100 8
05
04
#70000
1!
1"
0%
0$
0#
b1001 .
b1001 3
b11010 -
b11010 2
b10010 )
b10010 0
b1000 *
b1000 1
0,
0(
#80000
b1001 <
b11010 ;
b10010 7
b1000 8
0:
06
#90000
b10001 .
b10001 3
b1010 -
b1010 2
b0 )
b0 0
b1101 *
b1101 1
#100000
b10001 <
b1010 ;
b0 7
b1101 8
#110000
b1101 .
b1101 3
b10100 -
b10100 2
b11000 )
b11000 0
b11111 *
b11111 1
0+
1'
1&
#120000
b1101 <
b10100 ;
b11000 7
b11111 8
09
15
14
#130000
1%
1$
1#
b0 .
b0 3
b10010 -
b10010 2
b1011 )
b1011 0
b11010 *
b11010 1
1+
1,
0&
1(
#140000
b0 <
b10010 ;
b1011 7
b11010 8
19
1:
04
16
#150000
0%
0$
0#
b11101 .
b11101 3
b11111 -
b11111 2
b10001 )
b10001 0
b111 *
b111 1
0,
1&
0(
#160000
b11101 <
b11111 ;
b10001 7
b111 8
0:
14
06
#170000
1%
1$
1#
b101 .
b101 3
b101 -
b101 2
b1001 )
b1001 0
b1011 *
b1011 1
1,
1(
#180000
b101 <
b101 ;
b1001 7
b1011 8
1:
16
#190000
0%
0$
0#
b11100 .
b11100 3
b1100 -
b1100 2
b10000 )
b10000 0
b11001 *
b11001 1
0+
0,
0'
0&
#200000
b11100 <
b1100 ;
b10000 7
b11001 8
09
0:
05
04
