#undef REG_PMU_APB_XTL_WAIT_CNT
#undef REG_PMU_APB_XTLBUF_WAIT_CNT
#undef REG_PMU_APB_XTLBUF1_REL_CFG
#undef REG_PMU_APB_XTLBUF0_REL_CFG
#undef REG_PMU_APB_XTL1_REL_CFG
#undef REG_PMU_APB_XTL0_REL_CFG
#undef REG_PMU_APB_WAKEUP_LOCK_EN1
#undef REG_PMU_APB_WAKEUP_LOCK_EN0
#undef REG_PMU_APB_TWPLL_REL_CFG
#undef REG_PMU_APB_SLEEP_XTLON_CTRL
#undef REG_PMU_APB_SLEEP_STATUS
#undef REG_PMU_APB_SLEEP_CTRL
#undef REG_PMU_APB_RC_CNT_WAIT_CFG
#undef REG_PMU_APB_RC1_REL_CFG
#undef REG_PMU_APB_RC0_REL_CFG
#undef REG_PMU_APB_PWR_STATUS3_DBG
#undef REG_PMU_APB_PWR_STATUS2_DBG
#undef REG_PMU_APB_PWR_STATUS1_DBG
#undef REG_PMU_APB_PWR_STATUS0_DBG
#undef REG_PMU_APB_PWR_CNT_WAIT_CFG1
#undef REG_PMU_APB_PWR_CNT_WAIT_CFG0
#undef REG_PMU_APB_PUB_CLK_RDY
#undef REG_PMU_APB_PUB_ACC_RDY
#undef REG_PMU_APB_PLL_WAIT_CNT2
#undef REG_PMU_APB_PLL_WAIT_CNT1
#undef REG_PMU_APB_PLL_PD_CFG
#undef REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_PUB_SYS_CFG
#undef REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_MM_TOP_CFG
#undef REG_PMU_APB_PD_MM_CODEC_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_MM_CODEC_CFG
#undef REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_GPU_TOP_CFG
#undef REG_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_GPU_C1_CFG
#undef REG_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_GPU_C0_CFG
#undef REG_PMU_APB_PD_CP1_LTE_P2_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP1_LTE_P2_CFG
#undef REG_PMU_APB_PD_CP1_LTE_P1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP1_LTE_P1_CFG
#undef REG_PMU_APB_PD_CP1_COMWRAP_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP1_COMWRAP_CFG
#undef REG_PMU_APB_PD_CP1_CEVA_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP1_CEVA_CFG
#undef REG_PMU_APB_PD_CP1_CA5_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP1_CA5_CFG
#undef REG_PMU_APB_PD_CP0_TD_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_TD_CFG
#undef REG_PMU_APB_PD_CP0_HU3GE_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_HU3GE_CFG
#undef REG_PMU_APB_PD_CP0_GSM_1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_GSM_1_CFG
#undef REG_PMU_APB_PD_CP0_GSM_0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_GSM_0_CFG
#undef REG_PMU_APB_PD_CP0_CEVA_1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_CEVA_1_CFG
#undef REG_PMU_APB_PD_CP0_CEVA_0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_CEVA_0_CFG
#undef REG_PMU_APB_PD_CP0_ARM9_1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_ARM9_1_CFG
#undef REG_PMU_APB_PD_CP0_ARM9_0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CP0_ARM9_0_CFG
#undef REG_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_TOP_CFG
#undef REG_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_LIT_MP4_CFG
#undef REG_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_LIT_C3_CFG
#undef REG_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_LIT_C2_CFG
#undef REG_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_LIT_C1_CFG
#undef REG_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_LIT_C0_CFG
#undef REG_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_BIG_MP4_CFG
#undef REG_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_BIG_C3_CFG
#undef REG_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_BIG_C2_CFG
#undef REG_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_BIG_C1_CFG
#undef REG_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_CA53_BIG_C0_CFG
#undef REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS
#undef REG_PMU_APB_PD_AP_SYS_CFG
#undef REG_PMU_APB_MPLL_REL_CFG
#undef REG_PMU_APB_MPLL0_REL_CFG
#undef REG_PMU_APB_MEM_SLP_CFG
#undef REG_PMU_APB_MEM_SD_CFG
#undef REG_PMU_APB_MEM_AUTO_SLP_CFG
#undef REG_PMU_APB_MEM_AUTO_SD_CFG
#undef REG_PMU_APB_LVDSDIS_PLL_REL_CFG
#undef REG_PMU_APB_LTEPLL_REL_CFG
#undef REG_PMU_APB_LP_AUTO_CTRL
#undef REG_PMU_APB_GPLL_REL_CFG
#undef REG_PMU_APB_DPLL_REL_CFG
#undef REG_PMU_APB_DDR_SLEEP_CTRL
#undef REG_PMU_APB_DDR_PHY_RET_CFG
#undef REG_PMU_APB_DDR_OP_MODE_CFG
#undef REG_PMU_APB_DDR_CHN_SLEEP_CTRL1
#undef REG_PMU_APB_DDR_CHN_SLEEP_CTRL0
#undef REG_PMU_APB_CP_SOFT_RST
#undef REG_PMU_APB_CP_SLP_STATUS_DBG0
#undef REG_PMU_APB_CP1_PD_SHUTDOWN_CFG
#undef REG_PMU_APB_CP0_PD_SHUTDOWN_CFG
#undef REG_PMU_APB_CGM_FORCE_EN_CFG3
#undef REG_PMU_APB_CGM_FORCE_EN_CFG2
#undef REG_PMU_APB_CGM_FORCE_EN_CFG1
#undef REG_PMU_APB_CGM_FORCE_EN_CFG0
#undef REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3
#undef REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2
#undef REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1
#undef REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0
#undef REG_PMU_APB_CA53_LIT_C3_INT_DISABLE
#undef REG_PMU_APB_CA53_LIT_C2_INT_DISABLE
#undef REG_PMU_APB_CA53_LIT_C1_INT_DISABLE
#undef REG_PMU_APB_CA53_LIT_C0_INT_DISABLE
#undef REG_PMU_APB_CA53_BIG_C3_INT_DISABLE
#undef REG_PMU_APB_CA53_BIG_C2_INT_DISABLE
#undef REG_PMU_APB_CA53_BIG_C1_INT_DISABLE
#undef REG_PMU_APB_CA53_BIG_C0_INT_DISABLE
#undef REG_PMU_APB_BISR_EN_CFG
#undef REG_PMU_APB_BISR_DONE_STATUS
#undef REG_PMU_APB_BISR_BYP_CFG
#undef REG_PMU_APB_BISR_BUSY_STATUS
#undef REG_PMU_APB_ARM7_HOLD_CGM_EN
#undef REG_PMU_APB_AP_WAKEUP_POR_CFG
#undef REG_PMU_APB_APCPU_CORE_PU_LOCK
#undef REG_PMU_APB_26M_SEL_CFG
#undef REG_MM_AHB_MM_QOS_CFG1
#undef REG_MM_AHB_MM_QOS_CFG0
#undef REG_MM_AHB_MIPI_CSI2_CTRL
#undef REG_MM_AHB_GEN_CKG_CFG
#undef REG_MM_AHB_AHB_RST
#undef REG_MM_AHB_AHB_EB
#undef REG_AP_APB_APB_RST
#undef REG_AP_APB_APB_MISC_CTRL
#undef REG_AP_APB_APB_EB
#undef REG_AP_AHB_ZIP_MTX_QOS_CFG
#undef REG_AP_AHB_RES_REG
#undef REG_AP_AHB_OTG_PHY_TUNE
#undef REG_AP_AHB_OTG_PHY_TEST
#undef REG_AP_AHB_OTG_PHY_CTRL
#undef REG_AP_AHB_NANC_CLK_CFG
#undef REG_AP_AHB_MISC_CKG_EN
#undef REG_AP_AHB_MISC_CFG
#undef REG_AP_AHB_MCU_PAUSE
#undef REG_AP_AHB_LVDS_PLL_CFG1
#undef REG_AP_AHB_LVDS_PLL_CFG0
#undef REG_AP_AHB_LVDS_CFG
#undef REG_AP_AHB_JMP_ADDR_APCPU_C3
#undef REG_AP_AHB_JMP_ADDR_APCPU_C2
#undef REG_AP_AHB_JMP_ADDR_APCPU_C1
#undef REG_AP_AHB_JMP_ADDR_APCPU_C0
#undef REG_AP_AHB_HSIC_PHY_TUNE
#undef REG_AP_AHB_HSIC_PHY_TEST
#undef REG_AP_AHB_HSIC_PHY_CTRL
#undef REG_AP_AHB_HOLDING_PEN
#undef REG_AP_AHB_GSP_SEL
#undef REG_AP_AHB_CHIP_ID
#undef REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG
#undef REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG
#undef REG_AP_AHB_AP_QOS_CFG
#undef REG_AP_AHB_AP_MAIN_MTX_HPROT_CFG
#undef REG_AP_AHB_APCPU_STANDBY_STATUS
#undef REG_AP_AHB_APCPU_RST_SET
#undef REG_AP_AHB_APCPU_QCHN_STA_LIT
#undef REG_AP_AHB_APCPU_QCHN_STA_BIG
#undef REG_AP_AHB_APCPU_QCHN_CTL_LIT
#undef REG_AP_AHB_APCPU_QCHN_CTL_BIG
#undef REG_AP_AHB_APCPU_LIT_L2FLUSH
#undef REG_AP_AHB_APCPU_LIT_CKG_EN
#undef REG_AP_AHB_APCPU_GIC_CLK_CFG
#undef REG_AP_AHB_APCPU_GIC_CKG_CFG
#undef REG_AP_AHB_APCPU_CKG_SEL_CFG
#undef REG_AP_AHB_APCPU_CKG_DIV_CFG
#undef REG_AP_AHB_APCPU_CCI_CTRL
#undef REG_AP_AHB_APCPU_CCI_BASE_H25
#undef REG_AP_AHB_APCPU_C3_PU_LOCK
#undef REG_AP_AHB_APCPU_C3_AUTO_FORCE_SHUTDOWN_EN
#undef REG_AP_AHB_APCPU_C2_PU_LOCK
#undef REG_AP_AHB_APCPU_C2_AUTO_FORCE_SHUTDOWN_EN
#undef REG_AP_AHB_APCPU_C1_PU_LOCK
#undef REG_AP_AHB_APCPU_C1_AUTO_FORCE_SHUTDOWN_EN
#undef REG_AP_AHB_APCPU_C0_PU_LOCK
#undef REG_AP_AHB_APCPU_C0_AUTO_FORCE_SHUTDOWN_EN
#undef REG_AP_AHB_APCPU_BIG_L2FLUSH
#undef REG_AP_AHB_APCPU_BIG_CKG_EN
#undef REG_AP_AHB_APCPU_AUTO_GATE_EN
#undef REG_AP_AHB_AHB_RST
#undef REG_AP_AHB_AHB_EB
#undef REG_AON_APB_VBC_CTRL
#undef REG_AON_APB_UPLL_CFG2
#undef REG_AON_APB_UPLL_CFG1
#undef REG_AON_APB_TWPLL_CFG2
#undef REG_AON_APB_TWPLL_CFG1
#undef REG_AON_APB_TS_CFG
#undef REG_AON_APB_THM_RST_MONITOR
#undef REG_AON_APB_SINDRV_CTRL
#undef REG_AON_APB_RTC4M_RC_VAL
#undef REG_AON_APB_RTC4M_1_CFG
#undef REG_AON_APB_RTC4M_0_CFG
#undef REG_AON_APB_RES_REG1
#undef REG_AON_APB_RES_REG0
#undef REG_AON_APB_REDUN_CFG
#undef REG_AON_APB_REC_26MHZ_BUF_CFG
#undef REG_AON_APB_PWR_CTRL
#undef REG_AON_APB_PROT_BUS_SECURE_EN
#undef REG_AON_APB_PROT_ARM7_SPACE_EN
#undef REG_AON_APB_PROJ_ID_1
#undef REG_AON_APB_PROJ_ID_0
#undef REG_AON_APB_PMU_RST_MONITOR
#undef REG_AON_APB_PLL_SOFT_CNT_DONE
#undef REG_AON_APB_PLL_LOCK_OUT_SEL
#undef REG_AON_APB_PLL_BG_CFG
#undef REG_AON_APB_PLD_ID_1
#undef REG_AON_APB_PLD_ID_0
#undef REG_AON_APB_OSC_OBS
#undef REG_AON_APB_OSC_CTRL
#undef REG_AON_APB_MPLL_CFG2
#undef REG_AON_APB_MPLL_CFG1
#undef REG_AON_APB_MPLL0_CFG2
#undef REG_AON_APB_MPLL0_CFG1
#undef REG_AON_APB_MANU_ID
#undef REG_AON_APB_LVDSDIS_SEL
#undef REG_AON_APB_LVDSDISPLL_CFG2
#undef REG_AON_APB_LVDSDISPLL_CFG1
#undef REG_AON_APB_LVDS_CFG
#undef REG_AON_APB_LTEPLL_CFG2
#undef REG_AON_APB_LTEPLL_CFG1
#undef REG_AON_APB_LDSP_RST
#undef REG_AON_APB_LDSP_MTX_CTRL3
#undef REG_AON_APB_LDSP_MTX_CTRL2
#undef REG_AON_APB_LDSP_MTX_CTRL1
#undef REG_AON_APB_LDSP_BOOT_VEC
#undef REG_AON_APB_LDSP_BOOT_EN
#undef REG_AON_APB_LACC_MTX_CTRL
#undef REG_AON_APB_IO_DLY_CTRL
#undef REG_AON_APB_IMP_ID
#undef REG_AON_APB_GPLL_CFG2
#undef REG_AON_APB_GPLL_CFG1
#undef REG_AON_APB_EMC_AUTO_GATE_EN
#undef REG_AON_APB_DPLL_CFG2
#undef REG_AON_APB_DPLL_CFG1
#undef REG_AON_APB_DJTAG_MUX_SEL
#undef REG_AON_APB_DERIVED_ID
#undef REG_AON_APB_DCXO_LC_REG1
#undef REG_AON_APB_DCXO_LC_REG0
#undef REG_AON_APB_CSSYS_CFG
#undef REG_AON_APB_CP_ARM_JTAG_CTRL
#undef REG_AON_APB_CP1_WPROT_EN1
#undef REG_AON_APB_CP1_WPROT_EN0
#undef REG_AON_APB_CP1_CP0_ADDR_MSB
#undef REG_AON_APB_CP0_WPROT_EN1
#undef REG_AON_APB_CP0_WPROT_EN0
#undef REG_AON_APB_CORTEX_MTX_CTRL3
#undef REG_AON_APB_CORTEX_MTX_CTRL2
#undef REG_AON_APB_CORTEX_MTX_CTRL1
#undef REG_AON_APB_CCIR_RCVR_CFG
#undef REG_AON_APB_CA5_TCLK_DLY_LEN
#undef REG_AON_APB_CA5_LIT_THM_CTRL
#undef REG_AON_APB_CA5_BIG_THM_CTRL
#undef REG_AON_APB_BOOT_MODE
#undef REG_AON_APB_BOND_OPT1
#undef REG_AON_APB_BOND_OPT0
#undef REG_AON_APB_BB_LDO_CAL_START
#undef REG_AON_APB_BB_BG_CTRL
#undef REG_AON_APB_AVS_SOFT_RST
#undef REG_AON_APB_ARM7_SYS_SOFT_RST
#undef REG_AON_APB_ARM7_CFG_BUS
#undef REG_AON_APB_AP_WPROT_EN1
#undef REG_AON_APB_AP_WPROT_EN0
#undef REG_AON_APB_AP_RST_MONITOR
#undef REG_AON_APB_AP_MODULE_FOLLOW_CTRL
#undef REG_AON_APB_AP_IRAM_REMAP
#undef REG_AON_APB_APCPU_TOP_SOFT_RST
#undef REG_AON_APB_APCPU_SDISABLE
#undef REG_AON_APB_APCPU_RST_MONITOR
#undef REG_AON_APB_APCPU_LIT_SOFT_RST
#undef REG_AON_APB_APCPU_CCI_CKG_CFG
#undef REG_AON_APB_APCPU_BIG_SOFT_RST
#undef REG_AON_APB_APB_RTC_EB
#undef REG_AON_APB_APB_RST2
#undef REG_AON_APB_APB_RST1
#undef REG_AON_APB_APB_RST0
#undef REG_AON_APB_APB_EB1
#undef REG_AON_APB_APB_EB0
#undef REG_AON_APB_AON_REG_PROT
#undef REG_AON_APB_AON_QOS_CFG
#undef REG_AON_APB_AON_MTX_PROT_CFG
#undef REG_AON_APB_AON_DMA_INT_EN
#undef REG_AON_APB_AON_CGM_CFG
#undef REG_AON_APB_AON_APB_RSV
#undef REG_AON_APB_ADA_SEL_CTRL
#undef REG_AON_APB_A53_LITCORE_VDROP_SNSR_CTRL
#undef REG_AON_APB_A53_BIGCORE_VDROP_SNSR_CTRL
#undef REG_AON_APB_A53_AUTO_REG_SAVE_CRTL
#undef BIT_PMU_APB_XTLBUF1_WAIT_CNT
#undef BIT_PMU_APB_XTLBUF1_VCP1_SEL
#undef BIT_PMU_APB_XTLBUF1_VCP0_SEL
#undef BIT_PMU_APB_XTLBUF1_CP1_SEL
#undef BIT_PMU_APB_XTLBUF1_CP0_SEL
#undef BIT_PMU_APB_XTLBUF1_ARM7_SEL
#undef BIT_PMU_APB_XTLBUF1_AP_SEL
#undef BIT_PMU_APB_XTLBUF0_WAIT_CNT
#undef BIT_PMU_APB_XTLBUF0_VCP1_SEL
#undef BIT_PMU_APB_XTLBUF0_VCP0_SEL
#undef BIT_PMU_APB_XTLBUF0_CP1_SEL
#undef BIT_PMU_APB_XTLBUF0_CP0_SEL
#undef BIT_PMU_APB_XTLBUF0_ARM7_SEL
#undef BIT_PMU_APB_XTLBUF0_AP_SEL
#undef BIT_PMU_APB_XTL1_WAIT_CNT
#undef BIT_PMU_APB_XTL1_VCP1_SEL
#undef BIT_PMU_APB_XTL1_VCP0_SEL
#undef BIT_PMU_APB_XTL1_CP1_SEL
#undef BIT_PMU_APB_XTL1_CP0_SEL
#undef BIT_PMU_APB_XTL1_ARM7_SEL
#undef BIT_PMU_APB_XTL1_AP_SEL
#undef BIT_PMU_APB_XTL0_WAIT_CNT
#undef BIT_PMU_APB_XTL0_VCP1_SEL
#undef BIT_PMU_APB_XTL0_VCP0_SEL
#undef BIT_PMU_APB_XTL0_CP1_SEL
#undef BIT_PMU_APB_XTL0_CP0_SEL
#undef BIT_PMU_APB_XTL0_ARM7_SEL
#undef BIT_PMU_APB_XTL0_AP_SEL
#undef BIT_PMU_APB_VCP1_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_VCP1_SLP_STATUS
#undef BIT_PMU_APB_VCP1_SLEEP_XTL_ON
#undef BIT_PMU_APB_VCP1_PWR_WAIT_CNT
#undef BIT_PMU_APB_VCP1_LIGHT_SLEEP
#undef BIT_PMU_APB_VCP1_FORCE_LIGHT_SLEEP
#undef BIT_PMU_APB_VCP1_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_VCP1_DEEP_SLEEP
#undef BIT_PMU_APB_VCP0_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_VCP0_SLP_STATUS
#undef BIT_PMU_APB_VCP0_SLEEP_XTL_ON
#undef BIT_PMU_APB_VCP0_PWR_WAIT_CNT
#undef BIT_PMU_APB_VCP0_LIGHT_SLEEP
#undef BIT_PMU_APB_VCP0_FORCE_LIGHT_SLEEP
#undef BIT_PMU_APB_VCP0_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_VCP0_DEEP_SLEEP
#undef BIT_PMU_APB_USBPLL_PD
#undef BIT_PMU_APB_TWPLL_WAIT_CNT
#undef BIT_PMU_APB_TWPLL_VCP1_SEL
#undef BIT_PMU_APB_TWPLL_VCP0_SEL
#undef BIT_PMU_APB_TWPLL_REF_SEL
#undef BIT_PMU_APB_TWPLL_CP1_SEL
#undef BIT_PMU_APB_TWPLL_CP0_SEL
#undef BIT_PMU_APB_TWPLL_ARM7_SEL
#undef BIT_PMU_APB_TWPLL_AP_SEL
#undef BIT_PMU_APB_RST_DLY_CFG
#undef BIT_PMU_APB_REDUN_CFG_3
#undef BIT_PMU_APB_REDUN_CFG_2
#undef BIT_PMU_APB_REDUN_CFG_1
#undef BIT_PMU_APB_REDUN_CFG_0
#undef BIT_PMU_APB_RC1_WAIT_CNT
#undef BIT_PMU_APB_RC1_VCP1_SEL
#undef BIT_PMU_APB_RC1_VCP0_SEL
#undef BIT_PMU_APB_RC1_CP1_SEL
#undef BIT_PMU_APB_RC1_CP0_SEL
#undef BIT_PMU_APB_RC1_ARM7_SEL
#undef BIT_PMU_APB_RC1_AP_SEL
#undef BIT_PMU_APB_RC0_WAIT_CNT
#undef BIT_PMU_APB_RC0_VCP1_SEL
#undef BIT_PMU_APB_RC0_VCP0_SEL
#undef BIT_PMU_APB_RC0_CP1_SEL
#undef BIT_PMU_APB_RC0_CP0_SEL
#undef BIT_PMU_APB_RC0_ARM7_SEL
#undef BIT_PMU_APB_RC0_AP_SEL
#undef BIT_PMU_APB_PUB_SOFT_RST
#undef BIT_PMU_APB_PUB_CLK_RDY
#undef BIT_PMU_APB_PUB_ACC_RDY
#undef BIT_PMU_APB_PUB_26M_SEL
#undef BIT_PMU_APB_PD_PUB_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_PUB_SYS_STATE
#undef BIT_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_PUB_SYS_PWR_ON_DLY
#undef BIT_PMU_APB_PD_PUB_SYS_ISO_ON_DLY
#undef BIT_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_MM_TOP_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_MM_TOP_STATE
#undef BIT_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_MM_TOP_PWR_ON_DLY
#undef BIT_PMU_APB_PD_MM_TOP_ISO_ON_DLY
#undef BIT_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_MM_TOP_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_MM_TOP_BISR_DONE
#undef BIT_PMU_APB_PD_MM_TOP_BISR_BUSY
#undef BIT_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_MM_CODEC_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_MM_CODEC_STATE
#undef BIT_PMU_APB_PD_MM_CODEC_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_MM_CODEC_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_MM_CODEC_PWR_ON_DLY
#undef BIT_PMU_APB_PD_MM_CODEC_ISO_ON_DLY
#undef BIT_PMU_APB_PD_MM_CODEC_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_MM_CODEC_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_MM_CODEC_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_MM_CODEC_BISR_DONE
#undef BIT_PMU_APB_PD_MM_CODEC_BISR_BUSY
#undef BIT_PMU_APB_PD_MM_CODEC_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_GPU_TOP_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_GPU_TOP_STATE
#undef BIT_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_GPU_TOP_PWR_ON_DLY
#undef BIT_PMU_APB_PD_GPU_TOP_ISO_ON_DLY
#undef BIT_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_GPU_TOP_BISR_DONE
#undef BIT_PMU_APB_PD_GPU_TOP_BISR_BUSY
#undef BIT_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_GPU_C1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_GPU_C1_STATE
#undef BIT_PMU_APB_PD_GPU_C1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_GPU_C1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_GPU_C1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_GPU_C1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_GPU_C1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_GPU_C1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_GPU_C1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_GPU_C1_BISR_DONE
#undef BIT_PMU_APB_PD_GPU_C1_BISR_BUSY
#undef BIT_PMU_APB_PD_GPU_C1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_GPU_C0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_GPU_C0_STATE
#undef BIT_PMU_APB_PD_GPU_C0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_GPU_C0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_GPU_C0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_GPU_C0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_GPU_C0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_GPU_C0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_GPU_C0_BISR_DONE
#undef BIT_PMU_APB_PD_GPU_C0_BISR_BUSY
#undef BIT_PMU_APB_PD_GPU_C0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P2_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P2_VCP1_SEL
#undef BIT_PMU_APB_PD_CP1_LTE_P2_STATE
#undef BIT_PMU_APB_PD_CP1_LTE_P2_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP1_LTE_P2_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P2_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P2_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P2_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP1_LTE_P2_CP1_SEL
#undef BIT_PMU_APB_PD_CP1_LTE_P2_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P2_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP1_LTE_P2_BISR_DONE
#undef BIT_PMU_APB_PD_CP1_LTE_P2_BISR_BUSY
#undef BIT_PMU_APB_PD_CP1_LTE_P2_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P1_VCP1_SEL
#undef BIT_PMU_APB_PD_CP1_LTE_P1_STATE
#undef BIT_PMU_APB_PD_CP1_LTE_P1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP1_LTE_P1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP1_LTE_P1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP1_LTE_P1_CP1_SEL
#undef BIT_PMU_APB_PD_CP1_LTE_P1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP1_LTE_P1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP1_LTE_P1_BISR_DONE
#undef BIT_PMU_APB_PD_CP1_LTE_P1_BISR_BUSY
#undef BIT_PMU_APB_PD_CP1_LTE_P1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP1_COMWRAP_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP1_COMWRAP_VCP1_SEL
#undef BIT_PMU_APB_PD_CP1_COMWRAP_STATE
#undef BIT_PMU_APB_PD_CP1_COMWRAP_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP1_COMWRAP_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP1_COMWRAP_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP1_COMWRAP_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP1_COMWRAP_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP1_COMWRAP_CP1_SEL
#undef BIT_PMU_APB_PD_CP1_COMWRAP_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP1_COMWRAP_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP1_COMWRAP_BISR_DONE
#undef BIT_PMU_APB_PD_CP1_COMWRAP_BISR_BUSY
#undef BIT_PMU_APB_PD_CP1_COMWRAP_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP1_CEVA_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP1_CEVA_VCP1_SEL
#undef BIT_PMU_APB_PD_CP1_CEVA_STATE
#undef BIT_PMU_APB_PD_CP1_CEVA_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP1_CEVA_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP1_CEVA_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP1_CEVA_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP1_CEVA_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP1_CEVA_CP1_SEL
#undef BIT_PMU_APB_PD_CP1_CEVA_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP1_CEVA_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP1_CEVA_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP1_CEVA_BISR_DONE
#undef BIT_PMU_APB_PD_CP1_CEVA_BISR_BUSY
#undef BIT_PMU_APB_PD_CP1_CEVA_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP1_CA5_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP1_CA5_VCP1_SEL
#undef BIT_PMU_APB_PD_CP1_CA5_STATE
#undef BIT_PMU_APB_PD_CP1_CA5_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP1_CA5_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP1_CA5_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP1_CA5_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP1_CA5_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP1_CA5_CP1_SEL
#undef BIT_PMU_APB_PD_CP1_CA5_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP1_CA5_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP1_CA5_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP1_CA5_BISR_DONE
#undef BIT_PMU_APB_PD_CP1_CA5_BISR_BUSY
#undef BIT_PMU_APB_PD_CP1_CA5_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_TD_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_TD_VCP1_SEL
#undef BIT_PMU_APB_PD_CP0_TD_STATE
#undef BIT_PMU_APB_PD_CP0_TD_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_TD_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_TD_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_TD_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_TD_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_TD_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_TD_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_TD_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_TD_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_TD_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_TD_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_HU3GE_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_HU3GE_VCP1_SEL
#undef BIT_PMU_APB_PD_CP0_HU3GE_STATE
#undef BIT_PMU_APB_PD_CP0_HU3GE_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_HU3GE_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_HU3GE_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_HU3GE_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_HU3GE_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_HU3GE_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_HU3GE_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_HU3GE_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_HU3GE_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_HU3GE_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_HU3GE_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_GSM_1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_GSM_1_STATE
#undef BIT_PMU_APB_PD_CP0_GSM_1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_GSM_1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_GSM_1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_GSM_1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_GSM_1_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_GSM_1_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_GSM_1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_GSM_0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_GSM_0_VCP1_SEL
#undef BIT_PMU_APB_PD_CP0_GSM_0_STATE
#undef BIT_PMU_APB_PD_CP0_GSM_0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_GSM_0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_GSM_0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_GSM_0_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_GSM_0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_GSM_0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_GSM_0_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_GSM_0_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_GSM_0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_1_STATE
#undef BIT_PMU_APB_PD_CP0_CEVA_1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_CEVA_1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_CEVA_1_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_CEVA_1_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_CEVA_1_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_CEVA_1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_0_VCP1_SEL
#undef BIT_PMU_APB_PD_CP0_CEVA_0_STATE
#undef BIT_PMU_APB_PD_CP0_CEVA_0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_CEVA_0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_CEVA_0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_CEVA_0_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_CEVA_0_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_CEVA_0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_CEVA_0_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_CEVA_0_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_CEVA_0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_1_VCP1_SEL
#undef BIT_PMU_APB_PD_CP0_ARM9_1_STATE
#undef BIT_PMU_APB_PD_CP0_ARM9_1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_ARM9_1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_ARM9_1_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_ARM9_1_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_ARM9_1_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_ARM9_1_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_ARM9_1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_0_VCP0_SEL
#undef BIT_PMU_APB_PD_CP0_ARM9_0_STATE
#undef BIT_PMU_APB_PD_CP0_ARM9_0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CP0_ARM9_0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CP0_ARM9_0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CP0_ARM9_0_CP0_SEL
#undef BIT_PMU_APB_PD_CP0_ARM9_0_CGM_HOLD_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CP0_ARM9_0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CP0_ARM9_0_BISR_DONE
#undef BIT_PMU_APB_PD_CP0_ARM9_0_BISR_BUSY
#undef BIT_PMU_APB_PD_CP0_ARM9_0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_TOP_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_TOP_STOP_EN
#undef BIT_PMU_APB_PD_CA53_TOP_STATE
#undef BIT_PMU_APB_PD_CA53_TOP_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_TOP_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_TOP_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_TOP_PD_SEL
#undef BIT_PMU_APB_PD_CA53_TOP_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_TOP_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_TOP_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_TOP_CMG_HOLD_EN
#undef BIT_PMU_APB_PD_CA53_TOP_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_TOP_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_TOP_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_TOP_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_TOP_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_STATE
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_PD_SEL
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_LIT_MP4_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C3_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C3_STATE
#undef BIT_PMU_APB_PD_CA53_LIT_C3_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_LIT_C3_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_LIT_C3_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C3_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C3_PD_SEL
#undef BIT_PMU_APB_PD_CA53_LIT_C3_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C3_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_LIT_C3_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C3_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C3_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_LIT_C3_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_LIT_C3_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_LIT_C3_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C2_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C2_STATE
#undef BIT_PMU_APB_PD_CA53_LIT_C2_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_LIT_C2_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_LIT_C2_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C2_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C2_PD_SEL
#undef BIT_PMU_APB_PD_CA53_LIT_C2_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C2_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_LIT_C2_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C2_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C2_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_LIT_C2_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_LIT_C2_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_LIT_C2_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C1_STATE
#undef BIT_PMU_APB_PD_CA53_LIT_C1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_LIT_C1_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_LIT_C1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C1_PD_SEL
#undef BIT_PMU_APB_PD_CA53_LIT_C1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_LIT_C1_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_LIT_C1_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_LIT_C1_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_LIT_C1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C0_STATE
#undef BIT_PMU_APB_PD_CA53_LIT_C0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_LIT_C0_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_LIT_C0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C0_PD_SEL
#undef BIT_PMU_APB_PD_CA53_LIT_C0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_LIT_C0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_LIT_C0_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_LIT_C0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_LIT_C0_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_LIT_C0_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_LIT_C0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_C3_CMG_HOLD_EN
#undef BIT_PMU_APB_PD_CA53_C2_CMG_HOLD_EN
#undef BIT_PMU_APB_PD_CA53_C1_CMG_HOLD_EN
#undef BIT_PMU_APB_PD_CA53_C0_CMG_HOLD_EN
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_STATE
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_PD_SEL
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_BIG_MP4_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C3_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C3_STATE
#undef BIT_PMU_APB_PD_CA53_BIG_C3_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_BIG_C3_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_BIG_C3_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C3_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C3_PD_SEL
#undef BIT_PMU_APB_PD_CA53_BIG_C3_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C3_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_BIG_C3_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C3_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C3_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_BIG_C3_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_BIG_C3_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_BIG_C3_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C2_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C2_STATE
#undef BIT_PMU_APB_PD_CA53_BIG_C2_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_BIG_C2_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_BIG_C2_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C2_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C2_PD_SEL
#undef BIT_PMU_APB_PD_CA53_BIG_C2_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C2_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_BIG_C2_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C2_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C2_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_BIG_C2_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_BIG_C2_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_BIG_C2_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C1_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C1_STATE
#undef BIT_PMU_APB_PD_CA53_BIG_C1_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_BIG_C1_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_BIG_C1_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C1_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C1_PD_SEL
#undef BIT_PMU_APB_PD_CA53_BIG_C1_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C1_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_BIG_C1_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C1_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C1_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_BIG_C1_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_BIG_C1_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_BIG_C1_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C0_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C0_STATE
#undef BIT_PMU_APB_PD_CA53_BIG_C0_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_CA53_BIG_C0_PWR_RST_CFG
#undef BIT_PMU_APB_PD_CA53_BIG_C0_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C0_PWR_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C0_PD_SEL
#undef BIT_PMU_APB_PD_CA53_BIG_C0_ISO_ON_DLY
#undef BIT_PMU_APB_PD_CA53_BIG_C0_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_CA53_BIG_C0_DBG_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C0_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_CA53_BIG_C0_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_CA53_BIG_C0_BISR_DONE
#undef BIT_PMU_APB_PD_CA53_BIG_C0_BISR_BUSY
#undef BIT_PMU_APB_PD_CA53_BIG_C0_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_PD_AP_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_PD_AP_SYS_STATE
#undef BIT_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK
#undef BIT_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY
#undef BIT_PMU_APB_PD_AP_SYS_PWR_ON_DLY
#undef BIT_PMU_APB_PD_AP_SYS_ISO_ON_DLY
#undef BIT_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN
#undef BIT_PMU_APB_PD_AP_SYS_BISR_FORCE_EN
#undef BIT_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP
#undef BIT_PMU_APB_PD_AP_SYS_BISR_DONE
#undef BIT_PMU_APB_PD_AP_SYS_BISR_BUSY
#undef BIT_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN
#undef BIT_PMU_APB_NIC_LP_CTRL_DISABLE
#undef BIT_PMU_APB_MPLL_WAIT_CNT
#undef BIT_PMU_APB_MPLL_VCP1_SEL
#undef BIT_PMU_APB_MPLL_VCP0_SEL
#undef BIT_PMU_APB_MPLL_REF_SEL
#undef BIT_PMU_APB_MPLL_FORCE_PD
#undef BIT_PMU_APB_MPLL_CP1_SEL
#undef BIT_PMU_APB_MPLL_CP0_SEL
#undef BIT_PMU_APB_MPLL_ARM7_SEL
#undef BIT_PMU_APB_MPLL_AP_SEL
#undef BIT_PMU_APB_MPLL0_WAIT_CNT
#undef BIT_PMU_APB_MPLL0_VCP1_SEL
#undef BIT_PMU_APB_MPLL0_VCP0_SEL
#undef BIT_PMU_APB_MPLL0_REF_SEL
#undef BIT_PMU_APB_MPLL0_CP1_SEL
#undef BIT_PMU_APB_MPLL0_CP0_SEL
#undef BIT_PMU_APB_MPLL0_ARM7_SEL
#undef BIT_PMU_APB_MPLL0_AP_SEL
#undef BIT_PMU_APB_MM_SOFT_RST
#undef BIT_PMU_APB_MEM_SLP_CFG
#undef BIT_PMU_APB_MEM_SD_CFG
#undef BIT_PMU_APB_MEM_AUTO_SLP_EN
#undef BIT_PMU_APB_MEM_AUTO_SD_EN
#undef BIT_PMU_APB_LVDSDIS_PLL_WAIT_CNT
#undef BIT_PMU_APB_LVDSDIS_PLL_VCP1_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_VCP0_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_REF_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_CP1_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_CP0_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_ARM7_SEL
#undef BIT_PMU_APB_LVDSDIS_PLL_AP_SEL
#undef BIT_PMU_APB_LTEPLL_WAIT_CNT
#undef BIT_PMU_APB_LTEPLL_VCP1_SEL
#undef BIT_PMU_APB_LTEPLL_VCP0_SEL
#undef BIT_PMU_APB_LTEPLL_REF_SEL
#undef BIT_PMU_APB_LTEPLL_CP1_SEL
#undef BIT_PMU_APB_LTEPLL_CP0_SEL
#undef BIT_PMU_APB_LTEPLL_ARM7_SEL
#undef BIT_PMU_APB_LTEPLL_AP_SEL
#undef BIT_PMU_APB_GPU_SOFT_RST
#undef BIT_PMU_APB_GPLL_WAIT_CNT
#undef BIT_PMU_APB_GPLL_REF_SEL
#undef BIT_PMU_APB_GPLL_PD
#undef BIT_PMU_APB_GGE_26M_SEL
#undef BIT_PMU_APB_EIC_LIGHT_SLEEP_SEL
#undef BIT_PMU_APB_EIC_DEEP_SLEEP_SEL
#undef BIT_PMU_APB_DPLL_WAIT_CNT
#undef BIT_PMU_APB_DPLL_VCP1_SEL
#undef BIT_PMU_APB_DPLL_VCP0_SEL
#undef BIT_PMU_APB_DPLL_REF_SEL
#undef BIT_PMU_APB_DPLL_CP1_SEL
#undef BIT_PMU_APB_DPLL_CP0_SEL
#undef BIT_PMU_APB_DPLL_ARM7_SEL
#undef BIT_PMU_APB_DPLL_AP_SEL
#undef BIT_PMU_APB_DDR_UMCTL_SOFT_RST
#undef BIT_PMU_APB_DDR_UMCTL_RET_EN
#undef BIT_PMU_APB_DDR_UMCTL_EB
#undef BIT_PMU_APB_DDR_UMCTL_AUTO_GATE_EN
#undef BIT_PMU_APB_DDR_UMCTL_APB_SOFT_RST
#undef BIT_PMU_APB_DDR_PUBL_SOFT_RST
#undef BIT_PMU_APB_DDR_PUBL_RET_EN
#undef BIT_PMU_APB_DDR_PUBL_EB
#undef BIT_PMU_APB_DDR_PUBL_AUTO_GATE_EN
#undef BIT_PMU_APB_DDR_PUBL_APB_SOFT_RST
#undef BIT_PMU_APB_DDR_PHY_SOFT_RST
#undef BIT_PMU_APB_DDR_PHY_ISO_RST_EN
#undef BIT_PMU_APB_DDR_PHY_EB
#undef BIT_PMU_APB_DDR_PHY_CKE_RET_EN
#undef BIT_PMU_APB_DDR_PHY_AUTO_RET_EN
#undef BIT_PMU_APB_DDR_PHY_AUTO_GATE_EN
#undef BIT_PMU_APB_DDR_OPERATE_MODE_IDLE
#undef BIT_PMU_APB_DDR_OPERATE_MODE_CNT_LMT
#undef BIT_PMU_APB_DDR_OPERATE_MODE_BUSY
#undef BIT_PMU_APB_DDR_OPERATE_MODE
#undef BIT_PMU_APB_DDR_CTRL_CGM_SEL
#undef BIT_PMU_APB_DDR_CTRL_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN9_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN9_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN9_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN8_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN8_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN8_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN7_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN7_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN7_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN6_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN6_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN6_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN5_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN5_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN5_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN4_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN4_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN4_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN3_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN3_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN3_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN2_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN2_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN2_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN1_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN1_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN1_AXI_LP_EN
#undef BIT_PMU_APB_DDR_CHN0_CGM_SEL
#undef BIT_PMU_APB_DDR_CHN0_AXI_STOP_SEL
#undef BIT_PMU_APB_DDR_CHN0_AXI_LP_EN
#undef BIT_PMU_APB_DAP_CA53_CCI_EN
#undef BIT_PMU_APB_CP1_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_CP1_SOFT_RST
#undef BIT_PMU_APB_CP1_SLP_STATUS
#undef BIT_PMU_APB_CP1_SLEEP_XTL_ON
#undef BIT_PMU_APB_CP1_PWR_WAIT_CNT
#undef BIT_PMU_APB_CP1_LIGHT_SLEEP
#undef BIT_PMU_APB_CP1_FORCE_LIGHT_SLEEP
#undef BIT_PMU_APB_CP1_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_CP1_DEEP_SLP_DBG
#undef BIT_PMU_APB_CP1_DEEP_SLEEP
#undef BIT_PMU_APB_CP1_26M_SEL
#undef BIT_PMU_APB_CP0_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_CP0_SOFT_RST
#undef BIT_PMU_APB_CP0_SLP_STATUS
#undef BIT_PMU_APB_CP0_SLEEP_XTL_ON
#undef BIT_PMU_APB_CP0_PWR_WAIT_CNT
#undef BIT_PMU_APB_CP0_LIGHT_SLEEP
#undef BIT_PMU_APB_CP0_FORCE_LIGHT_SLEEP
#undef BIT_PMU_APB_CP0_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_CP0_DEEP_SLP_DBG
#undef BIT_PMU_APB_CP0_DEEP_SLEEP
#undef BIT_PMU_APB_CP0_26M_SEL
#undef BIT_PMU_APB_CGM_FORCE_EN_CFG3
#undef BIT_PMU_APB_CGM_FORCE_EN_CFG2
#undef BIT_PMU_APB_CGM_FORCE_EN_CFG1
#undef BIT_PMU_APB_CGM_FORCE_EN_CFG0
#undef BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG3
#undef BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG2
#undef BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG1
#undef BIT_PMU_APB_CGM_AUTO_GATE_SEL_CFG0
#undef BIT_PMU_APB_CA53_LIT_MP4_WAKEUP_EN
#undef BIT_PMU_APB_CA53_LIT_MP4_DSLP_ENA
#undef BIT_PMU_APB_CA53_LIT_C3_WAKEUP_EN
#undef BIT_PMU_APB_CA53_LIT_C3_INT_DISABLE
#undef BIT_PMU_APB_CA53_LIT_C3_DSLP_ENA
#undef BIT_PMU_APB_CA53_LIT_C2_WAKEUP_EN
#undef BIT_PMU_APB_CA53_LIT_C2_INT_DISABLE
#undef BIT_PMU_APB_CA53_LIT_C2_DSLP_ENA
#undef BIT_PMU_APB_CA53_LIT_C1_WAKEUP_EN
#undef BIT_PMU_APB_CA53_LIT_C1_INT_DISABLE
#undef BIT_PMU_APB_CA53_LIT_C1_DSLP_ENA
#undef BIT_PMU_APB_CA53_LIT_C0_WAKEUP_EN
#undef BIT_PMU_APB_CA53_LIT_C0_INT_DISABLE
#undef BIT_PMU_APB_CA53_LIT_C0_DSLP_ENA
#undef BIT_PMU_APB_CA53_LIT_AUTO_CLK_CTRL_DISABLE
#undef BIT_PMU_APB_CA53_BIG_MP4_WAKEUP_EN
#undef BIT_PMU_APB_CA53_BIG_MP4_DSLP_ENA
#undef BIT_PMU_APB_CA53_BIG_C3_WAKEUP_EN
#undef BIT_PMU_APB_CA53_BIG_C3_INT_DISABLE
#undef BIT_PMU_APB_CA53_BIG_C3_DSLP_ENA
#undef BIT_PMU_APB_CA53_BIG_C2_WAKEUP_EN
#undef BIT_PMU_APB_CA53_BIG_C2_INT_DISABLE
#undef BIT_PMU_APB_CA53_BIG_C2_DSLP_ENA
#undef BIT_PMU_APB_CA53_BIG_C1_WAKEUP_EN
#undef BIT_PMU_APB_CA53_BIG_C1_INT_DISABLE
#undef BIT_PMU_APB_CA53_BIG_C1_DSLP_ENA
#undef BIT_PMU_APB_CA53_BIG_C0_WAKEUP_EN
#undef BIT_PMU_APB_CA53_BIG_C0_INT_DISABLE
#undef BIT_PMU_APB_CA53_BIG_C0_DSLP_ENA
#undef BIT_PMU_APB_CA53_BIG_AUTO_CLK_CTRL_DISABLE
#undef BIT_PMU_APB_BUSY_TRANSFER_HWDATA_SEL
#undef BIT_PMU_APB_ARM7_SOFT_RST
#undef BIT_PMU_APB_ARM7_SLP_STATUS
#undef BIT_PMU_APB_ARM7_SLEEP_XTL_ON
#undef BIT_PMU_APB_ARM7_PWR_WAIT_CNT
#undef BIT_PMU_APB_ARM7_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_AP_WAKEUP_POR_N
#undef BIT_PMU_APB_AP_SYS_WAKEUP_LOCK_EN
#undef BIT_PMU_APB_AP_SOFT_RST
#undef BIT_PMU_APB_AP_SLP_STATUS
#undef BIT_PMU_APB_AP_SLEEP_XTL_ON
#undef BIT_PMU_APB_AP_PWR_WAIT_CNT
#undef BIT_PMU_APB_AP_LIGHT_SLEEP
#undef BIT_PMU_APB_AP_FORCE_LIGHT_SLEEP
#undef BIT_PMU_APB_AP_FORCE_DEEP_SLEEP
#undef BIT_PMU_APB_AP_DEEP_SLEEP
#undef BIT_PMU_APB_APCPU_C3_PU_LOCK
#undef BIT_PMU_APB_APCPU_C2_PU_LOCK
#undef BIT_PMU_APB_APCPU_C1_PU_LOCK
#undef BIT_PMU_APB_APCPU_C0_PU_LOCK
#undef BIT_PMU_APB_AP_26M_SEL
#undef BIT_PMU_APB_AON_RC_4M_SEL
#undef BIT_PMU_APB_AON_26M_SEL
#undef BIT_PMU_APB_ADB_CTRL_EN_LIT
#undef BIT_PMU_APB_ADB_CTRL_EN_BIG
#undef BIT_PMU_APB_ACINACTM_LIT
#undef BIT_PMU_APB_ACINACTM_CTRL
#undef BIT_PMU_APB_ACINACTM_BIG
#undef BIT_MM_AHB_VSP_SOFT_RST
#undef BIT_MM_AHB_VSP_EB
#undef BIT_MM_AHB_VSP_AXI_CKG_EN
#undef BIT_MM_AHB_VPP_SOFT_RST
#undef BIT_MM_AHB_VPP_EB
#undef BIT_MM_AHB_VPP_AXI_CKG_EN
#undef BIT_MM_AHB_SENSOR_CKG_EN
#undef BIT_MM_AHB_ROT_SOFT_RST
#undef BIT_MM_AHB_QOS_W_VSP
#undef BIT_MM_AHB_QOS_W_VPP
#undef BIT_MM_AHB_QOS_W_JPG
#undef BIT_MM_AHB_QOS_W_ISP
#undef BIT_MM_AHB_QOS_W_DCAM
#undef BIT_MM_AHB_QOS_W_CODEC
#undef BIT_MM_AHB_QOS_R_VSP
#undef BIT_MM_AHB_QOS_R_VPP
#undef BIT_MM_AHB_QOS_R_JPG
#undef BIT_MM_AHB_QOS_R_ISP
#undef BIT_MM_AHB_QOS_R_DCAM
#undef BIT_MM_AHB_QOS_R_CODEC
#undef BIT_MM_AHB_OR1200_SOFT_RST
#undef BIT_MM_AHB_MMU_SOFT_RST
#undef BIT_MM_AHB_MMU_EB
#undef BIT_MM_AHB_MM_MTX_SOFT_RST
#undef BIT_MM_AHB_MM_MTX_AXI_CKG_EN
#undef BIT_MM_AHB_MM_AXI_CKG_EN
#undef BIT_MM_AHB_MIPI_CSI_CKG_EN
#undef BIT_MM_AHB_MIPI_CPHY_TEST_CTL
#undef BIT_MM_AHB_MIPI_CPHY_SYNC_MODE
#undef BIT_MM_AHB_MIPI_CPHY_SEL
#undef BIT_MM_AHB_MIPI_CPHY_SAMPLE_SEL
#undef BIT_MM_AHB_JPG_SOFT_RST
#undef BIT_MM_AHB_JPG_EB
#undef BIT_MM_AHB_JPG_AXI_CKG_EN
#undef BIT_MM_AHB_ISP_LOG_SOFT_RST
#undef BIT_MM_AHB_ISP_EB
#undef BIT_MM_AHB_ISP_CFG_SOFT_RST
#undef BIT_MM_AHB_ISP_AXI_CKG_EN
#undef BIT_MM_AHB_DCAM_SOFT_RST
#undef BIT_MM_AHB_DCAM_EB
#undef BIT_MM_AHB_DCAM_AXI_CKG_EN
#undef BIT_MM_AHB_CSI_SOFT_RST
#undef BIT_MM_AHB_CSI_EB
#undef BIT_MM_AHB_CPHY_CFG_CKG_EN
#undef BIT_MM_AHB_CKG_SOFT_RST
#undef BIT_MM_AHB_CKG_EB
#undef BIT_MM_AHB_CCIR_SOFT_RST
#undef BIT_MM_AHB_CCIR_EB
#undef BIT_MM_AHB_CAM2_SOFT_RST
#undef BIT_MM_AHB_CAM1_SOFT_RST
#undef BIT_MM_AHB_CAM0_SOFT_RST
#undef BIT_AP_APB_UART4_SOFT_RST
#undef BIT_AP_APB_UART4_EB
#undef BIT_AP_APB_UART3_SOFT_RST
#undef BIT_AP_APB_UART3_EB
#undef BIT_AP_APB_UART2_SOFT_RST
#undef BIT_AP_APB_UART2_EB
#undef BIT_AP_APB_UART1_SOFT_RST
#undef BIT_AP_APB_UART1_EB
#undef BIT_AP_APB_UART0_SOFT_RST
#undef BIT_AP_APB_UART0_EB
#undef BIT_AP_APB_SPI2_SOFT_RST
#undef BIT_AP_APB_SPI2_EB
#undef BIT_AP_APB_SPI1_SOFT_RST
#undef BIT_AP_APB_SPI1_EB
#undef BIT_AP_APB_SPI0_SOFT_RST
#undef BIT_AP_APB_SPI0_EB
#undef BIT_AP_APB_SIM_CLK_POLARITY
#undef BIT_AP_APB_SIM0_SOFT_RST
#undef BIT_AP_APB_SIM0_EB
#undef BIT_AP_APB_INTC3_SOFT_RST
#undef BIT_AP_APB_INTC3_EB
#undef BIT_AP_APB_INTC2_SOFT_RST
#undef BIT_AP_APB_INTC2_EB
#undef BIT_AP_APB_INTC1_SOFT_RST
#undef BIT_AP_APB_INTC1_EB
#undef BIT_AP_APB_INTC0_SOFT_RST
#undef BIT_AP_APB_INTC0_EB
#undef BIT_AP_APB_IIS3_SOFT_RST
#undef BIT_AP_APB_IIS3_EB
#undef BIT_AP_APB_IIS2_SOFT_RST
#undef BIT_AP_APB_IIS2_EB
#undef BIT_AP_APB_IIS1_SOFT_RST
#undef BIT_AP_APB_IIS1_EB
#undef BIT_AP_APB_IIS0_SOFT_RST
#undef BIT_AP_APB_IIS0_EB
#undef BIT_AP_APB_I2C4_SOFT_RST
#undef BIT_AP_APB_I2C4_EB
#undef BIT_AP_APB_I2C3_SOFT_RST
#undef BIT_AP_APB_I2C3_EB
#undef BIT_AP_APB_I2C2_SOFT_RST
#undef BIT_AP_APB_I2C2_EB
#undef BIT_AP_APB_I2C1_SOFT_RST
#undef BIT_AP_APB_I2C1_EB
#undef BIT_AP_APB_I2C0_SOFT_RST
#undef BIT_AP_APB_I2C0_EB
#undef BIT_AP_APB_FMARK_POLARITY_INV
#undef BIT_AP_APB_CKG_SOFT_RST
#undef BIT_AP_APB_CKG_EB
#undef BIT_AP_AHB_ZIP_MTX_SOFT_RST
#undef BIT_AP_AHB_ZIPMTX_S0_AWQOS
#undef BIT_AP_AHB_ZIPMTX_S0_ARQOS
#undef BIT_AP_AHB_ZIPMTX_EB
#undef BIT_AP_AHB_ZIPENC_SOFT_RST
#undef BIT_AP_AHB_ZIPENC_EB
#undef BIT_AP_AHB_ZIPENC_AWQOS
#undef BIT_AP_AHB_ZIPENC_ARQOS
#undef BIT_AP_AHB_ZIPDEC_SOFT_RST
#undef BIT_AP_AHB_ZIPDEC_EB
#undef BIT_AP_AHB_ZIPDEC_AWQOS
#undef BIT_AP_AHB_ZIPDEC_ARQOS
#undef BIT_AP_AHB_STANDBYWFI_LIT
#undef BIT_AP_AHB_STANDBYWFIL2_LIT
#undef BIT_AP_AHB_STANDBYWFIL2_BIG
#undef BIT_AP_AHB_STANDBYWFI_BIG
#undef BIT_AP_AHB_STANDBYWFE_LIT
#undef BIT_AP_AHB_STANDBYWFE_BIG
#undef BIT_AP_AHB_SPINLOCK_SOFT_RST
#undef BIT_AP_AHB_SPINLOCK_EB
#undef BIT_AP_AHB_SDIO2_SOFT_RST
#undef BIT_AP_AHB_SDIO2_SLOT_SEL
#undef BIT_AP_AHB_SDIO2_EB
#undef BIT_AP_AHB_SDIO1_SOFT_RST
#undef BIT_AP_AHB_SDIO1_SLOT_SEL
#undef BIT_AP_AHB_SDIO1_EB
#undef BIT_AP_AHB_SDIO0_SOFT_RST
#undef BIT_AP_AHB_SDIO0_SLOT_SEL
#undef BIT_AP_AHB_SDIO0_EB
#undef BIT_AP_AHB_RES_REG
#undef BIT_AP_AHB_QOS_W_TMC
#undef BIT_AP_AHB_QOS_W_DISPC
#undef BIT_AP_AHB_QOS_R_TMC
#undef BIT_AP_AHB_QOS_R_DISPC
#undef BIT_AP_AHB_OTG_VBUS_VALID_EXT_SEL
#undef BIT_AP_AHB_OTG_VBUS_VALID_EXT
#undef BIT_AP_AHB_OTG_VATESTENB
#undef BIT_AP_AHB_OTG_UTMI_SOFT_RST
#undef BIT_AP_AHB_OTG_TXVREFTUNE
#undef BIT_AP_AHB_OTG_TXRISETUNE
#undef BIT_AP_AHB_OTG_TXRESTUNE
#undef BIT_AP_AHB_OTG_TXPREEMPPULSETUNE
#undef BIT_AP_AHB_OTG_TXPREEMPAMPTUNE
#undef BIT_AP_AHB_OTG_TXHSXVTUNE
#undef BIT_AP_AHB_OTG_TXFSLSTUNE
#undef BIT_AP_AHB_OTG_TXBITSTUFFENH
#undef BIT_AP_AHB_OTG_TXBITSTUFFEN
#undef BIT_AP_AHB_OTG_TESTDATAOUTSEL
#undef BIT_AP_AHB_OTG_TESTDATAOUT
#undef BIT_AP_AHB_OTG_TESTDATAIN
#undef BIT_AP_AHB_OTG_TESTCLK
#undef BIT_AP_AHB_OTG_TESTBURNIN
#undef BIT_AP_AHB_OTG_TESTADDR
#undef BIT_AP_AHB_OTG_SS_SCALEDOWNMODE
#undef BIT_AP_AHB_OTG_SQRXTUNE
#undef BIT_AP_AHB_OTG_SOFT_RST
#undef BIT_AP_AHB_OTG_REFCLKSEL
#undef BIT_AP_AHB_OTG_PHY_SOFT_RST
#undef BIT_AP_AHB_OTG_OTGDISABLE
#undef BIT_AP_AHB_OTG_LOOPBACKENB
#undef BIT_AP_AHB_OTG_FSEL
#undef BIT_AP_AHB_OTG_EB
#undef BIT_AP_AHB_OTG_DPPULLDOWN
#undef BIT_AP_AHB_OTG_DMPULLUP
#undef BIT_AP_AHB_OTG_DMPULLDOWN
#undef BIT_AP_AHB_OTG_COMMONONN
#undef BIT_AP_AHB_OTG_ATERESET
#undef BIT_AP_AHB_NFC_SOFT_RST
#undef BIT_AP_AHB_NFC_EB
#undef BIT_AP_AHB_NANDC_SOFT_RST
#undef BIT_AP_AHB_NANDC_ECC_EB
#undef BIT_AP_AHB_NANDC_EB
#undef BIT_AP_AHB_NANDC_2X_EB
#undef BIT_AP_AHB_MCU_SYS_SLEEP_EN
#undef BIT_AP_AHB_MCU_SLEEP_FOLLOW_APCPU_EN
#undef BIT_AP_AHB_MCU_LIGHT_SLEEP_EN
#undef BIT_AP_AHB_MCU_DEEP_SLEEP_EN
#undef BIT_AP_AHB_MCU_CORE_SLEEP
#undef BIT_AP_AHB_MCU_APCPU_C3_SLEEP
#undef BIT_AP_AHB_MCU_APCPU_C2_SLEEP
#undef BIT_AP_AHB_MCU_APCPU_C1_SLEEP
#undef BIT_AP_AHB_MCU_APCPU_C0_SLEEP
#undef BIT_AP_AHB_LVDS_TXSW
#undef BIT_AP_AHB_LVDS_TXSLEW
#undef BIT_AP_AHB_LVDS_TXRERSER
#undef BIT_AP_AHB_LVDS_TXPD
#undef BIT_AP_AHB_LVDS_TXCOM
#undef BIT_AP_AHB_LVDS_TXCLKDATA
#undef BIT_AP_AHB_LVDS_SOFT_RST
#undef BIT_AP_AHB_LVDS_PRE_EMP
#undef BIT_AP_AHB_LVDS_PLL_SDM_EN
#undef BIT_AP_AHB_LVDS_PLL_RSV
#undef BIT_AP_AHB_LVDS_PLL_REFIN
#undef BIT_AP_AHB_LVDS_PLL_NINT
#undef BIT_AP_AHB_LVDS_PLLN
#undef BIT_AP_AHB_LVDS_PLL_MOD_EN
#undef BIT_AP_AHB_LVDS_PLL_LPF
#undef BIT_AP_AHB_LVDS_PLL_LOCK_DET
#undef BIT_AP_AHB_LVDS_PLL_KINT
#undef BIT_AP_AHB_LVDS_PLL_IBIAS
#undef BIT_AP_AHB_LVDS_PLL_DIV_S
#undef BIT_AP_AHB_LVDS_EB
#undef BIT_AP_AHB_JMP_ADDR_APCPU_C3
#undef BIT_AP_AHB_JMP_ADDR_APCPU_C2
#undef BIT_AP_AHB_JMP_ADDR_APCPU_C1
#undef BIT_AP_AHB_JMP_ADDR_APCPU_C0
#undef BIT_AP_AHB_IF_SELECT_HSIC
#undef BIT_AP_AHB_HSIC_VBUS_VALID_EXT_SEL
#undef BIT_AP_AHB_HSIC_VBUS_VALID_EXT
#undef BIT_AP_AHB_HSIC_VATESTENB
#undef BIT_AP_AHB_HSIC_UTMI_SOFT_RST
#undef BIT_AP_AHB_HSIC_TXVREFTUNE
#undef BIT_AP_AHB_HSIC_TXRISETUNE
#undef BIT_AP_AHB_HSIC_TXRESTUNE
#undef BIT_AP_AHB_HSIC_TXPREEMPPULSETUNE
#undef BIT_AP_AHB_HSIC_TXPREEMPAMPTUNE
#undef BIT_AP_AHB_HSIC_TXHSXVTUNE
#undef BIT_AP_AHB_HSIC_TXFSLSTUNE
#undef BIT_AP_AHB_HSIC_TXBITSTUFFENH
#undef BIT_AP_AHB_HSIC_TXBITSTUFFEN
#undef BIT_AP_AHB_HSIC_TESTDATAOUTSEL
#undef BIT_AP_AHB_HSIC_TESTDATAOUT
#undef BIT_AP_AHB_HSIC_TESTDATAIN
#undef BIT_AP_AHB_HSIC_TESTCLK
#undef BIT_AP_AHB_HSIC_TESTBURNIN
#undef BIT_AP_AHB_HSIC_TESTADDR
#undef BIT_AP_AHB_HSIC_SS_SCALEDOWNMODE
#undef BIT_AP_AHB_HSIC_SQRXTUNE
#undef BIT_AP_AHB_HSIC_SOFT_RST
#undef BIT_AP_AHB_HSIC_REFCLKSEL
#undef BIT_AP_AHB_HSIC_REFCLK_DIV
#undef BIT_AP_AHB_HSIC_PHY_SOFT_RST
#undef BIT_AP_AHB_HSIC_OTGDISABLE
#undef BIT_AP_AHB_HSIC_LOOPBACKENB
#undef BIT_AP_AHB_HSIC_IF_MODE
#undef BIT_AP_AHB_HSIC_FSEL
#undef BIT_AP_AHB_HSIC_EB
#undef BIT_AP_AHB_HSIC_DPPULLDOWN
#undef BIT_AP_AHB_HSIC_DMPULLUP
#undef BIT_AP_AHB_HSIC_DMPULLDOWN
#undef BIT_AP_AHB_HSIC_DBNCE_FLTR_BYPASS
#undef BIT_AP_AHB_HSIC_COMMONONN
#undef BIT_AP_AHB_HSIC_ATERESET
#undef BIT_AP_AHB_HPROT_SDIO2
#undef BIT_AP_AHB_HPROT_SDIO1
#undef BIT_AP_AHB_HPROT_SDIO0
#undef BIT_AP_AHB_HPROT_NFC
#undef BIT_AP_AHB_HPROT_EMMC
#undef BIT_AP_AHB_HPROT_DMAW
#undef BIT_AP_AHB_HPROT_DMAR
#undef BIT_AP_AHB_HOLDING_PEN
#undef BIT_AP_AHB_GSP_VER_SEL
#undef BIT_AP_AHB_GSP_SOFT_RST
#undef BIT_AP_AHB_GSP_EB
#undef BIT_AP_AHB_GSP_CKG_FORCE_EN
#undef BIT_AP_AHB_GSP_AUTO_GATE_EN
#undef BIT_AP_AHB_EMMC_SOFT_RST
#undef BIT_AP_AHB_EMMC_SLOT_SEL
#undef BIT_AP_AHB_EMMC_EB
#undef BIT_AP_AHB_DSI_SOFT_RST
#undef BIT_AP_AHB_DSI_EB
#undef BIT_AP_AHB_DRM_SOFT_RST
#undef BIT_AP_AHB_DRM_EB
#undef BIT_AP_AHB_DPHY_REF_CKG_EN
#undef BIT_AP_AHB_DPHY_CFG_CKG_EN
#undef BIT_AP_AHB_DMA_SOFT_RST
#undef BIT_AP_AHB_DMA_EB
#undef BIT_AP_AHB_DMA_ACT_LIGHT_EN
#undef BIT_AP_AHB_DISP_TMC_CKG_EN
#undef BIT_AP_AHB_DISP_MTX_SOFT_RST
#undef BIT_AP_AHB_DISPC_SOFT_RST
#undef BIT_AP_AHB_DISPC_EB
#undef BIT_AP_AHB_CSSYS_SOFT_RST
#undef BIT_AP_AHB_CLK_NANDC2X_SEL
#undef BIT_AP_AHB_CLK_NANDC2X_DIV
#undef BIT_AP_AHB_CHIP_ID
#undef BIT_AP_AHB_CCI_SOFT_RST
#undef BIT_AP_AHB_BUSMON2_SOFT_RST
#undef BIT_AP_AHB_BUSMON2_EB
#undef BIT_AP_AHB_BUSMON2_CHN_SEL
#undef BIT_AP_AHB_BUSMON1_SOFT_RST
#undef BIT_AP_AHB_BUSMON1_EB
#undef BIT_AP_AHB_BUSMON1_CHN_SEL
#undef BIT_AP_AHB_BUSMON0_SOFT_RST
#undef BIT_AP_AHB_BUSMON0_EB
#undef BIT_AP_AHB_BUSMON0_CHN_SEL
#undef BIT_AP_AHB_ASHB_APCPU_DBG_VLD
#undef BIT_AP_AHB_ASHB_APCPU_DBG_EN
#undef BIT_AP_AHB_AP_QCHN_LIT_SOFT_RST
#undef BIT_AP_AHB_AP_QCHN_BIG_SOFT_RST
#undef BIT_AP_AHB_AP_PERI_FORCE_SLP
#undef BIT_AP_AHB_AP_PERI_FORCE_ON
#undef BIT_AP_AHB_AP_EMC_AUTO_GATE_EN
#undef BIT_AP_AHB_APCPU_TRACE_FORCE_SLEEP
#undef BIT_AP_AHB_APCPU_TRACE_AUTO_GATE_EN
#undef BIT_AP_AHB_APCPU_SOCDBG_SOFT_RST
#undef BIT_AP_AHB_APCPU_Q_WAIT_REQ_LIT
#undef BIT_AP_AHB_APCPU_Q_WAIT_REQ_BIG
#undef BIT_AP_AHB_APCPU_Q_WAIT_GAP_LIT
#undef BIT_AP_AHB_APCPU_Q_WAIT_GAP_BIG
#undef BIT_AP_AHB_APCPU_Q_STATUS_LIT
#undef BIT_AP_AHB_APCPU_Q_STATUS_BIG
#undef BIT_AP_AHB_APCPU_Q_RETN_SEL_LIT
#undef BIT_AP_AHB_APCPU_Q_RETN_SEL_BIG
#undef BIT_AP_AHB_APCPU_Q_RETN_BYP_LIT
#undef BIT_AP_AHB_APCPU_Q_RETN_BYP_BIG
#undef BIT_AP_AHB_APCPU_Q_PGEN_DUR_LIT
#undef BIT_AP_AHB_APCPU_Q_PGEN_DUR_BIG
#undef BIT_AP_AHB_APCPU_Q_NEG_THD_LIT
#undef BIT_AP_AHB_APCPU_Q_NEG_THD_BIG
#undef BIT_AP_AHB_APCPU_Q_LP_EN_LIT
#undef BIT_AP_AHB_APCPU_Q_LP_EN_BIG
#undef BIT_AP_AHB_APCPU_LIT_MCU_CKG_SEL
#undef BIT_AP_AHB_APCPU_LIT_MCU_CKG_DIV
#undef BIT_AP_AHB_APCPU_LIT_L2FLUSHREQ
#undef BIT_AP_AHB_APCPU_LIT_L2FLUSHDONE
#undef BIT_AP_AHB_APCPU_LIT_DBG_EN
#undef BIT_AP_AHB_APCPU_LIT_DBG_CKG_DIV
#undef BIT_AP_AHB_APCPU_LIT_CORE_EN
#undef BIT_AP_AHB_APCPU_LIT_ATB_EN
#undef BIT_AP_AHB_APCPU_LIT_ATB_CKG_DIV
#undef BIT_AP_AHB_APCPU_LIT_ACE_CKG_DIV
#undef BIT_AP_AHB_APCPU_L2RAM_LIGHT_SLEEP_EN
#undef BIT_AP_AHB_APCPU_IRAM_REMAP
#undef BIT_AP_AHB_APCPU_GIC_SOFT_RST
#undef BIT_AP_AHB_APCPU_GIC_CLK_SEL
#undef BIT_AP_AHB_APCPU_GIC_CLK_DIV
#undef BIT_AP_AHB_APCPU_GIC_CKG_EN
#undef BIT_AP_AHB_APCPU_ETM_SOFT_RST
#undef BIT_AP_AHB_APCPU_EMC_AUTO_GATE_EN
#undef BIT_AP_AHB_APCPU_DBG_FORCE_SLEEP
#undef BIT_AP_AHB_APCPU_DBG_AUTO_GATE_EN
#undef BIT_AP_AHB_APCPU_DAP_SNOOP_DISABLE
#undef BIT_AP_AHB_APCPU_CS_DBG_SOFT_RST
#undef BIT_AP_AHB_APCPU_CORE_AUTO_GATE_EN
#undef BIT_AP_AHB_APCPU_CCI_QOSOVRD
#undef BIT_AP_AHB_APCPU_CCI_BUFOVRD
#undef BIT_AP_AHB_APCPU_CCI_BASE_H25
#undef BIT_AP_AHB_APCPU_CCI_AWQOS_LIT
#undef BIT_AP_AHB_APCPU_CCI_AWQOS_BIG
#undef BIT_AP_AHB_APCPU_CCI_ARQOS_LIT
#undef BIT_AP_AHB_APCPU_CCI_ARQOS_BIG
#undef BIT_AP_AHB_APCPU_C3_WFI_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C3_PU_LOCK
#undef BIT_AP_AHB_APCPU_C3_AUTO_SLP_EN
#undef BIT_AP_AHB_APCPU_C3_AUTO_FORCE_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C2_WFI_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C2_PU_LOCK
#undef BIT_AP_AHB_APCPU_C2_AUTO_SLP_EN
#undef BIT_AP_AHB_APCPU_C2_AUTO_FORCE_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C1_WFI_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C1_PU_LOCK
#undef BIT_AP_AHB_APCPU_C1_AUTO_SLP_EN
#undef BIT_AP_AHB_APCPU_C1_AUTO_FORCE_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C0_WFI_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_C0_PU_LOCK
#undef BIT_AP_AHB_APCPU_C0_AUTO_SLP_EN
#undef BIT_AP_AHB_APCPU_C0_AUTO_FORCE_SHUTDOWN_EN
#undef BIT_AP_AHB_APCPU_BIG_MCU_CKG_SEL
#undef BIT_AP_AHB_APCPU_BIG_MCU_CKG_DIV
#undef BIT_AP_AHB_APCPU_BIG_L2FLUSHREQ
#undef BIT_AP_AHB_APCPU_BIG_L2FLUSHDONE
#undef BIT_AP_AHB_APCPU_BIG_INT_DISABLE
#undef BIT_AP_AHB_APCPU_BIG_DBG_EN
#undef BIT_AP_AHB_APCPU_BIG_DBG_CKG_DIV
#undef BIT_AP_AHB_APCPU_BIG_CORE_EN
#undef BIT_AP_AHB_APCPU_BIG_ATB_EN
#undef BIT_AP_AHB_APCPU_BIG_ATB_CKG_DIV
#undef BIT_AP_AHB_APCPU_BIG_ACE_CKG_DIV
#undef BIT_AP_AHB_APCPU_AUTO_REG_SAVE_TRIG_SEL
#undef BIT_AP_AHB_APCPU_AUTO_REG_SAVE_EN
#undef BIT_AP_AHB_APCPU_AUTO_GATE_EN
#undef BIT_AP_AHB_AP_APB_SLEEP
#undef BIT_AP_AHB_AP_AHB_AUTO_GATE_EN
#undef BIT_AON_APB_ZIP_EMC_EB
#undef BIT_AON_APB_XTLBUF1_SOFT_CNT_DONE
#undef BIT_AON_APB_XTLBUF0_SOFT_CNT_DONE
#undef BIT_AON_APB_WPLL_OVR_FREQ_SEL
#undef BIT_AON_APB_WGADC_DIV_EN
#undef BIT_AON_APB_VBC_SOFT_RST
#undef BIT_AON_APB_VBC_INT_CP1_ARM_SEL
#undef BIT_AON_APB_VBC_INT_CP0_ARM_SEL
#undef BIT_AON_APB_VBC_EB
#undef BIT_AON_APB_VBC_DMA_CP1_ARM_SEL
#undef BIT_AON_APB_VBC_DMA_CP0_ARM_SEL
#undef BIT_AON_APB_VBC_DA01_INT_SYS_SEL
#undef BIT_AON_APB_VBC_DA01_DMA_SYS_SEL
#undef BIT_AON_APB_VBC_AFIFO_INT_SYS_SEL
#undef BIT_AON_APB_VBC_AD23_INT_SYS_SEL
#undef BIT_AON_APB_VBC_AD23_DMA_SYS_SEL
#undef BIT_AON_APB_VBC_AD01_INT_SYS_SEL
#undef BIT_AON_APB_VBC_AD01_DMA_SYS_SEL
#undef BIT_AON_APB_USB_PHY_PD
#undef BIT_AON_APB_USB_DLOAD_EN
#undef BIT_AON_APB_UPLL_SDM_EN
#undef BIT_AON_APB_UPLL_RES
#undef BIT_AON_APB_UPLL_REFIN
#undef BIT_AON_APB_UPLL_NINT
#undef BIT_AON_APB_UPLL_N
#undef BIT_AON_APB_UPLL_MOD_EN
#undef BIT_AON_APB_UPLL_LPF
#undef BIT_AON_APB_UPLL_LOCK_DONE
#undef BIT_AON_APB_UPLL_KINT
#undef BIT_AON_APB_UPLL_IBIAS
#undef BIT_AON_APB_UPLL_DIV_S
#undef BIT_AON_APB_TWPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_TWPLL_SDM_EN
#undef BIT_AON_APB_TWPLL_RES
#undef BIT_AON_APB_TWPLL_REFIN
#undef BIT_AON_APB_TWPLL_NINT
#undef BIT_AON_APB_TWPLL_N
#undef BIT_AON_APB_TWPLL_MOD_EN
#undef BIT_AON_APB_TWPLL_LPF
#undef BIT_AON_APB_TWPLL_LOCK_DONE
#undef BIT_AON_APB_TWPLL_KINT
#undef BIT_AON_APB_TWPLL_IBIAS
#undef BIT_AON_APB_TWPLL_DIV_S
#undef BIT_AON_APB_TW_MODE_SEL
#undef BIT_AON_APB_TPC_SOFT_RST
#undef BIT_AON_APB_TPC_EB
#undef BIT_AON_APB_THM_SOFT_RST
#undef BIT_AON_APB_THM_RTC_EB
#undef BIT_AON_APB_THM_RST_MONITOR
#undef BIT_AON_APB_THM_EB
#undef BIT_AON_APB_STD_CELL
#undef BIT_AON_APB_SPLK_SOFT_RST
#undef BIT_AON_APB_SPLK_EB
#undef BIT_AON_APB_SLEEP_PLLLOCK_SEL
#undef BIT_AON_APB_SLEEP_DBG_SEL
#undef BIT_AON_APB_SINDRV_LVL
#undef BIT_AON_APB_SINDRV_ENA_SQUARE
#undef BIT_AON_APB_SINDRV_ENA
#undef BIT_AON_APB_SINDRV_CLIP_MODE
#undef BIT_AON_APB_RTC4M_ANA_SOFT_RST
#undef BIT_AON_APB_RTC4M1_RSV
#undef BIT_AON_APB_RTC4M1_RC_VAL
#undef BIT_AON_APB_RTC4M1_RC_SEL
#undef BIT_AON_APB_RTC4M1_I_C
#undef BIT_AON_APB_RTC4M1_FORCE_EN
#undef BIT_AON_APB_RTC4M1_CHOP_EN
#undef BIT_AON_APB_RTC4M1_CAL_START
#undef BIT_AON_APB_RTC4M1_CAL_SOFT_RST
#undef BIT_AON_APB_RTC4M1_CAL_EB
#undef BIT_AON_APB_RTC4M1_CAL_DONE
#undef BIT_AON_APB_RTC4M1_AUTO_GATE_EN
#undef BIT_AON_APB_RTC4M0_RSV
#undef BIT_AON_APB_RTC4M0_RC_VAL
#undef BIT_AON_APB_RTC4M0_RC_SEL
#undef BIT_AON_APB_RTC4M0_I_C
#undef BIT_AON_APB_RTC4M0_FORCE_EN
#undef BIT_AON_APB_RTC4M0_CHOP_EN
#undef BIT_AON_APB_RTC4M0_CAL_START
#undef BIT_AON_APB_RTC4M0_CAL_SOFT_RST
#undef BIT_AON_APB_RTC4M0_CAL_EB
#undef BIT_AON_APB_RTC4M0_CAL_DONE
#undef BIT_AON_APB_RTC4M0_AUTO_GATE_EN
#undef BIT_AON_APB_RES_REG1
#undef BIT_AON_APB_RES_REG0
#undef BIT_AON_APB_REG_PROT_VAL
#undef BIT_AON_APB_REDUN_CFG_3
#undef BIT_AON_APB_REDUN_CFG_2
#undef BIT_AON_APB_REDUN_CFG_1
#undef BIT_AON_APB_REDUN_CFG_0
#undef BIT_AON_APB_REC_26MHZ_1_CUR_SEL
#undef BIT_AON_APB_REC_26MHZ_0_CUR_SEL
#undef BIT_AON_APB_RC1_SOFT_CNT_DONE
#undef BIT_AON_APB_RC0_SOFT_CNT_DONE
#undef BIT_AON_APB_QOS_W_GSP
#undef BIT_AON_APB_QOS_W_GPU
#undef BIT_AON_APB_QOS_R_GSP
#undef BIT_AON_APB_QOS_R_GPU
#undef BIT_AON_APB_PWM3_SOFT_RST
#undef BIT_AON_APB_PWM3_EB
#undef BIT_AON_APB_PWM2_SOFT_RST
#undef BIT_AON_APB_PWM2_EB
#undef BIT_AON_APB_PWM1_SOFT_RST
#undef BIT_AON_APB_PWM1_EB
#undef BIT_AON_APB_PWM0_SOFT_RST
#undef BIT_AON_APB_PWM0_EB
#undef BIT_AON_APB_PUB_DJTAG_SOFT_RST
#undef BIT_AON_APB_PTEST_FUNC_MODE
#undef BIT_AON_APB_PTEST_FUNC_ATSPEED_SEL
#undef BIT_AON_APB_PROJ_ID_1
#undef BIT_AON_APB_PROJ_ID_0
#undef BIT_AON_APB_PROCESS_ID
#undef BIT_AON_APB_PROBE_EB
#undef BIT_AON_APB_PROBE_CKG_SEL
#undef BIT_AON_APB_PROBE_CKG_DIV
#undef BIT_AON_APB_PMU_SOFT_RST
#undef BIT_AON_APB_PMU_RST_MONITOR
#undef BIT_AON_APB_PMU_EB
#undef BIT_AON_APB_PLL_PROBE_SEL
#undef BIT_AON_APB_PLL_LOCK_SEL
#undef BIT_AON_APB_PLL_CON_BG
#undef BIT_AON_APB_PLL_BG_RSV
#undef BIT_AON_APB_PLL_BG_RBIAS_EN
#undef BIT_AON_APB_PLL_BG_PD
#undef BIT_AON_APB_PLL_BG_IEXT_IBEN
#undef BIT_AON_APB_PLD_ID_1
#undef BIT_AON_APB_PLD_ID_0
#undef BIT_AON_APB_PIN_SOFT_RST
#undef BIT_AON_APB_PIN_EB
#undef BIT_AON_APB_OSC_OBS_SPEED_CNT
#undef BIT_AON_APB_OSC_OBS_OVERFLOW
#undef BIT_AON_APB_OSC_CTRL_START
#undef BIT_AON_APB_OSC_CTRL_SEL
#undef BIT_AON_APB_OSC_CTRL_RSTN
#undef BIT_AON_APB_OSC_CTRL_EN
#undef BIT_AON_APB_OSC_CTRL_CLK_NUM
#undef BIT_AON_APB_ORP_JTAG_EB
#undef BIT_AON_APB_MSPI_EB
#undef BIT_AON_APB_MSPI1_SOFT_RST
#undef BIT_AON_APB_MSPI0_SOFT_RST
#undef BIT_AON_APB_MPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_MPLL_SDM_EN
#undef BIT_AON_APB_MPLL_RES
#undef BIT_AON_APB_MPLL_REFIN
#undef BIT_AON_APB_MPLL_NINT
#undef BIT_AON_APB_MPLL_N
#undef BIT_AON_APB_MPLL_MOD_EN
#undef BIT_AON_APB_MPLL_LPF
#undef BIT_AON_APB_MPLL_LOCK_DONE
#undef BIT_AON_APB_MPLL_KINT
#undef BIT_AON_APB_MPLL_IBIAS
#undef BIT_AON_APB_MPLL_DIV_S
#undef BIT_AON_APB_MPLL0_SOFT_CNT_DONE
#undef BIT_AON_APB_MPLL0_SDM_EN
#undef BIT_AON_APB_MPLL0_RES
#undef BIT_AON_APB_MPLL0_REFIN
#undef BIT_AON_APB_MPLL0_NINT
#undef BIT_AON_APB_MPLL0_N
#undef BIT_AON_APB_MPLL0_MOD_EN
#undef BIT_AON_APB_MPLL0_LPF
#undef BIT_AON_APB_MPLL0_LOCK_DONE
#undef BIT_AON_APB_MPLL0_KINT
#undef BIT_AON_APB_MPLL0_IBIAS
#undef BIT_AON_APB_MPLL0_DIV_S
#undef BIT_AON_APB_MM_EB
#undef BIT_AON_APB_MM_DJTAG_SOFT_RST
#undef BIT_AON_APB_MIPI_DSI_PS_PD_S
#undef BIT_AON_APB_MIPI_DSI_PS_PD_L
#undef BIT_AON_APB_MIPI_CSI_4LANE_PS_PD_S
#undef BIT_AON_APB_MIPI_CSI_4LANE_PS_PD_L
#undef BIT_AON_APB_MIPI_CSI_2LANE_PS_PD_S
#undef BIT_AON_APB_MIPI_CSI_2LANE_PS_PD_L
#undef BIT_AON_APB_MF_ID
#undef BIT_AON_APB_MEM_CMP
#undef BIT_AON_APB_MDAR_SOFT_RST
#undef BIT_AON_APB_MDAR_EB
#undef BIT_AON_APB_MBOX_SOFT_RST
#undef BIT_AON_APB_MBOX_EB
#undef BIT_AON_APB_LVDS_TRX_EB
#undef BIT_AON_APB_LVDS_TCXO_EB
#undef BIT_AON_APB_LVDSPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_LVDS_PLL_DIV_EN
#undef BIT_AON_APB_LVDSDIS_TXSW
#undef BIT_AON_APB_LVDSDIS_TXSLEW
#undef BIT_AON_APB_LVDSDIS_TXRERSER
#undef BIT_AON_APB_LVDSDIS_TXPD
#undef BIT_AON_APB_LVDSDIS_TXCOM
#undef BIT_AON_APB_LVDSDIS_TXCLKDATA
#undef BIT_AON_APB_LVDSDIS_SOFT_RST
#undef BIT_AON_APB_LVDSDIS_PRE_EMP
#undef BIT_AON_APB_LVDSDISPLL_SDM_EN
#undef BIT_AON_APB_LVDSDISPLL_RES
#undef BIT_AON_APB_LVDSDISPLL_REFIN
#undef BIT_AON_APB_LVDSDISPLL_NINT
#undef BIT_AON_APB_LVDSDISPLL_N
#undef BIT_AON_APB_LVDSDISPLL_MOD_EN
#undef BIT_AON_APB_LVDSDISPLL_LPF
#undef BIT_AON_APB_LVDSDISPLL_LOCK_DONE
#undef BIT_AON_APB_LVDSDISPLL_KINT
#undef BIT_AON_APB_LVDSDISPLL_IBIAS
#undef BIT_AON_APB_LVDSDISPLL_DIV_S
#undef BIT_AON_APB_LVDSDIS_LOG_SEL
#undef BIT_AON_APB_LVDSDIS_DBG_SEL
#undef BIT_AON_APB_LTEPLL_SDM_EN
#undef BIT_AON_APB_LTEPLL_RES
#undef BIT_AON_APB_LTEPLL_REFIN
#undef BIT_AON_APB_LTEPLL_NINT
#undef BIT_AON_APB_LTEPLL_N
#undef BIT_AON_APB_LTEPLL_MOD_EN
#undef BIT_AON_APB_LTEPLL_LPF
#undef BIT_AON_APB_LTEPLL_LOCK_DONE
#undef BIT_AON_APB_LTEPLL_KINT
#undef BIT_AON_APB_LTEPLL_IBIAS
#undef BIT_AON_APB_LTEPLL_DIV_S
#undef BIT_AON_APB_LPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_LDSP_SYS_SRST
#undef BIT_AON_APB_LDSP_SYS_SOFT_RST
#undef BIT_AON_APB_LDSP_MTX_CTRL3
#undef BIT_AON_APB_LDSP_MTX_CTRL2
#undef BIT_AON_APB_LDSP_MTX_CTRL1
#undef BIT_AON_APB_LDSP_CTRL_PROT
#undef BIT_AON_APB_LDSP_CORE_SRST_N
#undef BIT_AON_APB_LDSP_BOOT_VECTOR
#undef BIT_AON_APB_LDSP_BOOT_EN
#undef BIT_AON_APB_LCP_SYS_SOFT_RST
#undef BIT_AON_APB_LACC_MTX_CTRL
#undef BIT_AON_APB_KPD_SOFT_RST
#undef BIT_AON_APB_KPD_RTC_EB
#undef BIT_AON_APB_KPD_EB
#undef BIT_AON_APB_IPI_SOFT_RST
#undef BIT_AON_APB_IPI_EB
#undef BIT_AON_APB_INTC_SOFT_RST
#undef BIT_AON_APB_INTC_EB
#undef BIT_AON_APB_I2C_SOFT_RST
#undef BIT_AON_APB_I2C_EB
#undef BIT_AON_APB_HSIC_PS_PD_S
#undef BIT_AON_APB_HSIC_PS_PD_L
#undef BIT_AON_APB_HSIC_PLL_EN
#undef BIT_AON_APB_HSIC_PHY_PD
#undef BIT_AON_APB_HPROT_DMAW
#undef BIT_AON_APB_HPROT_DMAR
#undef BIT_AON_APB_GSP_EMC_EB
#undef BIT_AON_APB_GPU_THMA_SOFT_RST
#undef BIT_AON_APB_GPU_THMA_RTC_EB
#undef BIT_AON_APB_GPU_THMA_RTC_AUTO_EN
#undef BIT_AON_APB_GPU_EB
#undef BIT_AON_APB_GPU_DJTAG_SOFT_RST
#undef BIT_AON_APB_GPU_AVS_SOFT_RST
#undef BIT_AON_APB_GPU_AVS_EB
#undef BIT_AON_APB_GPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_GPLL_SDM_EN
#undef BIT_AON_APB_GPLL_RES
#undef BIT_AON_APB_GPLL_REFIN
#undef BIT_AON_APB_GPLL_NINT
#undef BIT_AON_APB_GPLL_N
#undef BIT_AON_APB_GPLL_MOD_EN
#undef BIT_AON_APB_GPLL_LPF
#undef BIT_AON_APB_GPLL_LOCK_DONE
#undef BIT_AON_APB_GPLL_KINT
#undef BIT_AON_APB_GPLL_IBIAS
#undef BIT_AON_APB_GPLL_DIV_S
#undef BIT_AON_APB_GPIO_SOFT_RST
#undef BIT_AON_APB_GPIO_EB
#undef BIT_AON_APB_FRC_CLK_LDSP_EN
#undef BIT_AON_APB_FOUNDRY_ID
#undef BIT_AON_APB_FORCE_DSI_PHY_SHUTDOWNZ
#undef BIT_AON_APB_FORCE_CSI_PHY_SHUTDOWNZ
#undef BIT_AON_APB_FM_SOFT_RST
#undef BIT_AON_APB_FM_EB
#undef BIT_AON_APB_EVENT_RESTARTREQ_TS01
#undef BIT_AON_APB_EVENT_HALTREQ_TS01
#undef BIT_AON_APB_EVENTACK_RESTARTREQ_TS01
#undef BIT_AON_APB_EIC_SOFT_RST
#undef BIT_AON_APB_EIC_RTC_EB
#undef BIT_AON_APB_EIC_RTCDV5_EB
#undef BIT_AON_APB_EIC_EB
#undef BIT_AON_APB_EFUSE_SOFT_RST
#undef BIT_AON_APB_EFUSE_EB
#undef BIT_AON_APB_EFUSE_BIST_PWR_ON
#undef BIT_AON_APB_DPLL_SOFT_CNT_DONE
#undef BIT_AON_APB_DPLL_SDM_EN
#undef BIT_AON_APB_DPLL_RES
#undef BIT_AON_APB_DPLL_REFIN
#undef BIT_AON_APB_DPLL_NINT
#undef BIT_AON_APB_DPLL_N
#undef BIT_AON_APB_DPLL_MOD_EN
#undef BIT_AON_APB_DPLL_LPF
#undef BIT_AON_APB_DPLL_LOCK_DONE
#undef BIT_AON_APB_DPLL_KINT
#undef BIT_AON_APB_DPLL_IBIAS
#undef BIT_AON_APB_DPLL_DIV_S
#undef BIT_AON_APB_DMC_PHY_SOFT_RST
#undef BIT_AON_APB_DJTAG_PUB_SEL
#undef BIT_AON_APB_DJTAG_MM_SEL
#undef BIT_AON_APB_DJTAG_GPU_SEL
#undef BIT_AON_APB_DJTAG_EB
#undef BIT_AON_APB_DJTAG_CP1_SEL
#undef BIT_AON_APB_DJTAG_CP0_SEL
#undef BIT_AON_APB_DJTAG_CODEC_SEL
#undef BIT_AON_APB_DJTAG_AP_SEL
#undef BIT_AON_APB_DJTAG_AON_SEL
#undef BIT_AON_APB_DISP_EMC_EB
#undef BIT_AON_APB_DERIVED_ID
#undef BIT_AON_APB_DEF_SOFT_RST
#undef BIT_AON_APB_DEF_SLV_INT_SOFT_CLR
#undef BIT_AON_APB_DEF_EB
#undef BIT_AON_APB_DCXO_LC_SOFT_RST
#undef BIT_AON_APB_DCXO_LC_RTC_EB
#undef BIT_AON_APB_DCXO_LC_FLAG_CLR
#undef BIT_AON_APB_DCXO_LC_FLAG
#undef BIT_AON_APB_DCXO_LC_CNT_CLR
#undef BIT_AON_APB_DCXO_LC_CNT
#undef BIT_AON_APB_DAP_MTX_SOFT_RST
#undef BIT_AON_APB_DAC3_SOFT_RST
#undef BIT_AON_APB_DAC2_SOFT_RST
#undef BIT_AON_APB_DAC1_SOFT_RST
#undef BIT_AON_APB_CSYSREQ_TS_LP_2
#undef BIT_AON_APB_CSYSREQ_TS_LP_1
#undef BIT_AON_APB_CSYSREQ_TS_LP_0
#undef BIT_AON_APB_CSYSACK_TS_LP_2
#undef BIT_AON_APB_CSYSACK_TS_LP_1
#undef BIT_AON_APB_CSYSACK_TS_LP_0
#undef BIT_AON_APB_CSSYS_TPIU_TPCTL
#undef BIT_AON_APB_CSSYS_EB
#undef BIT_AON_APB_CP_ARM_JTAG_PIN_SEL
#undef BIT_AON_APB_CP1_PUB_AUTO_GATE_EN
#undef BIT_AON_APB_CP1_EMC_AUTO_GATE_EN
#undef BIT_AON_APB_CP1_DJTAG_SOFT_RST
#undef BIT_AON_APB_CP1_CP0_ADDR_MSB
#undef BIT_AON_APB_CP1_AWADDR_WPROT_EN1
#undef BIT_AON_APB_CP1_AWADDR_WPROT_EN0
#undef BIT_AON_APB_CP0_PUB_AUTO_GATE_EN
#undef BIT_AON_APB_CP0_LTE_EB
#undef BIT_AON_APB_CP0_EMC_AUTO_GATE_EN
#undef BIT_AON_APB_CP0_DJTAG_SOFT_RST
#undef BIT_AON_APB_CP0_AWADDR_WPROT_EN1
#undef BIT_AON_APB_CP0_AWADDR_WPROT_EN0
#undef BIT_AON_APB_CORTEX_MTX_CTRL3
#undef BIT_AON_APB_CORTEX_MTX_CTRL2
#undef BIT_AON_APB_CORTEX_MTX_CTRL1
#undef BIT_AON_APB_CODEC_EB
#undef BIT_AON_APB_CODEC_DJTAG_SOFT_RST
#undef BIT_AON_APB_CLK_CP1DSP_DLY_SEL
#undef BIT_AON_APB_CLK_CP0DSP_DLY_SEL
#undef BIT_AON_APB_CLK_CCIR_DLY_SEL
#undef BIT_AON_APB_CKG_SOFT_RST
#undef BIT_AON_APB_CKG_EB
#undef BIT_AON_APB_CCIR_SE
#undef BIT_AON_APB_CCIR_IE
#undef BIT_AON_APB_CCI_EB
#undef BIT_AON_APB_CA5_TS0_SOFT_RST
#undef BIT_AON_APB_CA5_TS0_EB
#undef BIT_AON_APB_CA5_TCLK_DLY_LEN
#undef BIT_AON_APB_CA5_DAP_EB
#undef BIT_AON_APB_CA53_LIT_VDROP1_RESERVED_CTRL
#undef BIT_AON_APB_CA53_LIT_VDROP1_OUT
#undef BIT_AON_APB_CA53_LIT_VDROP1_EN
#undef BIT_AON_APB_CA53_LIT_VDROP1_CURRENT_CTRL
#undef BIT_AON_APB_CA53_LIT_VDROP1_CTRL
#undef BIT_AON_APB_CA53_LIT_VDROP0_RESERVED_CTRL
#undef BIT_AON_APB_CA53_LIT_VDROP0_OUT
#undef BIT_AON_APB_CA53_LIT_VDROP0_EN
#undef BIT_AON_APB_CA53_LIT_VDROP0_CURRENT_CTRL
#undef BIT_AON_APB_CA53_LIT_VDROP0_CTRL
#undef BIT_AON_APB_CA53_LIT_THM_CALI_RSVD
#undef BIT_AON_APB_CA53_LIT_THMA_RTC_EB
#undef BIT_AON_APB_CA53_LIT_AVS_SOFT_RST
#undef BIT_AON_APB_CA53_LIT_AVS_EB
#undef BIT_AON_APB_CA53_BIG_VDROP1_RESERVED_CTRL
#undef BIT_AON_APB_CA53_BIG_VDROP1_OUT
#undef BIT_AON_APB_CA53_BIG_VDROP1_EN
#undef BIT_AON_APB_CA53_BIG_VDROP1_CURRENT_CTRL
#undef BIT_AON_APB_CA53_BIG_VDROP1_CTRL
#undef BIT_AON_APB_CA53_BIG_VDROP0_RESERVED_CTRL
#undef BIT_AON_APB_CA53_BIG_VDROP0_OUT
#undef BIT_AON_APB_CA53_BIG_VDROP0_EN
#undef BIT_AON_APB_CA53_BIG_VDROP0_CURRENT_CTRL
#undef BIT_AON_APB_CA53_BIG_VDROP0_CTRL
#undef BIT_AON_APB_CA53_BIG_THM_CALI_RSVD
#undef BIT_AON_APB_CA53_BIG_THMA_RTC_EB
#undef BIT_AON_APB_CA53_BIG_AVS_SOFT_RST
#undef BIT_AON_APB_CA53_BIG_AVS_EB
#undef BIT_AON_APB_BUS_SECURE_EN
#undef BIT_AON_APB_BOND_OPTION1
#undef BIT_AON_APB_BOND_OPTION0
#undef BIT_AON_APB_BB_LDO_V
#undef BIT_AON_APB_BB_LDO_SLP_PD_EN
#undef BIT_AON_APB_BB_LDO_REFCTRL
#undef BIT_AON_APB_BB_LDO_FORCE_PD
#undef BIT_AON_APB_BB_LDO_FORCE_ON
#undef BIT_AON_APB_BB_LDO_CAL_START
#undef BIT_AON_APB_BB_LDO_AUTO_PD_EN
#undef BIT_AON_APB_BB_CON_BG
#undef BIT_AON_APB_BB_CAL_SOFT_RST
#undef BIT_AON_APB_BB_CAL_RTC_EB
#undef BIT_AON_APB_BB_BG_SLP_PD_EN
#undef BIT_AON_APB_BB_BG_RSV
#undef BIT_AON_APB_BB_BG_RBIAS_EN
#undef BIT_AON_APB_BB_BG_IEXT_IB_EN
#undef BIT_AON_APB_BB_BG_FORCE_PD
#undef BIT_AON_APB_BB_BG_FORCE_ON
#undef BIT_AON_APB_BB_BG_AUTO_PD_EN
#undef BIT_AON_APB_AUX2_EB
#undef BIT_AON_APB_AUX2_CKG_SEL
#undef BIT_AON_APB_AUX2_CKG_DIV
#undef BIT_AON_APB_AUX1_EB
#undef BIT_AON_APB_AUX1_CKG_SEL
#undef BIT_AON_APB_AUX1_CKG_DIV
#undef BIT_AON_APB_AUX0_EB
#undef BIT_AON_APB_AUX0_CKG_SEL
#undef BIT_AON_APB_AUX0_CKG_DIV
#undef BIT_AON_APB_AUTO_REG_SAVE_EN
#undef BIT_AON_APB_AUD_SOFT_RST
#undef BIT_AON_APB_AUD_INT_SYS_SEL
#undef BIT_AON_APB_AUDIF_SOFT_RST
#undef BIT_AON_APB_AUDIF_EB
#undef BIT_AON_APB_AUDIF_CKG_AUTO_EN
#undef BIT_AON_APB_AUD_EB
#undef BIT_AON_APB_ARM_THMA_SOFT_RST
#undef BIT_AON_APB_ARM_THMA_RTC_AUTO_EN
#undef BIT_AON_APB_ARM_JTAG_EN
#undef BIT_AON_APB_ARM_BOOT_MD3
#undef BIT_AON_APB_ARM_BOOT_MD2
#undef BIT_AON_APB_ARM_BOOT_MD1
#undef BIT_AON_APB_ARM_BOOT_MD0
#undef BIT_AON_APB_ARM7_SYS_SOFT_RST
#undef BIT_AON_APB_ARM7_SPACE_EN
#undef BIT_AON_APB_ARM7_JTAG_EB
#undef BIT_AON_APB_ARM7_CORE_SOFT_RST
#undef BIT_AON_APB_ARM7_CFG_BUS_SLEEP
#undef BIT_AON_APB_ARCH_RTC_EB
#undef BIT_AON_APB_AP_WDG_SOFT_RST
#undef BIT_AON_APB_AP_WDG_RTC_EB
#undef BIT_AON_APB_AP_WDG_EB
#undef BIT_AON_APB_AP_TMR2_SOFT_RST
#undef BIT_AON_APB_AP_TMR2_RTC_EB
#undef BIT_AON_APB_AP_TMR2_EB
#undef BIT_AON_APB_AP_TMR1_SOFT_RST
#undef BIT_AON_APB_AP_TMR1_RTC_EB
#undef BIT_AON_APB_AP_TMR1_EB
#undef BIT_AON_APB_AP_TMR0_SOFT_RST
#undef BIT_AON_APB_AP_TMR0_RTC_EB
#undef BIT_AON_APB_AP_TMR0_EB
#undef BIT_AON_APB_AP_SYST_SOFT_RST
#undef BIT_AON_APB_AP_SYST_RTC_EB
#undef BIT_AON_APB_AP_SYST_EB
#undef BIT_AON_APB_AP_RST_MONITOR
#undef BIT_AON_APB_AP_PUB_AUTO_GATE_EN
#undef BIT_AON_APB_AP_MM_CODEC_CLK_FOLLOW_AP
#undef BIT_AON_APB_AP_MM_CLK_FOLLOW_AP
#undef BIT_AON_APB_AP_IRAM_REMAP
#undef BIT_AON_APB_AP_GPU_CLK_FOLLOW_AP
#undef BIT_AON_APB_AP_EMC_AUTO_GATE_EN
#undef BIT_AON_APB_AP_DJTAG_SOFT_RST
#undef BIT_AON_APB_APCPU_WDG_SOFT_RST
#undef BIT_AON_APB_APCPU_WDG_RTC_EB
#undef BIT_AON_APB_APCPU_WDG_EB
#undef BIT_AON_APB_APCPU_TS1_STOP
#undef BIT_AON_APB_APCPU_TS1_SOFT_RST
#undef BIT_AON_APB_APCPU_TS1_EB
#undef BIT_AON_APB_APCPU_TS0_STOP
#undef BIT_AON_APB_APCPU_TS0_SOFT_RST
#undef BIT_AON_APB_APCPU_TS0_EB
#undef BIT_AON_APB_APCPU_RST_MONITOR
#undef BIT_AON_APB_APCPU_MTX_SOFT_RST
#undef BIT_AON_APB_APCPU_LIT_L2_SOFT_RST
#undef BIT_AON_APB_APCPU_LIT_DBG_SOFT_RST
#undef BIT_AON_APB_APCPU_LIT_CP15SDISABLE
#undef BIT_AON_APB_APCPU_LIT_CORE_SOFT_RST
#undef BIT_AON_APB_APCPU_LIT_ATB_SOFT_RST
#undef BIT_AON_APB_APCPU_EMC_SOFT_RST
#undef BIT_AON_APB_APCPU_EMC_AUTO_GATE_EN
#undef BIT_AON_APB_APCPU_DAP_SOFT_RST
#undef BIT_AON_APB_APCPU_DAP_EB
#undef BIT_AON_APB_APCPU_CFGSDISABLE
#undef BIT_AON_APB_APCPU_CCI_CKG_EN
#undef BIT_AON_APB_APCPU_CCI_AUTO_GATE_EN
#undef BIT_AON_APB_APCPU_BIG_L2_SOFT_RST
#undef BIT_AON_APB_APCPU_BIG_DBG_SOFT_RST
#undef BIT_AON_APB_APCPU_BIG_CP15SDISABLE
#undef BIT_AON_APB_APCPU_BIG_CORE_SOFT_RST
#undef BIT_AON_APB_APCPU_BIG_ATB_SOFT_RST
#undef BIT_AON_APB_APCPU_AUTO_REG_SAVE_TRIG_SEL
#undef BIT_AON_APB_APCDAC_SYS_SEL
#undef BIT_AON_APB_AP_AWADDR_WPROT_EN1
#undef BIT_AON_APB_AP_AWADDR_WPROT_EN0
#undef BIT_AON_APB_AON_TMR_SOFT_RST
#undef BIT_AON_APB_AON_TMR_RTC_EB
#undef BIT_AON_APB_AON_TMR_EB
#undef BIT_AON_APB_AON_SYST_SOFT_RST
#undef BIT_AON_APB_AON_SYST_RTC_EB
#undef BIT_AON_APB_AON_SYST_EB
#undef BIT_AON_APB_AON_ETM_PIN_SEL
#undef BIT_AON_APB_AON_DMA_SOFT_RST
#undef BIT_AON_APB_AON_DMA_INT_CP1_DSP_EN
#undef BIT_AON_APB_AON_DMA_INT_CP1_CA5_EN
#undef BIT_AON_APB_AON_DMA_INT_CP0_DSP_1_EN
#undef BIT_AON_APB_AON_DMA_INT_CP0_DSP_0_EN
#undef BIT_AON_APB_AON_DMA_INT_CP0_ARM9_0_EN
#undef BIT_AON_APB_AON_DMA_INT_ARM7_EN
#undef BIT_AON_APB_AON_DMA_INT_AP_EN
#undef BIT_AON_APB_AON_DMA_EB
#undef BIT_AON_APB_AON_DJTAG_SOFT_RST
#undef BIT_AON_APB_AON_APB_RSV
#undef BIT_AON_APB_AON_APB_PUB_AUTO_GATE_EN
#undef BIT_AON_APB_ANALOG_TESTMUX
#undef BIT_AON_APB_ANALOG_PLL_RSV
#undef BIT_AON_APB_AFCDAC_SYS_SEL
#undef BIT_AON_APB_ADI_SOFT_RST
#undef BIT_AON_APB_ADI_EB
#undef BIT_AON_APB_ADC_SOFT_RST
#undef BIT_AON_APB_ADC_EB
#undef BIT_AON_APB_ADC3_SOFT_RST
#undef BIT_AON_APB_ADC3_CAL_SOFT_RST
#undef BIT_AON_APB_ADC2_SOFT_RST
#undef BIT_AON_APB_ADC2_CAL_SOFT_RST
#undef BIT_AON_APB_ADC1_SOFT_RST
#undef BIT_AON_APB_ADC1_CAL_SOFT_RST
