# Verilog Design Prompts

This folder contains prompt files, each describing a unique digital design that can be run with Veri_GPT to create
Each `.txt` file contains a **brief, high-level description** of a digital system or component. These prompts can be used to create digital designs and testbenches using Veri-GPT
