{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700677856320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700677856320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 13:30:56 2023 " "Processing started: Wed Nov 22 13:30:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700677856320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677856320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677856321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700677856710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700677856710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/pam_4_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_decode " "Found entity 1: pam_4_decode" {  } { { "qsys/RX/synthesis/submodules/PAM_4_decoder.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/PAM_4_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/gray_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_decode " "Found entity 1: grey_decode" {  } { { "qsys/RX/synthesis/submodules/gray_decoder.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/gray_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/decision_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker " "Found entity 1: decision_maker" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE " "Found entity 1: DFE" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861387 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700677861389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_onchip_memory2_0 " "Found entity 1: TX_onchip_memory2_0" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700677861443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861479 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700677861487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861492 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700677861492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861500 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861500 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_onchip_memory2_0 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TX_onchip_memory2_0\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/TX/synthesis/TX.v" "onchip_memory2_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TX_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TX_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700677861557 ""}  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700677861557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rm1 " "Found entity 1: altsyncram_2rm1" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677861592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677861592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rm1 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated " "Elaborating entity \"altsyncram_2rm1\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861676 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861676 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:channel_model " "Elaborating entity \"channel\" for hierarchy \"channel:channel_model\"" {  } { { "rtl/SerDes_Sys.sv" "channel_model" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel channel:channel_model\|ISI_channel:channel_module_0 " "Elaborating entity \"ISI_channel\" for hierarchy \"channel:channel_model\|ISI_channel:channel_module_0\"" {  } { { "qsys/channel/synthesis/channel.v" "channel_module_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/channel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller channel:channel_model\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\"" {  } { { "qsys/channel/synthesis/channel.v" "rst_controller" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/channel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:receiver " "Elaborating entity \"RX\" for hierarchy \"RX:receiver\"" {  } { { "rtl/SerDes_Sys.sv" "receiver" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE RX:receiver\|DFE:dfe_0 " "Elaborating entity \"DFE\" for hierarchy \"RX:receiver\|DFE:dfe_0\"" {  } { { "qsys/RX/synthesis/RX.v" "dfe_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/RX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "division dfe.sv(25) " "Verilog HDL or VHDL warning at dfe.sv(25): object \"division\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700677861725 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dfe.sv(51) " "Verilog HDL assignment warning at dfe.sv(51): truncated value with size 16 to match size of target (8)" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861726 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker RX:receiver\|DFE:dfe_0\|decision_maker:DM " "Elaborating entity \"decision_maker\" for hierarchy \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "DM" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_value decision_maker.sv(15) " "Verilog HDL or VHDL warning at decision_maker.sv(15): object \"best_value\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_difference decision_maker.sv(16) " "Verilog HDL or VHDL warning at decision_maker.sv(16): object \"best_difference\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(22) " "Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(23) " "Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(24) " "Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(25) " "Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(28) " "Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700677861732 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_decode RX:receiver\|grey_decode:gray_decoder_0 " "Elaborating entity \"grey_decode\" for hierarchy \"RX:receiver\|grey_decode:gray_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "gray_decoder_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/RX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_decode RX:receiver\|pam_4_decode:pam4_decoder_0 " "Elaborating entity \"pam_4_decode\" for hierarchy \"RX:receiver\|pam_4_decode:pam4_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "pam4_decoder_0" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/RX.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RX:receiver\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\"" {  } { { "qsys/RX/synthesis/RX.v" "rst_controller" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/RX.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:display " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:display\"" {  } { { "rtl/SerDes_Sys.sv" "display" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677861765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_grp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_grp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_grp " "Found entity 1: sld_ela_trigger_grp" {  } { { "db/sld_ela_trigger_grp.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/sld_ela_trigger_grp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677862579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677862579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_channel_rx_verification_1_6a0a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_channel_rx_verification_1_6a0a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_channel_rx_verification_1_6a0a " "Found entity 1: sld_reserved_SerDes_Sys_channel_rx_verification_1_6a0a" {  } { { "db/sld_reserved_serdes_sys_channel_rx_verification_1_6a0a.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_6a0a.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677862733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677862733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub84 " "Found entity 1: altsyncram_ub84" {  } { { "db/altsyncram_ub84.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_ub84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677863785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677863785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677863918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677863918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677863976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677863976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cntr_99i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677864305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677864305 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "channel_rx_verification " "Analysis and Synthesis generated Signal Tap or debug node instance \"channel_rx_verification\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677864596 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700677864697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.22.13:31:06 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2023.11.22.13:31:06 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677866593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677867739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677867792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677869412 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700677870093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700677870407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677870407 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/db/altsyncram_2rm1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677870996 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700677870996 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700677870996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700677872129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700677872262 "|SerDes_Sys|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700677872262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677872323 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700677872470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:channel_rx_verification " "Timing-Driven Synthesis is running on partition \"sld_signaltap:channel_rx_verification\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677872804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677873480 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1700677873594 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1700677873594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677873745 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "channel_rx_verification 187 219 0 0 32 " "Partially connected in-system debug instance \"channel_rx_verification\" to 187 of its 219 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1700677874905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700677874935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700677874935 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1700677875032 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1700677875032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/Users/13083/Desktop/zqq/FPGA-Accelerated-SERDES-Simulation-System-demo/FPGA/rtl/SerDes_Sys.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700677875139 "|SerDes_Sys|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700677875139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2256 " "Implemented 2256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700677875143 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700677875143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2114 " "Implemented 2114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700677875143 ""} { "Info" "ICUT_CUT_TM_RAMS" "93 " "Implemented 93 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700677875143 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700677875143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700677875143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700677875175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 13:31:15 2023 " "Processing ended: Wed Nov 22 13:31:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700677875175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700677875175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700677875175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700677875175 ""}
