// Seed: 151455372
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    input tri id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd20,
    parameter id_15 = 32'd5,
    parameter id_2  = 32'd90,
    parameter id_9  = 32'd13
) (
    input tri1 id_0,
    output wor id_1,
    input tri1 _id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    output uwire id_7
    , id_25,
    output uwire id_8,
    input wor _id_9,
    input uwire id_10,
    output tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    input wor _id_14,
    input tri1 _id_15,
    input wor id_16,
    output supply1 id_17,
    input wor id_18,
    output tri1 id_19,
    input tri1 id_20,
    input tri id_21,
    input wor id_22,
    input tri id_23
);
  assign id_8 = 1;
  wire [1 'd0 : id_14  ||  -1 'b0 ||  -1 'b0] id_26;
  wire [id_15  !=  id_15  ||  id_2 : (  -1  )  /  id_9] id_27;
  logic id_28;
  parameter id_29 = -1 + 1;
  logic id_30;
  ;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_6,
      id_18,
      id_7,
      id_19,
      id_23
  );
  assign modCall_1.id_5 = 0;
endmodule
