# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EGR426_hayejord_Project1.srcs/sources_1/new/Clk_1K.vhd" \
"../../../../EGR426_hayejord_Project1.srcs/sim_1/new/clk_1K_tb.vhd" \

# Do not sort compile order
nosort
