// Seed: 1601248756
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  logic [1 : -1] id_3;
  ;
  assign id_1#(
      .id_0(1),
      .id_3(-1)
  ) = -1;
  assign module_1.id_8 = 0;
  logic [-1 : 1] id_4;
  assign {id_4, 1} = 1;
  tri1 [-1 : 1 'h0] id_5 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1#(
        .id_13(1),
        .id_14(1 - -1),
        .id_15(1),
        .id_16(-1),
        .id_17(1),
        .id_18(1)
    ),
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output uwire id_11
    , id_19
);
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_1
  );
endmodule
