# vsim -coverage -l INTERRUPT_verify.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit INTERRUPT_verify.ucdb; log -r /*;run -all" 
# Start time: 10:47:14 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_slave(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit INTERRUPT_verify.ucdb
#  log -r /*
# run -all
# ====PAT NAME:INTERRUPT_verify=======
# enable count test
# =====================
# PASS: interrupt is occured
# =====================
# =========================
# PASS:        : actual value=32'h00000001
# =========================
# config anh assert interrtupt again
# =====================
# PASS: interrupt is occured
# =====================
# =========================
# PASS:     TISR: actual value=32'h00000000
# =========================
# disabled interrupt
# =====================
# PASS: interrupt is occured
# =====================
# disabled interrupt
# =====================
# PASS: interrupt is not  occured and int_st remain unchanged
# =====================
# test result is PASSED
# ** Note: $finish    : ../tb/test_bench.v(30)
#    Time: 33875 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 10:47:15 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
