-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 139     
 Total paths improved: 139     
-------------------------

Path 1
------------------------
From: test_0/u100/uctrl/pcm_right[22]:CLK
  To: test_0/u100/wsource_left[22]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3838 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[22]:C
-------------------------------------
  Pin max-delay slack:    19674 ps
  Min-delay inserted:      3876 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[22]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST


Path 2
------------------------
From: test_0/u100/uctrl/pcm_left[26]:CLK
  To: test_0/u100/wsource_left[26]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3812 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[26]:A
-------------------------------------
  Pin max-delay slack:    19648 ps
  Min-delay inserted:      3868 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST


Path 3
------------------------
From: test_0/u100/uctrl/pcm_right[24]:CLK
  To: test_0/u100/wsource_left[24]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3759 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[24]:C
-------------------------------------
  Pin max-delay slack:    19592 ps
  Min-delay inserted:      3800 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[24]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST


Path 4
------------------------
From: test_0/u100/uctrl/pcm_left[23]:CLK
  To: test_0/u100/wsource_left[23]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3757 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[23]:A
-------------------------------------
  Pin max-delay slack:    19590 ps
  Min-delay inserted:      3823 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[23]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST


Path 5
------------------------
From: test_0/u100/uctrl/pcm_left[22]:CLK
  To: test_0/u100/wsource_left[22]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3753 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[22]:A
-------------------------------------
  Pin max-delay slack:    19586 ps
  Min-delay inserted:      3810 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[22]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[22]_CFG1D_TEST7


Path 6
------------------------
From: test_0/u100/uctrl/pcm_left[27]:CLK
  To: test_0/u100/wsource_left[27]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3743 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[27]:A
-------------------------------------
  Pin max-delay slack:    19576 ps
  Min-delay inserted:      3893 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[27]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST


Path 7
------------------------
From: test_0/u100/uctrl/pcm_right[26]:CLK
  To: test_0/u100/wsource_left[26]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3740 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[26]:C
-------------------------------------
  Pin max-delay slack:    19573 ps
  Min-delay inserted:      3861 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[26]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST18
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST17
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST16
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[26]_CFG1D_TEST9


Path 8
------------------------
From: test_0/u100/uctrl/pcm_right[23]:CLK
  To: test_0/u100/wsource_left[23]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3722 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[23]:C
-------------------------------------
  Pin max-delay slack:    19554 ps
  Min-delay inserted:      3762 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[23]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[23]_CFG1D_TEST7


Path 9
------------------------
From: test_0/u100/uctrl/pcm_left[24]:CLK
  To: test_0/u100/wsource_left[24]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3703 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[24]:A
-------------------------------------
  Pin max-delay slack:    19535 ps
  Min-delay inserted:      3767 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[24]_CFG1D_TEST7


Path 10
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsdlq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3700 ps
------------------------
  On sink pin: test_0/dsdlq[5]:D
-------------------------------------
  Pin max-delay slack:    10965 ps
  Min-delay inserted:      3764 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[5]_CFG1C_TEST
      mdr_test_0/dsdlq[5]_CFG1D_TEST7
      mdr_test_0/dsdlq[5]_CFG1D_TEST6
      mdr_test_0/dsdlq[5]_CFG1D_TEST5
      mdr_test_0/dsdlq[5]_CFG1D_TEST4
      mdr_test_0/dsdlq[5]_CFG1D_TEST3
      mdr_test_0/dsdlq[5]_CFG1D_TEST2
      mdr_test_0/dsdlq[5]_CFG1D_TEST1
      mdr_test_0/dsdlq[5]_CFG1D_TEST0
      mdr_test_0/dsdlq[5]_CFG1D_TEST


Path 11
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsdrq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3687 ps
------------------------
  On sink pin: test_0/dsdrq[6]:D
-------------------------------------
  Pin max-delay slack:    10954 ps
  Min-delay inserted:      3757 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[6]_CFG1D_TEST8
      mdr_test_0/dsdrq[6]_CFG1D_TEST7
      mdr_test_0/dsdrq[6]_CFG1D_TEST6
      mdr_test_0/dsdrq[6]_CFG1D_TEST5
      mdr_test_0/dsdrq[6]_CFG1D_TEST4
      mdr_test_0/dsdrq[6]_CFG1D_TEST3
      mdr_test_0/dsdrq[6]_CFG1D_TEST2
      mdr_test_0/dsdrq[6]_CFG1D_TEST1
      mdr_test_0/dsdrq[6]_CFG1D_TEST0
      mdr_test_0/dsdrq[6]_CFG1D_TEST


Path 12
------------------------
From: test_0/u100/uctrl/pcm_left[29]:CLK
  To: test_0/u100/wsource_left[29]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3686 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[29]:A
-------------------------------------
  Pin max-delay slack:    19518 ps
  Min-delay inserted:      3756 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST


Path 13
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3656 ps
------------------------
  On sink pin: test_0/dsdrq[3]:D
-------------------------------------
  Pin max-delay slack:    10922 ps
  Min-delay inserted:       679 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[3]_CFG1A_TEST


Path 14
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3656 ps
------------------------
  On sink pin: test_0/dsdlq[3]:D
-------------------------------------
  Pin max-delay slack:    10920 ps
  Min-delay inserted:       594 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[3]_CFG1D_TEST


Path 15
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3653 ps
------------------------
  On sink pin: test_0/dsdlq[4]:D
-------------------------------------
  Pin max-delay slack:    10917 ps
  Min-delay inserted:       490 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[4]_CFG1C_TEST


Path 16
------------------------
From: test_0/u100/uctrl/pcm_right[13]:CLK
  To: test_0/u100/wsource_left[13]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3652 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[13]:C
-------------------------------------
  Pin max-delay slack:    19481 ps
  Min-delay inserted:      3631 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST7
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST6
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST5
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST4
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST3
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST2
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST1
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[13]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST


Path 17
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3650 ps
------------------------
  On sink pin: test_0/dsdlq[7]:D
-------------------------------------
  Pin max-delay slack:    10914 ps
  Min-delay inserted:       704 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[7]_CFG1D_TEST


Path 18
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3645 ps
------------------------
  On sink pin: test_0/dsdlq[6]:D
-------------------------------------
  Pin max-delay slack:    10909 ps
  Min-delay inserted:       571 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[6]_CFG1A_TEST


Path 19
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3644 ps
------------------------
  On sink pin: test_0/dsdrq[5]:D
-------------------------------------
  Pin max-delay slack:    10910 ps
  Min-delay inserted:       741 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[5]_CFG1D_TEST


Path 20
------------------------
From: test_0/u100/uctrl/pcm_right[29]:CLK
  To: test_0/u100/wsource_left[29]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3624 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[29]:C
-------------------------------------
  Pin max-delay slack:    19454 ps
  Min-delay inserted:      3690 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[29]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[29]_CFG1D_TEST8


Path 21
------------------------
From: test_0/u100/uctrl/pcm_left[25]:CLK
  To: test_0/u100/wsource_left[25]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3624 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[25]:A
-------------------------------------
  Pin max-delay slack:    19453 ps
  Min-delay inserted:      3619 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST


Path 22
------------------------
From: test_0/u100/uctrl/pcm_right[28]:CLK
  To: test_0/u100/wsource_left[28]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3618 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[28]:C
-------------------------------------
  Pin max-delay slack:    19447 ps
  Min-delay inserted:      3642 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST


Path 23
------------------------
From: test_0/u100/uctrl/pcm_right[25]:CLK
  To: test_0/u100/wsource_left[25]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3570 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[25]:C
-------------------------------------
  Pin max-delay slack:    19397 ps
  Min-delay inserted:      3683 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[25]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST16
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[25]_CFG1D_TEST8


Path 24
------------------------
From: test_0/u100/uctrl/pcm_left[13]:CLK
  To: test_0/u100/wsource_left[13]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3565 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[13]:A
-------------------------------------
  Pin max-delay slack:    19392 ps
  Min-delay inserted:      3648 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[13]_CFG1B_TEST
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[13]_CFG1D_TEST1


Path 25
------------------------
From: test_0/u100/uctrl/pcm_right[27]:CLK
  To: test_0/u100/wsource_left[27]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3545 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[27]:C
-------------------------------------
  Pin max-delay slack:    19373 ps
  Min-delay inserted:      3546 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[27]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[27]_CFG1D_TEST8


Path 26
------------------------
From: test_0/u100/uctrl/pcm_left[28]:CLK
  To: test_0/u100/wsource_left[28]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3529 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[28]:A
-------------------------------------
  Pin max-delay slack:    19355 ps
  Min-delay inserted:      3591 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[28]_CFG1D_TEST7


Path 27
------------------------
From: test_0/u100/uctrl/pcm_right[21]:CLK
  To: test_0/u100/wsource_left[21]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3526 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[21]:C
-------------------------------------
  Pin max-delay slack:    19352 ps
  Min-delay inserted:      3590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST


Path 28
------------------------
From: test_0/u100/uctrl/pcm_right[30]:CLK
  To: test_0/u100/wsource_left[30]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3523 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[30]:C
-------------------------------------
  Pin max-delay slack:    19349 ps
  Min-delay inserted:      3533 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST


Path 29
------------------------
From: test_0/u100/uctrl/pcm_left[18]:CLK
  To: test_0/u100/wsource_left[18]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3518 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[18]:A
-------------------------------------
  Pin max-delay slack:    19343 ps
  Min-delay inserted:      3605 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[18]_CFG1B_TEST
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST


Path 30
------------------------
From: test_0/u100/uctrl/pcm_right[16]:CLK
  To: test_0/u100/wsource_left[16]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3502 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[16]:C
-------------------------------------
  Pin max-delay slack:    19326 ps
  Min-delay inserted:      3590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[16]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[16]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST


Path 31
------------------------
From: test_0/u100/uctrl/pcm_left[21]:CLK
  To: test_0/u100/wsource_left[21]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3479 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[21]:A
-------------------------------------
  Pin max-delay slack:    19304 ps
  Min-delay inserted:      3529 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST16
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[21]_CFG1D_TEST8


Path 32
------------------------
From: test_0/u100/uctrl/pcm_left[7]:CLK
  To: test_0/u100/wsource_left[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3476 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[7]:A
-------------------------------------
  Pin max-delay slack:    19299 ps
  Min-delay inserted:      3506 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[7]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST


Path 33
------------------------
From: test_0/u100/uctrl/pcm_left[30]:CLK
  To: test_0/u100/wsource_left[30]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3476 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[30]:A
-------------------------------------
  Pin max-delay slack:    19301 ps
  Min-delay inserted:      3622 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[30]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[30]_CFG1D_TEST7


Path 34
------------------------
From: test_0/u100/uctrl/pcm_right[3]:CLK
  To: test_0/u100/wsource_left[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3465 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[3]:C
-------------------------------------
  Pin max-delay slack:    19289 ps
  Min-delay inserted:      3466 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST


Path 35
------------------------
From: test_0/u100/uctrl/pcm_left[1]:CLK
  To: test_0/u100/wsource_left[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3462 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[1]:A
-------------------------------------
  Pin max-delay slack:    19285 ps
  Min-delay inserted:      3530 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[1]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST


Path 36
------------------------
From: test_0/u100/uctrl/pcm_right[8]:CLK
  To: test_0/u100/wsource_left[8]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3447 ps
------------------------
  On sink pin: test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]:C
-------------------------------------
  Pin max-delay slack:    19270 ps
  Min-delay inserted:      3536 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST6
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST5
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST4
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST3
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST2
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST1
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST0
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST


Path 37
------------------------
From: test_0/u100/uctrl/pcm_left[4]:CLK
  To: test_0/u100/wsource_left[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3431 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[4]:A
-------------------------------------
  Pin max-delay slack:    19253 ps
  Min-delay inserted:      3484 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[4]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST


Path 38
------------------------
From: test_0/u100/uctrl/pcm_right[2]:CLK
  To: test_0/u100/wsource_left[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3426 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[2]:C
-------------------------------------
  Pin max-delay slack:    19247 ps
  Min-delay inserted:      3542 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[2]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST


Path 39
------------------------
From: test_0/u100/uctrl/pcm_left[0]:CLK
  To: test_0/u100/wsource_left[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3421 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[0]:A
-------------------------------------
  Pin max-delay slack:    19243 ps
  Min-delay inserted:      3508 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST


Path 40
------------------------
From: test_0/u100/uctrl/pcm_right[0]:CLK
  To: test_0/u100/wsource_left[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3420 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[0]:C
-------------------------------------
  Pin max-delay slack:    19242 ps
  Min-delay inserted:      3502 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[0]_CFG1B_TEST
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[0]_CFG1D_TEST8


Path 41
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsdlq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3414 ps
------------------------
  On sink pin: test_0/dsdlq[2]:D
-------------------------------------
  Pin max-delay slack:    10671 ps
  Min-delay inserted:      3499 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[2]_CFG1A_TEST
      mdr_test_0/dsdlq[2]_CFG1D_TEST6
      mdr_test_0/dsdlq[2]_CFG1D_TEST5
      mdr_test_0/dsdlq[2]_CFG1D_TEST4
      mdr_test_0/dsdlq[2]_CFG1D_TEST3
      mdr_test_0/dsdlq[2]_CFG1D_TEST2
      mdr_test_0/dsdlq[2]_CFG1D_TEST1
      mdr_test_0/dsdlq[2]_CFG1D_TEST0
      mdr_test_0/dsdlq[2]_CFG1D_TEST


Path 42
------------------------
From: test_0/u100/uctrl/pcm_left[3]:CLK
  To: test_0/u100/wsource_left[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3409 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[3]:A
-------------------------------------
  Pin max-delay slack:    19231 ps
  Min-delay inserted:      3438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[3]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST15
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[3]_CFG1D_TEST8


Path 43
------------------------
From: test_0/u100/uctrl/pcm_left[8]:CLK
  To: test_0/u100/wsource_left[8]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3392 ps
------------------------
  On sink pin: test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]:A
-------------------------------------
  Pin max-delay slack:    19213 ps
  Min-delay inserted:      3444 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1A_TEST
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST13
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST12
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST11
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST10
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST9
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST8
      mdr_test_0/u100/USPDIF_TX/wsource_left_5_i_m2[8]_CFG1D_TEST7


Path 44
------------------------
From: test_0/u100/uctrl/pcm_left[12]:CLK
  To: test_0/u100/wsource_left[12]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3387 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[12]:A
-------------------------------------
  Pin max-delay slack:    19210 ps
  Min-delay inserted:      3418 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[12]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST


Path 45
------------------------
From: test_0/u100/uctrl/pcm_left[2]:CLK
  To: test_0/u100/wsource_left[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3386 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[2]:A
-------------------------------------
  Pin max-delay slack:    19207 ps
  Min-delay inserted:      3463 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[2]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[2]_CFG1D_TEST7


Path 46
------------------------
From: test_0/u100/uctrl/pcm_right[1]:CLK
  To: test_0/u100/wsource_left[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3385 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[1]:C
-------------------------------------
  Pin max-delay slack:    19206 ps
  Min-delay inserted:      3447 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[1]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[1]_CFG1D_TEST7


Path 47
------------------------
From: test_0/u100/uctrl/pcm_right[18]:CLK
  To: test_0/u100/wsource_left[18]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3385 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[18]:C
-------------------------------------
  Pin max-delay slack:    19205 ps
  Min-delay inserted:      3455 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST14
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[18]_CFG1D_TEST7


Path 48
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3372 ps
------------------------
  On sink pin: test_0/dsdrq[4]:D
-------------------------------------
  Pin max-delay slack:    10622 ps
  Min-delay inserted:       474 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[4]_CFG1B_TEST


Path 49
------------------------
From: test_0/u100/uctrl/pcm_left[14]:CLK
  To: test_0/u100/wsource_left[14]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3295 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[14]:A
-------------------------------------
  Pin max-delay slack:    19115 ps
  Min-delay inserted:      3424 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[14]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST7
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST6
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST5
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST4
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST3
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST2
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST1
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST


Path 50
------------------------
From: test_0/u100/uctrl/pcm_right[7]:CLK
  To: test_0/u100/wsource_left[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3277 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[7]:C
-------------------------------------
  Pin max-delay slack:    19095 ps
  Min-delay inserted:      3330 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[7]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[7]_CFG1D_TEST7


Path 51
------------------------
From: test_0/u100/uctrl/pcm_right[9]:CLK
  To: test_0/u100/wsource_left[9]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3263 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[9]:C
-------------------------------------
  Pin max-delay slack:    19082 ps
  Min-delay inserted:      3236 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST


Path 52
------------------------
From: test_0/u100/uctrl/pcm_left[16]:CLK
  To: test_0/u100/wsource_left[16]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3258 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[16]:A
-------------------------------------
  Pin max-delay slack:    19074 ps
  Min-delay inserted:      3339 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[16]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[16]_CFG1D_TEST6


Path 53
------------------------
From: test_0/u100/uctrl/pcm_left[31]:CLK
  To: test_0/u100/wsource_left[31]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3257 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[31]:A
-------------------------------------
  Pin max-delay slack:    19075 ps
  Min-delay inserted:      3370 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[31]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST


Path 54
------------------------
From: test_0/u100/uctrl/pcm_right[11]:CLK
  To: test_0/u100/wsource_left[11]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3248 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[11]:C
-------------------------------------
  Pin max-delay slack:    19067 ps
  Min-delay inserted:      3396 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[11]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST


Path 55
------------------------
From: test_0/u100/uctrl/pcm_right[4]:CLK
  To: test_0/u100/wsource_left[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3225 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[4]:C
-------------------------------------
  Pin max-delay slack:    19040 ps
  Min-delay inserted:      3249 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[4]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[4]_CFG1D_TEST7


Path 56
------------------------
From: test_0/u100/uctrl/pcm_right[6]:CLK
  To: test_0/u100/wsource_left[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3221 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[6]:C
-------------------------------------
  Pin max-delay slack:    19037 ps
  Min-delay inserted:      3290 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[6]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST


Path 57
------------------------
From: test_0/u100/uctrl/pcm_right[31]:CLK
  To: test_0/u100/wsource_left[31]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3214 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[31]:C
-------------------------------------
  Pin max-delay slack:    19031 ps
  Min-delay inserted:      3274 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[31]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[31]_CFG1D_TEST7


Path 58
------------------------
From: test_0/u100/uctrl/pcm_right[12]:CLK
  To: test_0/u100/wsource_left[12]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3213 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[12]:C
-------------------------------------
  Pin max-delay slack:    19029 ps
  Min-delay inserted:      3274 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[12]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[12]_CFG1D_TEST6


Path 59
------------------------
From: test_0/u100/uctrl/pcm_right[5]:CLK
  To: test_0/u100/wsource_left[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3204 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[5]:C
-------------------------------------
  Pin max-delay slack:    19020 ps
  Min-delay inserted:      3274 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[5]_CFG1C_TEST
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST


Path 60
------------------------
From: test_0/u100/uctrl/pcm_left[11]:CLK
  To: test_0/u100/wsource_left[11]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3188 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[11]:A
-------------------------------------
  Pin max-delay slack:    19005 ps
  Min-delay inserted:      3219 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[11]_CFG1D_TEST7


Path 61
------------------------
From: test_0/u100/uctrl/pcm_left[6]:CLK
  To: test_0/u100/wsource_left[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3156 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[6]:A
-------------------------------------
  Pin max-delay slack:    18971 ps
  Min-delay inserted:      3185 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[6]_CFG1D_TEST6


Path 62
------------------------
From: test_0/u100/uctrl/pcm_right[10]:CLK
  To: test_0/u100/wsource_left[10]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3121 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[10]:C
-------------------------------------
  Pin max-delay slack:    18936 ps
  Min-delay inserted:      3192 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST


Path 63
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsdrq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3118 ps
------------------------
  On sink pin: test_0/dsdrq[2]:D
-------------------------------------
  Pin max-delay slack:    10355 ps
  Min-delay inserted:      3154 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[2]_CFG1D_TEST6
      mdr_test_0/dsdrq[2]_CFG1D_TEST5
      mdr_test_0/dsdrq[2]_CFG1D_TEST4
      mdr_test_0/dsdrq[2]_CFG1D_TEST3
      mdr_test_0/dsdrq[2]_CFG1D_TEST2
      mdr_test_0/dsdrq[2]_CFG1D_TEST1
      mdr_test_0/dsdrq[2]_CFG1D_TEST0
      mdr_test_0/dsdrq[2]_CFG1D_TEST


Path 64
------------------------
From: test_0/u100/uctrl/pcm_right[14]:CLK
  To: test_0/u100/wsource_left[14]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3068 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[14]:C
-------------------------------------
  Pin max-delay slack:    18876 ps
  Min-delay inserted:      3094 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[14]_CFG1C_TEST8
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[14]_CFG1D_TEST0


Path 65
------------------------
From: test_0/u100/uctrl/pcm_left[17]:CLK
  To: test_0/u100/wsource_left[17]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3067 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[17]:A
-------------------------------------
  Pin max-delay slack:    18880 ps
  Min-delay inserted:      3142 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[17]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST


Path 66
------------------------
From: test_0/u100/UDSDTX/t2[31]:CLK
  To: test_0/dsdrq[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3059 ps
------------------------
  On sink pin: test_0/u100/odata:C
-------------------------------------
  Pin max-delay slack:    18870 ps
  Min-delay inserted:      3105 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/odata_CFG1C_TEST0
      mdr_test_0/u100/odata_CFG1D_TEST4
      mdr_test_0/u100/odata_CFG1D_TEST3
      mdr_test_0/u100/odata_CFG1D_TEST2
      mdr_test_0/u100/odata_CFG1D_TEST1
      mdr_test_0/u100/odata_CFG1D_TEST0
      mdr_test_0/u100/odata_CFG1C_TEST
      mdr_test_0/u100/odata_CFG1D_TEST


Path 67
------------------------
From: test_0/u100/uctrl/pcm_left[20]:CLK
  To: test_0/u100/wsource_left[20]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3048 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[20]:A
-------------------------------------
  Pin max-delay slack:    18850 ps
  Min-delay inserted:      3134 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[20]_CFG1B_TEST
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST


Path 68
------------------------
From: test_0/u100/uctrl/pcm_left[5]:CLK
  To: test_0/u100/wsource_left[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3025 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[5]:A
-------------------------------------
  Pin max-delay slack:    18832 ps
  Min-delay inserted:      3067 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[5]_CFG1D_TEST6


Path 69
------------------------
From: test_0/u100/uctrl/pcm_left[15]:CLK
  To: test_0/u100/wsource_left[15]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3017 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[15]:A
-------------------------------------
  Pin max-delay slack:    18826 ps
  Min-delay inserted:      3089 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST5
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST4
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST


Path 70
------------------------
From: test_0/u100/uctrl/pcm_left[10]:CLK
  To: test_0/u100/wsource_left[10]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2998 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[10]:A
-------------------------------------
  Pin max-delay slack:    18805 ps
  Min-delay inserted:      3058 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[10]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[10]_CFG1D_TEST6


Path 71
------------------------
From: test_0/u100/uctrl/pcm_right[17]:CLK
  To: test_0/u100/wsource_left[17]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2950 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[17]:C
-------------------------------------
  Pin max-delay slack:    18751 ps
  Min-delay inserted:      2980 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[17]_CFG1D_TEST6


Path 72
------------------------
From: test_0/u100/uctrl/pcm_right[15]:CLK
  To: test_0/u100/wsource_left[15]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2947 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[15]:C
-------------------------------------
  Pin max-delay slack:    18746 ps
  Min-delay inserted:      3030 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[15]_CFG1A_TEST
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[15]_CFG1D_TEST6


Path 73
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2927 ps
------------------------
  On sink pin: test_0/dsdrq[7]:D
-------------------------------------
  Pin max-delay slack:    10151 ps
  Min-delay inserted:      1306 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[7]_CFG1D_TEST0
      mdr_test_0/dsdrq[7]_CFG1C_TEST
      mdr_test_0/dsdrq[7]_CFG1D_TEST


Path 74
------------------------
From: test_0/u100/uctrl/pcm_right[20]:CLK
  To: test_0/u100/wsource_left[20]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2823 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[20]:C
-------------------------------------
  Pin max-delay slack:    18627 ps
  Min-delay inserted:      2912 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST7
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST6
      mdr_test_0/u100/wsource_left_5[20]_CFG1D_TEST5


Path 75
------------------------
From: test_0/u100/UDSDTX/t1[31]:CLK
  To: test_0/dsdlq[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2808 ps
------------------------
  On sink pin: test_0/u100/olrck:C
-------------------------------------
  Pin max-delay slack:    18602 ps
  Min-delay inserted:      2935 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/olrck_CFG1A_TEST
      mdr_test_0/u100/olrck_CFG1D_TEST4
      mdr_test_0/u100/olrck_CFG1D_TEST3
      mdr_test_0/u100/olrck_CFG1D_TEST2
      mdr_test_0/u100/olrck_CFG1D_TEST1
      mdr_test_0/u100/olrck_CFG1D_TEST0
      mdr_test_0/u100/olrck_CFG1D_TEST


Path 76
------------------------
From: test_0/u100/uctrl/pcm_left[9]:CLK
  To: test_0/u100/wsource_left[9]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2806 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[9]:A
-------------------------------------
  Pin max-delay slack:    18609 ps
  Min-delay inserted:      2826 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST13
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST12
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST11
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST10
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST9
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST8
      mdr_test_0/u100/wsource_left_5[9]_CFG1D_TEST7


Path 77
------------------------
From: test_0/dsdrq[0]:CLK
  To: test_0/dsdrq[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2660 ps
------------------------
  On sink pin: test_0/dsdrq[1]:D
-------------------------------------
  Pin max-delay slack:     9876 ps
  Min-delay inserted:      2716 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[1]_CFG1A_TEST
      mdr_test_0/dsdrq[1]_CFG1D_TEST4
      mdr_test_0/dsdrq[1]_CFG1D_TEST3
      mdr_test_0/dsdrq[1]_CFG1D_TEST2
      mdr_test_0/dsdrq[1]_CFG1D_TEST1
      mdr_test_0/dsdrq[1]_CFG1D_TEST0
      mdr_test_0/dsdrq[1]_CFG1D_TEST


Path 78
------------------------
From: test_0/u100/uctrl/pcm_left[19]:CLK
  To: test_0/u100/wsource_left[19]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2567 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[19]:A
-------------------------------------
  Pin max-delay slack:    18341 ps
  Min-delay inserted:      2540 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST5
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST4
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST3
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST2
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST1
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST0
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST


Path 79
------------------------
From: test_0/u100/uctrl/pcm_right[19]:CLK
  To: test_0/u100/wsource_left[19]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2502 ps
------------------------
  On sink pin: test_0/u100/wsource_left_5[19]:C
-------------------------------------
  Pin max-delay slack:    18259 ps
  Min-delay inserted:      2597 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/wsource_left_5[19]_CFG1C_TEST6
      mdr_test_0/u100/wsource_left_5[19]_CFG1D_TEST3
      mdr_test_0/u100/wsource_left_5[19]_CFG1D_TEST2
      mdr_test_0/u100/wsource_left_5[19]_CFG1D_TEST1
      mdr_test_0/u100/wsource_left_5[19]_CFG1D_TEST0
      mdr_test_0/u100/wsource_left_5[19]_CFG1D_TEST


Path 80
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[23]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1814 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 81
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[21]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1814 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 82
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[27]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1805 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 83
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[7]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1782 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 84
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[4]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1782 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 85
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[8]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1781 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 86
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[6]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1773 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 87
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[5]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1773 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 88
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[3]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1773 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 89
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[2]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1712 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 90
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[0]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1712 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 91
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[1]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1711 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 92
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[31]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1702 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 93
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[25]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1702 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 94
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[18]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1647 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 95
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[16]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1647 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 96
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[15]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1647 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 97
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[20]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1638 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 98
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[19]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1638 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 99
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[17]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1638 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 100
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[13]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1565 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 101
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[9]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1564 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 102
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[14]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1555 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 103
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[12]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1555 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 104
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[11]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1555 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 105
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[10]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1555 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 106
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[24]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1426 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 107
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[30]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1417 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 108
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[29]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1417 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 109
------------------------
From: test_0/dsdlq[0]:CLK
  To: test_0/dsdlq[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1367 ps
------------------------
  On sink pin: test_0/dsdlq[1]:D
-------------------------------------
  Pin max-delay slack:     8496 ps
  Min-delay inserted:      1406 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[1]_CFG1D_TEST1
      mdr_test_0/dsdlq[1]_CFG1D_TEST0
      mdr_test_0/dsdlq[1]_CFG1D_TEST


Path 110
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsd_rpp[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1000 ps
------------------------
  On sink pin: test_0/dsd_rpp[2]:Dn
-------------------------------------
  Pin max-delay slack:     4355 ps
  Min-delay inserted:      1120 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[2]_CFG1A_TEST
      mdr_test_0/dsd_rpp[2]_CFG1D_TEST0
      mdr_test_0/dsd_rpp[2]_CFG1D_TEST


Path 111
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsd_rpp[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1000 ps
------------------------
  On sink pin: test_0/dsd_rpp[3]:Dn
-------------------------------------
  Pin max-delay slack:     4354 ps
  Min-delay inserted:      1126 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[3]_CFG1A_TEST
      mdr_test_0/dsd_rpp[3]_CFG1D_TEST


Path 112
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsd_rpp[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -974 ps
------------------------
  On sink pin: test_0/dsd_rpp[1]:Dn
-------------------------------------
  Pin max-delay slack:     4326 ps
  Min-delay inserted:      1038 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[1]_CFG1A_TEST
      mdr_test_0/dsd_rpp[1]_CFG1D_TEST


Path 113
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[22]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:      -912 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 114
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[28]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:      -911 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 115
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wsource_left[26]:EN
Operating Conditions: WORST
------------------------
Path min-delay slack:      -902 ps
------------------------
  On sink pin: test_0/u100/uctrl/un1_clk_d26_i_a3:C
-------------------------------------
  Pin max-delay slack:    16595 ps
  Min-delay inserted:      1924 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1A_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1C_TEST
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST1
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST0
      mdr_test_0/u100/uctrl/un1_clk_d26_i_a3_CFG1D_TEST


Path 116
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsd_lpp[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -831 ps
------------------------
  On sink pin: test_0/dsd_lpp[2]:Dn
-------------------------------------
  Pin max-delay slack:     4159 ps
  Min-delay inserted:       926 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[2]_CFG1D_TEST


Path 117
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsd_rpp[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -824 ps
------------------------
  On sink pin: test_0/dsd_rpp[4]:Dn
-------------------------------------
  Pin max-delay slack:     4150 ps
  Min-delay inserted:       967 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[4]_CFG1A_TEST
      mdr_test_0/dsd_rpp[4]_CFG1D_TEST


Path 118
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsd_lpp[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -806 ps
------------------------
  On sink pin: test_0/dsd_lpp[4]:Dn
-------------------------------------
  Pin max-delay slack:     4131 ps
  Min-delay inserted:       823 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[4]_CFG1C_TEST


Path 119
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsd_lpp[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -787 ps
------------------------
  On sink pin: test_0/dsd_lpp[5]:Dn
-------------------------------------
  Pin max-delay slack:     4118 ps
  Min-delay inserted:       776 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[5]_CFG1D_TEST


Path 120
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsd_lpp[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -782 ps
------------------------
  On sink pin: test_0/dsd_lpp[3]:Dn
-------------------------------------
  Pin max-delay slack:     4112 ps
  Min-delay inserted:       891 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[3]_CFG1A_TEST
      mdr_test_0/dsd_lpp[3]_CFG1D_TEST


Path 121
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsd_rpp[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -776 ps
------------------------
  On sink pin: test_0/dsd_rpp[5]:Dn
-------------------------------------
  Pin max-delay slack:     4092 ps
  Min-delay inserted:       804 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[5]_CFG1C_TEST


Path 122
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsd_rpp[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -751 ps
------------------------
  On sink pin: test_0/dsd_rpp[6]:Dn
-------------------------------------
  Pin max-delay slack:     4065 ps
  Min-delay inserted:       822 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[6]_CFG1C_TEST


Path 123
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsd_lpp[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -595 ps
------------------------
  On sink pin: test_0/dsd_lpp[6]:Dn
-------------------------------------
  Pin max-delay slack:     3894 ps
  Min-delay inserted:       734 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[6]_CFG1D_TEST


Path 124
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsd_lpp[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -477 ps
------------------------
  On sink pin: test_0/dsd_lpp[1]:Dn
-------------------------------------
  Pin max-delay slack:     3762 ps
  Min-delay inserted:       766 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[1]_CFG1A_TEST


Path 125
------------------------
From: test_0/dsdlq[7]:CLK
  To: test_0/dsd_lpp[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -453 ps
------------------------
  On sink pin: test_0/dsd_lpp[7]:Dn
-------------------------------------
  Pin max-delay slack:     3732 ps
  Min-delay inserted:       647 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[7]_CFG1A_TEST


Path 126
------------------------
From: test_0/dsdrq[7]:CLK
  To: test_0/dsd_rnn[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -388 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[7]:A
-------------------------------------
  Pin max-delay slack:     3729 ps
  Min-delay inserted:       774 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rnn_RNO[7]_CFG1A_TEST
      mdr_test_0/dsd_rnn_RNO[7]_CFG1D_TEST


Path 127
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsd_rnn[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -366 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[4]:A
-------------------------------------
  Pin max-delay slack:     3705 ps
  Min-delay inserted:       741 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[5]_CFG1D_TEST


Path 128
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsd_lnn[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -366 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     3708 ps
  Min-delay inserted:       741 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[1]_CFG1D_TEST


Path 129
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsd_lnn[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -361 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[6]:A
-------------------------------------
  Pin max-delay slack:     3701 ps
  Min-delay inserted:       704 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[7]_CFG1D_TEST


Path 130
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsd_lnn[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -313 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[2]:A
-------------------------------------
  Pin max-delay slack:     3653 ps
  Min-delay inserted:       594 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[3]_CFG1D_TEST


Path 131
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsd_lnn[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -295 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[4]:A
-------------------------------------
  Pin max-delay slack:     3634 ps
  Min-delay inserted:       560 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[4]_CFG1D_TEST


Path 132
------------------------
From: test_0/dsdlq[7]:CLK
  To: test_0/dsd_lnn[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -231 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[7]:A
-------------------------------------
  Pin max-delay slack:     3567 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[7]_CFG1A_TEST


Path 133
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsd_lnn[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -198 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[5]:A
-------------------------------------
  Pin max-delay slack:     3533 ps
  Min-delay inserted:       571 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[6]_CFG1A_TEST


Path 134
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsd_lnn[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -186 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[3]:A
-------------------------------------
  Pin max-delay slack:     3522 ps
  Min-delay inserted:       490 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[4]_CFG1C_TEST


Path 135
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsd_rnn[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -174 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[5]:A
-------------------------------------
  Pin max-delay slack:     3510 ps
  Min-delay inserted:       558 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rnn_RNO[5]_CFG1D_TEST


Path 136
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsd_rnn[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -160 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[2]:A
-------------------------------------
  Pin max-delay slack:     3485 ps
  Min-delay inserted:       679 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[3]_CFG1A_TEST


Path 137
------------------------
From: test_0/dsdrq[0]:CLK
  To: test_0/dsd_rpp[0]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -84 ps
------------------------
  On sink pin: test_0/dsd_rpp[0]:Dn
-------------------------------------
  Pin max-delay slack:     3314 ps
  Min-delay inserted:       789 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[0]_CFG1A_TEST


Path 138
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsd_rnn[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -77 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[3]:A
-------------------------------------
  Pin max-delay slack:     3407 ps
  Min-delay inserted:       474 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[4]_CFG1B_TEST


Path 139
------------------------
From: test_0/dsdrq[7]:CLK
  To: test_0/dsd_rpp[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -30 ps
------------------------
  On sink pin: test_0/dsd_rpp[7]:Dn
-------------------------------------
  Pin max-delay slack:     3259 ps
  Min-delay inserted:       841 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[7]_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 132     
 Total paths improved: 48      
-------------------------

Path 1
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3267 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[4]_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     3133 ps
  Min-delay inserted:      1351 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1D_TEST


Path 2
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3187 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[6]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3261 ps
  Min-delay inserted:      1342 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST


Path 3
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3019 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[3]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     2920 ps
  Min-delay inserted:      1188 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST


Path 4
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2985 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[4]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:     3012 ps
  Min-delay inserted:      1188 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST


Path 5
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2933 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[7]_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:     3088 ps
  Min-delay inserted:      1340 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST


Path 6
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2928 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[5]_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:     2965 ps
  Min-delay inserted:      1233 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1A_TEST
      mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1D_TEST


Path 7
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2928 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[3]_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:     3028 ps
  Min-delay inserted:      1266 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1D_TEST


Path 8
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[61]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2305 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[61]:ALn
-------------------------------------
  Pin max-delay slack:    14375 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 9
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[52]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2305 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[52]:ALn
-------------------------------------
  Pin max-delay slack:    14375 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 10
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[58]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2304 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[58]:ALn
-------------------------------------
  Pin max-delay slack:    14374 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 11
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[56]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2304 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[56]:ALn
-------------------------------------
  Pin max-delay slack:    14374 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 12
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[54]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2304 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[54]:ALn
-------------------------------------
  Pin max-delay slack:    14374 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 13
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[53]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2304 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[53]:ALn
-------------------------------------
  Pin max-delay slack:    14374 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 14
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[63]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[63]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 15
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[62]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[62]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 16
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[60]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[60]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 17
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[59]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[59]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 18
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[57]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[57]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 19
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[55]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[55]:ALn
-------------------------------------
  Pin max-delay slack:    14363 ps
  Min-delay inserted:      2438 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[61]_CFG1C_TEST


Path 20
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[50]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2280 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[50]:ALn
-------------------------------------
  Pin max-delay slack:    14351 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 21
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[48]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2280 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[48]:ALn
-------------------------------------
  Pin max-delay slack:    14351 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 22
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[46]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2280 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[46]:ALn
-------------------------------------
  Pin max-delay slack:    14351 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 23
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[44]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2280 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[44]:ALn
-------------------------------------
  Pin max-delay slack:    14351 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 24
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[51]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2279 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[51]:ALn
-------------------------------------
  Pin max-delay slack:    14350 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 25
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[49]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2271 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[49]:ALn
-------------------------------------
  Pin max-delay slack:    14342 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 26
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[47]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2271 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[47]:ALn
-------------------------------------
  Pin max-delay slack:    14342 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 27
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[45]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2271 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[45]:ALn
-------------------------------------
  Pin max-delay slack:    14342 ps
  Min-delay inserted:      2296 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 28
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[37]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2122 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[37]:ALn
-------------------------------------
  Pin max-delay slack:    14186 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 29
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[35]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2122 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[35]:ALn
-------------------------------------
  Pin max-delay slack:    14186 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 30
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[41]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2121 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[41]:ALn
-------------------------------------
  Pin max-delay slack:    14186 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 31
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[38]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2121 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[38]:ALn
-------------------------------------
  Pin max-delay slack:    14186 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 32
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[40]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2120 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[40]:ALn
-------------------------------------
  Pin max-delay slack:    14185 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 33
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[43]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2109 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[43]:ALn
-------------------------------------
  Pin max-delay slack:    14174 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 34
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[36]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2109 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[36]:ALn
-------------------------------------
  Pin max-delay slack:    14174 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 35
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[34]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2109 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[34]:ALn
-------------------------------------
  Pin max-delay slack:    14174 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 36
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[33]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2109 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[33]:ALn
-------------------------------------
  Pin max-delay slack:    14174 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 37
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[42]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2108 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[42]:ALn
-------------------------------------
  Pin max-delay slack:    14173 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 38
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[39]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2108 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[39]:ALn
-------------------------------------
  Pin max-delay slack:    14173 ps
  Min-delay inserted:      2103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1[37]_CFG1C_TEST


Path 39
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[32]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1856 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[32]:ALn
-------------------------------------
  Pin max-delay slack:    13913 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 40
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1856 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[5]:ALn
-------------------------------------
  Pin max-delay slack:    13913 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 41
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1856 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[3]:ALn
-------------------------------------
  Pin max-delay slack:    13913 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 42
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1856 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[1]:ALn
-------------------------------------
  Pin max-delay slack:    13913 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 43
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1855 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[0]:ALn
-------------------------------------
  Pin max-delay slack:    13912 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 44
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1846 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[4]:ALn
-------------------------------------
  Pin max-delay slack:    13903 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 45
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1846 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/i[2]:ALn
-------------------------------------
  Pin max-delay slack:    13903 ps
  Min-delay inserted:      1938 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[32]_CFG1D_TEST


Path 46
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1324 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[7]_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:     1471 ps
  Min-delay inserted:       489 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST


Path 47
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsd_rpp[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -68 ps
------------------------
  On sink pin: mdr_test_0/dsd_rpp[1]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3354 ps
  Min-delay inserted:       420 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsd_rpp[1]_CFG1A_TEST_CFG1A_TEST


Path 48
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsd_lpp[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -11 ps
------------------------
  On sink pin: mdr_test_0/dsd_lpp[4]_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     3337 ps
  Min-delay inserted:       424 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsd_lpp[4]_CFG1C_TEST_CFG1A_TEST


Path 49
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -891 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 50
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -890 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 51
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -890 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 52
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 53
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 54
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 55
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 56
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/master_bckd2:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -866 ps
------------------------
... None of the following nets could be modified:
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/u100/reset_n_RNI12DE/U0_RGB1_RGB2_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      test_0/u100/reset_n_RNI12DE/U0_YWn_GEast

Path 57
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -448 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 58
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -447 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 59
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -447 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 60
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 61
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 62
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 63
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 64
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_biphase:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 65
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[9]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 66
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[11]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 67
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -48 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 68
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -48 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 69
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 70
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 71
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 72
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 73
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 74
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 75
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[22]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 76
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[21]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 77
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[20]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 78
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -41 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 79
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[19]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 80
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[20]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 81
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[19]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 82
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[18]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 83
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[14]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 84
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[13]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 85
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[23]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -39 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 86
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/xsel_lr_1:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB0_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 87
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/parity:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 88
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 89
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[15]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 90
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[14]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 91
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[10]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 92
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -37 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 93
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[9]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -37 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 94
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[18]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 95
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[16]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 96
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[13]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 97
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 98
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 99
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 100
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 101
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 102
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 103
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[10]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB2_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 104
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -34 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 105
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -34 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 106
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -33 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0.u100.USPDIF_TX.reset_n_arst
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 107
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 108
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 109
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 110
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 111
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[23]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 112
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[17]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB3_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 113
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 114
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 115
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB4_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 116
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[22]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 117
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[21]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 118
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[17]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 119
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[16]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 120
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[15]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 121
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[12]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB1_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 122
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/dop_fill[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 123
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 124
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 125
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 126
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 127
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 128
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[11]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB5_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 129
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/dop_fill[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 130
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 131
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[12]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast

Path 132
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
... None of the following nets could be modified:
      test_0.u100.N_1799_i
      test_0/u100/reset_n
      test_0/u100/sound_card_ctrl[7]
      test_0/UCK3/U0_RGB1_RGB6_rgbr_net_1
      I_404/U0_RGB1_RGB6_rgbl_net_1
      test_0/UCK3/U0_YWn_GEast
      I_404/U0_YWn_GEast



-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 3  
 Total paths eligible for improvement: 92      
 Total paths improved: 92      
-------------------------

Path 1
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1807 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:     1797 ps
  Min-delay inserted:       603 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0_CFG1C_TEST


Path 2
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1602 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     1518 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1A_TEST_CFG1C_TEST


Path 3
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1546 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1361 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_CFG1C_TEST


Path 4
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1499 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1304 ps
  Min-delay inserted:       381 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST_CFG1C_TEST


Path 5
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1416 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:     1474 ps
  Min-delay inserted:       458 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0_CFG1C_TEST


Path 6
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1414 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST0:A
-------------------------------------
  Pin max-delay slack:     1335 ps
  Min-delay inserted:       440 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST0_CFG1C_TEST


Path 7
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1149 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1144 ps
  Min-delay inserted:       420 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1C_TEST_CFG1A_TEST


Path 8
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -904 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1034 ps
  Min-delay inserted:       388 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST_CFG1A_TEST


Path 9
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -891 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 10
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -890 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 11
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -890 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 12
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 13
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 14
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 15
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/wi[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -879 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 16
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/master_bckd2:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -866 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 17
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -448 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 18
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -447 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 19
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -447 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 20
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 21
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 22
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/DSD138/UIN100/cnt[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -438 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 23
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 24
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_biphase:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 25
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[9]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 26
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[11]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -49 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 27
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -48 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 28
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -48 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 29
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 30
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 31
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 32
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 33
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -43 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 34
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 35
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[22]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 36
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[21]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 37
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[20]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -42 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 38
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -41 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 39
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[19]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 40
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[20]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 41
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[19]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 42
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[18]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 43
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[14]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 44
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[13]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 45
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[23]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -39 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 46
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/xsel_lr_1:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 47
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/parity:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 48
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 49
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[15]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 50
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[14]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 51
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[10]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -38 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 52
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -37 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 53
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[9]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -37 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 54
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[18]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 55
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[16]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 56
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[13]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 57
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 58
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 59
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 60
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 61
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 62
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 63
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[10]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 64
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 65
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 66
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/bit_counter[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -33 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 67
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 68
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 69
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 70
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 71
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[23]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 72
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[17]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -31 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 73
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/frame_counter[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 74
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 75
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/data_out_buffer[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 76
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[22]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 77
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[21]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 78
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[17]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 79
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[16]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 80
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[15]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 81
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/channel_status_shift[12]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -27 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 82
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/dop_fill[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 83
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 84
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 85
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 86
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 87
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 88
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[11]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -25 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 89
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/dop_fill[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 90
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 91
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[12]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST


Path 92
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/USPDIF_TX/din[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: test_0/u100/reset_n:A
-------------------------------------
  Pin max-delay slack:     5025 ps
  Min-delay inserted:       958 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/reset_n_CFG1C_TEST1
      mdr_test_0/u100/reset_n_CFG1C_TEST0
      mdr_test_0/u100/reset_n_CFG1C_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 4  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 4  
 Total paths eligible for improvement: 8       
 Total paths improved: 3       
-------------------------

Path 1
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1386 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1364 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0_CFG1C_TEST_CFG1C_TEST


Path 2
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1139 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:      941 ps
  Min-delay inserted:       272 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_CFG1C_TEST_CFG1A_TEST


Path 3
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -987 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1037 ps
  Min-delay inserted:       390 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0_CFG1C_TEST_CFG1A_TEST


Path 4
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1209 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1119 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.


Path 5
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -955 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1C_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:      926 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.


Path 6
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -689 ps
------------------------
... None of the following nets could be modified:
      test_0/dsdrq[3]
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/UCK300/U0_YWn_GEast
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST_net
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST_net0
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1C_TEST_net
      mdr_mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST0_CFG1C_TEST_net
      mdr_test_0/dsdrq[4]_CFG1B_TEST_net

Path 7
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -593 ps
------------------------
... None of the following nets could be modified:
      test_0/dsdrq[6]
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/UCK300/U0_YWn_GEast
      mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST_net
      mdr_mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST_CFG1A_TEST_net
      mdr_test_0/dsdrq[7]_CFG1D_TEST_net
      mdr_test_0/dsdrq[7]_CFG1D_TEST_net0
      mdr_test_0/dsdrq[7]_CFG1C_TEST_net

Path 8
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -532 ps
------------------------
... None of the following nets could be modified:
      test_0/dsdrq[2]
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/UCK300/U0_YWn_GEast
      mdr_test_0/dsdrq[3]_CFG1A_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST_net0
      mdr_mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST_CFG1C_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST_net



-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 5  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 5  
 Total paths eligible for improvement: 8       
 Total paths improved: 1       
-------------------------

Path 1
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -965 ps
------------------------
  On sink pin: mdr_mdr_mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0_CFG1C_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:      928 ps
  Min-delay inserted:       346 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_mdr_mdr_test_0/dsdlq[6]_CFG1A_TEST_CFG1D_TEST0_CFG1C_TEST_CFG1C_TEST_CFG1A_TEST


Path 2
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1209 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdrq[5]_CFG1D_TEST_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1119 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.


Path 3
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -955 ps
------------------------
  On sink pin: mdr_mdr_mdr_test_0/dsdlq[3]_CFG1D_TEST_CFG1C_TEST_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:      926 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.


Path 4
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -689 ps
------------------------
... None of the following nets could be modified:
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST_net
      mdr_mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST0_CFG1C_TEST_net
      mdr_test_0/dsdrq[4]_CFG1B_TEST_net
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1D_TEST_net0
      mdr_mdr_test_0/dsdrq[4]_CFG1B_TEST_CFG1C_TEST_net
      test_0/UCK300/U0_YWn_GEast
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/dsdrq[3]

Path 5
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -593 ps
------------------------
... None of the following nets could be modified:
      mdr_test_0/dsdrq[7]_CFG1D_TEST_net0
      mdr_test_0/dsdrq[7]_CFG1C_TEST_net
      mdr_test_0/dsdrq[7]_CFG1D_TEST_net
      mdr_mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST_CFG1A_TEST_net
      mdr_mdr_test_0/dsdrq[7]_CFG1D_TEST0_CFG1C_TEST_net
      test_0/UCK300/U0_YWn_GEast
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/dsdrq[6]

Path 6
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -548 ps
------------------------
... None of the following nets could be modified:
      mdr_test_0/dsdlq[7]_CFG1D_TEST_net
      mdr_mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0_CFG1C_TEST_net
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST_net0
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST_net
      mdr_mdr_mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0_CFG1C_TEST_CFG1A_TEST_net
      test_0/dem_clk
      test_0/dsdlq[6]
      test_0/UCK300/U0_YWn

Path 7
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -532 ps
------------------------
... None of the following nets could be modified:
      mdr_mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST_CFG1C_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1C_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST_net
      mdr_test_0/dsdrq[3]_CFG1A_TEST_net
      mdr_mdr_test_0/dsdrq[3]_CFG1A_TEST_CFG1D_TEST_net0
      test_0/UCK300/U0_YWn_GEast
      test_0/UCK300/U0_RGB1_RGB2_rgbr_net_1
      test_0/dsdrq[2]

Path 8
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -276 ps
------------------------
... None of the following nets could be modified:
      mdr_mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_CFG1C_TEST_net
      mdr_test_0/dsdlq[4]_CFG1C_TEST_net
      mdr_mdr_mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_CFG1C_TEST_CFG1A_TEST_net
      mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1D_TEST_net
      mdr_mdr_test_0/dsdlq[4]_CFG1C_TEST_CFG1C_TEST_net
      test_0/dem_clk
      test_0/dsdlq[3]
      test_0/UCK300/U0_YWn



