 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : adder_32
Version: D-2010.03-SP5
Date   : Thu Mar 14 13:38:32 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.07       0.07 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.15 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.51 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.61 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.78 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.93 f
  U287/Z (XOR2_X2)                         0.07       0.99 f
  v (out)                                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.06       0.06 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.14 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.50 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.60 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U287/Z (XOR2_X2)                         0.07       0.99 f
  v (out)                                  0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U287/Z (XOR2_X2)                         0.07       0.98 f
  v (out)                                  0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.07       0.07 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.15 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.51 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.61 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.78 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.93 f
  U384/ZN (XNOR2_X2)                       0.05       0.98 f
  sum[31] (out)                            0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.07       0.98 f
  v (out)                                  0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.06       0.06 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.14 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.50 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.60 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U384/ZN (XNOR2_X2)                       0.05       0.98 f
  sum[31] (out)                            0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U384/ZN (XNOR2_X2)                       0.05       0.97 f
  sum[31] (out)                            0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.05       0.97 f
  sum[31] (out)                            0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.97 f
  v (out)                                  0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U263/ZN (XNOR2_X2)                       0.06       0.07 f
  U264/ZN (INV_X4)                         0.02       0.09 r
  U129/ZN (AOI22_X4)                       0.03       0.12 f
  U181/ZN (OAI22_X4)                       0.07       0.19 r
  U182/ZN (AOI22_X4)                       0.03       0.22 f
  U131/ZN (OAI22_X4)                       0.07       0.29 r
  U269/ZN (AOI22_X2)                       0.04       0.33 f
  U270/ZN (OAI22_X2)                       0.08       0.41 r
  U273/ZN (NAND2_X2)                       0.02       0.43 f
  U274/ZN (NAND2_X2)                       0.04       0.48 r
  U275/ZN (NAND2_X2)                       0.03       0.50 f
  U276/ZN (NAND2_X2)                       0.04       0.54 r
  U277/ZN (NAND2_X2)                       0.03       0.58 f
  U278/ZN (NAND2_X2)                       0.04       0.62 r
  U153/ZN (NAND2_X2)                       0.03       0.65 f
  U180/ZN (NAND4_X4)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U263/ZN (XNOR2_X2)                       0.06       0.06 f
  U264/ZN (INV_X4)                         0.02       0.08 r
  U129/ZN (AOI22_X4)                       0.03       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.19 r
  U182/ZN (AOI22_X4)                       0.03       0.22 f
  U131/ZN (OAI22_X4)                       0.07       0.29 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.41 r
  U273/ZN (NAND2_X2)                       0.02       0.43 f
  U274/ZN (NAND2_X2)                       0.04       0.47 r
  U275/ZN (NAND2_X2)                       0.03       0.50 f
  U276/ZN (NAND2_X2)                       0.04       0.54 r
  U277/ZN (NAND2_X2)                       0.03       0.57 f
  U278/ZN (NAND2_X2)                       0.04       0.62 r
  U153/ZN (NAND2_X2)                       0.03       0.65 f
  U180/ZN (NAND4_X4)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.07       0.07 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.15 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.51 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.61 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.78 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.93 f
  U384/ZN (XNOR2_X2)                       0.03       0.96 r
  sum[31] (out)                            0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.07       0.07 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.15 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.51 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.61 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.78 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.93 f
  U287/Z (XOR2_X2)                         0.03       0.96 r
  v (out)                                  0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.96 f
  sum[31] (out)                            0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.96 f
  v (out)                                  0.00       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.03       0.03 f
  U130/ZN (OAI21_X4)                       0.05       0.07 r
  U129/ZN (AOI22_X4)                       0.04       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.18 r
  U182/ZN (AOI22_X4)                       0.03       0.21 f
  U131/ZN (OAI22_X4)                       0.07       0.28 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.40 r
  U273/ZN (NAND2_X2)                       0.02       0.42 f
  U274/ZN (NAND2_X2)                       0.04       0.47 r
  U275/ZN (NAND2_X2)                       0.03       0.49 f
  U276/ZN (NAND2_X2)                       0.04       0.53 r
  U277/ZN (NAND2_X2)                       0.03       0.57 f
  U278/ZN (NAND2_X2)                       0.04       0.61 r
  U153/ZN (NAND2_X2)                       0.03       0.64 f
  U180/ZN (NAND4_X4)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.84 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.06       0.06 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.14 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.50 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.60 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U384/ZN (XNOR2_X2)                       0.03       0.95 r
  sum[31] (out)                            0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.02       0.02 f
  U130/ZN (OAI21_X4)                       0.05       0.07 r
  U129/ZN (AOI22_X4)                       0.04       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.18 r
  U182/ZN (AOI22_X4)                       0.03       0.21 f
  U131/ZN (OAI22_X4)                       0.07       0.28 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.40 r
  U273/ZN (NAND2_X2)                       0.02       0.42 f
  U274/ZN (NAND2_X2)                       0.04       0.46 r
  U275/ZN (NAND2_X2)                       0.03       0.49 f
  U276/ZN (NAND2_X2)                       0.04       0.53 r
  U277/ZN (NAND2_X2)                       0.03       0.56 f
  U278/ZN (NAND2_X2)                       0.04       0.61 r
  U153/ZN (NAND2_X2)                       0.03       0.64 f
  U180/ZN (NAND4_X4)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U263/ZN (XNOR2_X2)                       0.06       0.07 f
  U264/ZN (INV_X4)                         0.02       0.09 r
  U129/ZN (AOI22_X4)                       0.03       0.12 f
  U181/ZN (OAI22_X4)                       0.07       0.19 r
  U182/ZN (AOI22_X4)                       0.03       0.22 f
  U131/ZN (OAI22_X4)                       0.07       0.29 r
  U269/ZN (AOI22_X2)                       0.04       0.33 f
  U270/ZN (OAI22_X2)                       0.08       0.41 r
  U273/ZN (NAND2_X2)                       0.02       0.43 f
  U274/ZN (NAND2_X2)                       0.04       0.48 r
  U275/ZN (NAND2_X2)                       0.03       0.50 f
  U276/ZN (NAND2_X2)                       0.04       0.54 r
  U277/ZN (NAND2_X2)                       0.03       0.58 f
  U278/ZN (NAND2_X2)                       0.04       0.62 r
  U153/ZN (NAND2_X2)                       0.03       0.65 f
  U180/ZN (NAND4_X4)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.06       0.06 f
  U130/ZN (OAI21_X4)                       0.05       0.11 r
  U129/ZN (AOI22_X4)                       0.04       0.14 f
  U181/ZN (OAI22_X4)                       0.07       0.22 r
  U182/ZN (AOI22_X4)                       0.03       0.25 f
  U131/ZN (OAI22_X4)                       0.07       0.32 r
  U269/ZN (AOI22_X2)                       0.04       0.36 f
  U270/ZN (OAI22_X2)                       0.08       0.44 r
  U273/ZN (NAND2_X2)                       0.02       0.46 f
  U274/ZN (NAND2_X2)                       0.04       0.50 r
  U275/ZN (NAND2_X2)                       0.03       0.53 f
  U276/ZN (NAND2_X2)                       0.04       0.57 r
  U277/ZN (NAND2_X2)                       0.03       0.60 f
  U278/ZN (NAND2_X2)                       0.04       0.65 r
  U153/ZN (NAND2_X2)                       0.03       0.68 f
  U180/ZN (NAND4_X4)                       0.06       0.74 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.84 r
  U281/ZN (NAND2_X2)                       0.02       0.86 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U287/Z (XOR2_X2)                         0.03       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U384/ZN (XNOR2_X2)                       0.03       0.95 r
  sum[31] (out)                            0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U263/ZN (XNOR2_X2)                       0.06       0.06 f
  U264/ZN (INV_X4)                         0.02       0.08 r
  U129/ZN (AOI22_X4)                       0.03       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.19 r
  U182/ZN (AOI22_X4)                       0.03       0.22 f
  U131/ZN (OAI22_X4)                       0.07       0.29 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.41 r
  U273/ZN (NAND2_X2)                       0.02       0.43 f
  U274/ZN (NAND2_X2)                       0.04       0.47 r
  U275/ZN (NAND2_X2)                       0.03       0.50 f
  U276/ZN (NAND2_X2)                       0.04       0.54 r
  U277/ZN (NAND2_X2)                       0.03       0.57 f
  U278/ZN (NAND2_X2)                       0.04       0.62 r
  U153/ZN (NAND2_X2)                       0.03       0.65 f
  U180/ZN (NAND4_X4)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.95 f
  sum[31] (out)                            0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.95 f
  v (out)                                  0.00       0.95 f
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.77 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.92 f
  U287/Z (XOR2_X2)                         0.03       0.95 r
  v (out)                                  0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U241/ZN (AOI21_X2)                       0.03       0.64 f
  U246/ZN (NAND2_X2)                       0.05       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.03       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U180/ZN (NAND4_X4)                       0.07       0.73 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.83 r
  U281/ZN (NAND2_X2)                       0.02       0.85 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.03       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U241/ZN (AOI21_X2)                       0.03       0.64 f
  U246/ZN (NAND2_X2)                       0.05       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.03       0.03 f
  U130/ZN (OAI21_X4)                       0.05       0.07 r
  U129/ZN (AOI22_X4)                       0.04       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.18 r
  U182/ZN (AOI22_X4)                       0.03       0.21 f
  U131/ZN (OAI22_X4)                       0.07       0.28 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.40 r
  U273/ZN (NAND2_X2)                       0.02       0.42 f
  U274/ZN (NAND2_X2)                       0.04       0.47 r
  U275/ZN (NAND2_X2)                       0.03       0.49 f
  U276/ZN (NAND2_X2)                       0.04       0.53 r
  U277/ZN (NAND2_X2)                       0.03       0.57 f
  U278/ZN (NAND2_X2)                       0.04       0.61 r
  U153/ZN (NAND2_X2)                       0.03       0.64 f
  U180/ZN (NAND4_X4)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.81 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.84 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.06       0.06 f
  U133/ZN (AOI21_X2)                       0.06       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U141/ZN (AOI21_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U148/ZN (NAND3_X2)                       0.04       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U218/ZN (NAND3_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.89 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.02       0.02 f
  U130/ZN (OAI21_X4)                       0.05       0.07 r
  U129/ZN (AOI22_X4)                       0.04       0.11 f
  U181/ZN (OAI22_X4)                       0.07       0.18 r
  U182/ZN (AOI22_X4)                       0.03       0.21 f
  U131/ZN (OAI22_X4)                       0.07       0.28 r
  U269/ZN (AOI22_X2)                       0.04       0.32 f
  U270/ZN (OAI22_X2)                       0.08       0.40 r
  U273/ZN (NAND2_X2)                       0.02       0.42 f
  U274/ZN (NAND2_X2)                       0.04       0.46 r
  U275/ZN (NAND2_X2)                       0.03       0.49 f
  U276/ZN (NAND2_X2)                       0.04       0.53 r
  U277/ZN (NAND2_X2)                       0.03       0.56 f
  U278/ZN (NAND2_X2)                       0.04       0.61 r
  U153/ZN (NAND2_X2)                       0.03       0.64 f
  U180/ZN (NAND4_X4)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.74 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.89 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U262/ZN (NAND2_X2)                       0.02       0.02 f
  U130/ZN (OAI21_X4)                       0.04       0.06 r
  U129/ZN (AOI22_X4)                       0.04       0.09 f
  U181/ZN (OAI22_X4)                       0.07       0.17 r
  U182/ZN (AOI22_X4)                       0.03       0.20 f
  U131/ZN (OAI22_X4)                       0.07       0.27 r
  U269/ZN (AOI22_X2)                       0.04       0.30 f
  U270/ZN (OAI22_X2)                       0.08       0.39 r
  U273/ZN (NAND2_X2)                       0.02       0.41 f
  U274/ZN (NAND2_X2)                       0.04       0.45 r
  U275/ZN (NAND2_X2)                       0.03       0.48 f
  U276/ZN (NAND2_X2)                       0.04       0.52 r
  U277/ZN (NAND2_X2)                       0.03       0.55 f
  U278/ZN (NAND2_X2)                       0.04       0.59 r
  U153/ZN (NAND2_X2)                       0.03       0.63 f
  U180/ZN (NAND4_X4)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.03       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U218/ZN (NAND3_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U384/ZN (XNOR2_X2)                       0.03       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.03       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.07       0.07 r
  U130/ZN (OAI21_X4)                       0.03       0.10 f
  U129/ZN (AOI22_X4)                       0.07       0.17 r
  U181/ZN (OAI22_X4)                       0.04       0.22 f
  U182/ZN (AOI22_X4)                       0.05       0.27 r
  U131/ZN (OAI22_X4)                       0.04       0.31 f
  U269/ZN (AOI22_X2)                       0.06       0.37 r
  U270/ZN (OAI22_X2)                       0.05       0.42 f
  U273/ZN (NAND2_X2)                       0.03       0.45 r
  U274/ZN (NAND2_X2)                       0.03       0.48 f
  U275/ZN (NAND2_X2)                       0.03       0.51 r
  U276/ZN (NAND2_X2)                       0.03       0.54 f
  U277/ZN (NAND2_X2)                       0.04       0.58 r
  U278/ZN (NAND2_X2)                       0.03       0.61 f
  U153/ZN (NAND2_X2)                       0.04       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.77 r
  U161/ZN (NAND4_X2)                       0.04       0.81 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U220/ZN (NAND2_X2)                       0.02       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.91 f
  U287/Z (XOR2_X2)                         0.03       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.94 f
  sum[31] (out)                            0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U241/ZN (AOI21_X2)                       0.03       0.64 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: cin (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  cin (in)                                 0.00       0.00 r
  U261/ZN (INV_X4)                         0.01       0.01 f
  U130/ZN (OAI21_X4)                       0.05       0.05 r
  U129/ZN (AOI22_X4)                       0.04       0.09 f
  U181/ZN (OAI22_X4)                       0.07       0.16 r
  U182/ZN (AOI22_X4)                       0.03       0.20 f
  U131/ZN (OAI22_X4)                       0.07       0.27 r
  U269/ZN (AOI22_X2)                       0.04       0.30 f
  U270/ZN (OAI22_X2)                       0.08       0.38 r
  U273/ZN (NAND2_X2)                       0.02       0.41 f
  U274/ZN (NAND2_X2)                       0.04       0.45 r
  U275/ZN (NAND2_X2)                       0.03       0.47 f
  U276/ZN (NAND2_X2)                       0.04       0.52 r
  U277/ZN (NAND2_X2)                       0.03       0.55 f
  U278/ZN (NAND2_X2)                       0.04       0.59 r
  U153/ZN (NAND2_X2)                       0.03       0.62 f
  U180/ZN (NAND4_X4)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.94 r
  v (out)                                  0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.94 f
  v (out)                                  0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.94 r
  sum[31] (out)                            0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U262/ZN (NAND2_X2)                       0.01       0.01 f
  U130/ZN (OAI21_X4)                       0.04       0.05 r
  U129/ZN (AOI22_X4)                       0.04       0.09 f
  U181/ZN (OAI22_X4)                       0.07       0.16 r
  U182/ZN (AOI22_X4)                       0.03       0.19 f
  U131/ZN (OAI22_X4)                       0.07       0.26 r
  U269/ZN (AOI22_X2)                       0.04       0.30 f
  U270/ZN (OAI22_X2)                       0.08       0.38 r
  U273/ZN (NAND2_X2)                       0.02       0.40 f
  U274/ZN (NAND2_X2)                       0.04       0.45 r
  U275/ZN (NAND2_X2)                       0.03       0.47 f
  U276/ZN (NAND2_X2)                       0.04       0.51 r
  U277/ZN (NAND2_X2)                       0.03       0.55 f
  U278/ZN (NAND2_X2)                       0.04       0.59 r
  U153/ZN (NAND2_X2)                       0.03       0.62 f
  U180/ZN (NAND4_X4)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U225/ZN (NAND2_X2)                       0.02       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.47 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.38 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U220/ZN (NAND2_X2)                       0.02       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.70 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.82 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.66 f
  U246/ZN (NAND2_X2)                       0.06       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.76 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U141/ZN (AOI21_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[17] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[17] (in)                               0.00       0.00 r
  U212/ZN (NAND2_X2)                       0.02       0.02 f
  U173/ZN (AND2_X4)                        0.06       0.08 f
  U133/ZN (AOI21_X2)                       0.04       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.15 f
  U214/ZN (NAND2_X2)                       0.05       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.62 r
  U241/ZN (AOI21_X2)                       0.03       0.64 f
  U246/ZN (NAND2_X2)                       0.05       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.67 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U148/ZN (NAND3_X2)                       0.04       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U225/ZN (NAND2_X2)                       0.02       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U225/ZN (NAND2_X2)                       0.02       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.47 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.38 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U260/ZN (XNOR2_X2)                       0.07       0.07 r
  U130/ZN (OAI21_X4)                       0.03       0.10 f
  U129/ZN (AOI22_X4)                       0.07       0.17 r
  U181/ZN (OAI22_X4)                       0.04       0.21 f
  U182/ZN (AOI22_X4)                       0.05       0.27 r
  U131/ZN (OAI22_X4)                       0.04       0.31 f
  U269/ZN (AOI22_X2)                       0.06       0.37 r
  U270/ZN (OAI22_X2)                       0.05       0.42 f
  U273/ZN (NAND2_X2)                       0.03       0.45 r
  U274/ZN (NAND2_X2)                       0.03       0.47 f
  U275/ZN (NAND2_X2)                       0.03       0.50 r
  U276/ZN (NAND2_X2)                       0.03       0.53 f
  U277/ZN (NAND2_X2)                       0.04       0.58 r
  U278/ZN (NAND2_X2)                       0.03       0.61 f
  U153/ZN (NAND2_X2)                       0.04       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.80 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.06       0.06 f
  U133/ZN (AOI21_X2)                       0.06       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U141/ZN (AOI21_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.06       0.06 f
  U133/ZN (AOI21_X2)                       0.06       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U218/ZN (NAND3_X2)                       0.04       0.19 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.46 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.38 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U148/ZN (NAND3_X2)                       0.04       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.83 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U148/ZN (NAND3_X2)                       0.04       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[17] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[17] (in)                               0.00       0.00 r
  U212/ZN (NAND2_X2)                       0.02       0.02 f
  U173/ZN (AND2_X4)                        0.06       0.08 f
  U133/ZN (AOI21_X2)                       0.04       0.11 r
  U213/ZN (NAND2_X2)                       0.03       0.14 f
  U214/ZN (NAND2_X2)                       0.05       0.19 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.60 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U220/ZN (NAND2_X2)                       0.03       0.28 r
  U158/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.04       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U218/ZN (NAND3_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.46 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.37 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U148/ZN (NAND3_X2)                       0.04       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U241/ZN (AOI21_X2)                       0.03       0.64 f
  U246/ZN (NAND2_X2)                       0.05       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.71 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U148/ZN (NAND3_X2)                       0.04       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U151/ZN (NAND3_X2)                       0.04       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.57 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U151/ZN (NAND3_X2)                       0.04       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.46 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U225/ZN (NAND2_X2)                       0.02       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.88 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.38 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U220/ZN (NAND2_X2)                       0.02       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U230/ZN (NAND2_X2)                       0.02       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U244/ZN (NAND3_X2)                       0.04       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.79 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.73 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.75 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.88 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U151/ZN (NAND3_X2)                       0.04       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U218/ZN (NAND3_X2)                       0.04       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.06       0.06 f
  U133/ZN (AOI21_X2)                       0.06       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.20 r
  U220/ZN (NAND2_X2)                       0.02       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.37 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.72 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.84 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.61 f
  U241/ZN (AOI21_X2)                       0.05       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U218/ZN (NAND3_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.06       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[19] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.06       0.06 f
  U133/ZN (AOI21_X2)                       0.06       0.12 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.58 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U220/ZN (NAND2_X2)                       0.02       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.47 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.38 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.05       0.21 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.30 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U237/ZN (NAND2_X2)                       0.02       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U230/ZN (NAND2_X2)                       0.02       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U141/ZN (AOI21_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.04       0.20 r
  U220/ZN (NAND2_X2)                       0.02       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.28 r
  U147/ZN (NAND3_X2)                       0.04       0.32 f
  U134/ZN (NAND3_X2)                       0.06       0.37 r
  U136/ZN (NAND3_X2)                       0.04       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U141/ZN (AOI21_X2)                       0.03       0.16 f
  U214/ZN (NAND2_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.24 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U237/ZN (NAND2_X2)                       0.03       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U137/ZN (NAND3_X2)                       0.04       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U141/ZN (AOI21_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U151/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U241/ZN (AOI21_X2)                       0.05       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U244/ZN (NAND3_X2)                       0.04       0.59 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U220/ZN (NAND2_X2)                       0.03       0.28 r
  U158/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.57 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U241/ZN (AOI21_X2)                       0.05       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.46 r
  U231/ZN (NAND3_X2)                       0.03       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.57 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.37 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U244/ZN (NAND3_X2)                       0.03       0.57 f
  U245/ZN (NAND3_X2)                       0.07       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U148/ZN (NAND3_X2)                       0.04       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U137/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U230/ZN (NAND2_X2)                       0.02       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U244/ZN (NAND3_X2)                       0.04       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U148/ZN (NAND3_X2)                       0.03       0.31 f
  U147/ZN (NAND3_X2)                       0.06       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.54 r
  U238/ZN (NAND3_X2)                       0.04       0.58 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[19] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[19] (in)                               0.00       0.00 f
  U206/ZN (XNOR2_X2)                       0.07       0.07 f
  U133/ZN (AOI21_X2)                       0.06       0.13 r
  U213/ZN (NAND2_X2)                       0.03       0.16 f
  U218/ZN (NAND3_X2)                       0.04       0.20 r
  U146/ZN (NAND3_X2)                       0.04       0.23 f
  U158/ZN (NAND3_X2)                       0.06       0.29 r
  U147/ZN (NAND3_X2)                       0.04       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.38 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U134/ZN (NAND3_X2)                       0.06       0.43 r
  U136/ZN (NAND3_X2)                       0.04       0.47 f
  U231/ZN (NAND3_X2)                       0.06       0.52 r
  U235/ZN (NAND3_X2)                       0.04       0.56 f
  U244/ZN (NAND3_X2)                       0.04       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U225/ZN (NAND2_X2)                       0.02       0.33 f
  U134/ZN (NAND3_X2)                       0.06       0.39 r
  U230/ZN (NAND2_X2)                       0.02       0.41 f
  U231/ZN (NAND3_X2)                       0.06       0.47 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U137/ZN (NAND3_X2)                       0.04       0.39 r
  U136/ZN (NAND3_X2)                       0.04       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.05       0.05 r
  U157/ZN (OAI21_X2)                       0.04       0.09 f
  U208/ZN (NAND2_X2)                       0.04       0.14 r
  U213/ZN (NAND2_X2)                       0.03       0.17 f
  U214/ZN (NAND2_X2)                       0.05       0.22 r
  U146/ZN (NAND3_X2)                       0.04       0.25 f
  U158/ZN (NAND3_X2)                       0.06       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U213/ZN (NAND2_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.42 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U238/ZN (NAND3_X2)                       0.04       0.60 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U180/ZN (NAND4_X4)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.06       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U214/ZN (NAND2_X2)                       0.05       0.25 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.34 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  b[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.07       0.07 f
  U157/ZN (OAI21_X2)                       0.05       0.12 r
  U208/ZN (NAND2_X2)                       0.03       0.16 f
  U141/ZN (AOI21_X2)                       0.05       0.21 r
  U214/ZN (NAND2_X2)                       0.03       0.24 f
  U146/ZN (NAND3_X2)                       0.05       0.29 r
  U158/ZN (NAND3_X2)                       0.04       0.33 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U137/ZN (NAND3_X2)                       0.03       0.40 f
  U136/ZN (NAND3_X2)                       0.06       0.46 r
  U231/ZN (NAND3_X2)                       0.04       0.50 f
  U235/ZN (NAND3_X2)                       0.05       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.59 f
  U245/ZN (NAND3_X2)                       0.06       0.65 r
  U246/ZN (NAND2_X2)                       0.04       0.69 f
  U179/ZN (NAND4_X4)                       0.05       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.42 r
  U136/ZN (NAND3_X2)                       0.04       0.46 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.55 f
  U238/ZN (NAND3_X2)                       0.06       0.61 r
  U245/ZN (NAND3_X2)                       0.04       0.65 f
  U246/ZN (NAND2_X2)                       0.06       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U384/ZN (XNOR2_X2)                       0.03       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.52 f
  U235/ZN (NAND3_X2)                       0.05       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U225/ZN (NAND2_X2)                       0.02       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U151/ZN (NAND3_X2)                       0.04       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U245/ZN (NAND3_X2)                       0.04       0.64 f
  U180/ZN (NAND4_X4)                       0.07       0.71 r
  U179/ZN (NAND4_X4)                       0.03       0.75 f
  U161/ZN (NAND4_X2)                       0.07       0.82 r
  U281/ZN (NAND2_X2)                       0.02       0.83 f
  U174/ZN (AND2_X4)                        0.06       0.90 f
  U287/Z (XOR2_X2)                         0.03       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U218/ZN (NAND3_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.06       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U147/ZN (NAND3_X2)                       0.05       0.39 r
  U137/ZN (NAND3_X2)                       0.03       0.42 f
  U136/ZN (NAND3_X2)                       0.06       0.48 r
  U151/ZN (NAND3_X2)                       0.03       0.51 f
  U235/ZN (NAND3_X2)                       0.06       0.56 r
  U244/ZN (NAND3_X2)                       0.03       0.59 f
  U245/ZN (NAND3_X2)                       0.07       0.66 r
  U246/ZN (NAND2_X2)                       0.04       0.70 f
  U179/ZN (NAND4_X4)                       0.05       0.76 r
  U161/ZN (NAND4_X2)                       0.04       0.80 f
  U281/ZN (NAND2_X2)                       0.03       0.82 r
  U174/ZN (AND2_X4)                        0.05       0.87 r
  U384/ZN (XNOR2_X2)                       0.05       0.93 r
  sum[31] (out)                            0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U151/ZN (NAND3_X2)                       0.04       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U220/ZN (NAND2_X2)                       0.02       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U137/ZN (NAND3_X2)                       0.04       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.51 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.61 f
  U246/ZN (NAND2_X2)                       0.06       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U136/ZN (NAND3_X2)                       0.04       0.44 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U237/ZN (NAND2_X2)                       0.02       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U218/ZN (NAND3_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U148/ZN (NAND3_X2)                       0.04       0.31 r
  U147/ZN (NAND3_X2)                       0.04       0.34 f
  U134/ZN (NAND3_X2)                       0.06       0.40 r
  U230/ZN (NAND2_X2)                       0.02       0.42 f
  U231/ZN (NAND3_X2)                       0.06       0.48 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U238/ZN (NAND3_X2)                       0.06       0.57 r
  U245/ZN (NAND3_X2)                       0.04       0.62 f
  U180/ZN (NAND4_X4)                       0.07       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U141/ZN (AOI21_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.04       0.23 r
  U146/ZN (NAND3_X2)                       0.04       0.26 f
  U158/ZN (NAND3_X2)                       0.06       0.32 r
  U147/ZN (NAND3_X2)                       0.04       0.36 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.51 r
  U235/ZN (NAND3_X2)                       0.04       0.54 f
  U238/ZN (NAND3_X2)                       0.06       0.60 r
  U241/ZN (AOI21_X2)                       0.03       0.63 f
  U246/ZN (NAND2_X2)                       0.05       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: sum[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  a[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.19 f
  U214/ZN (NAND2_X2)                       0.05       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.28 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U147/ZN (NAND3_X2)                       0.04       0.37 f
  U137/ZN (NAND3_X2)                       0.04       0.41 r
  U136/ZN (NAND3_X2)                       0.04       0.45 f
  U231/ZN (NAND3_X2)                       0.06       0.50 r
  U237/ZN (NAND2_X2)                       0.02       0.53 f
  U238/ZN (NAND3_X2)                       0.06       0.58 r
  U245/ZN (NAND3_X2)                       0.04       0.63 f
  U246/ZN (NAND2_X2)                       0.06       0.69 r
  U179/ZN (NAND4_X4)                       0.03       0.72 f
  U161/ZN (NAND4_X2)                       0.07       0.79 r
  U281/ZN (NAND2_X2)                       0.02       0.81 f
  U174/ZN (AND2_X4)                        0.06       0.87 f
  U384/ZN (XNOR2_X2)                       0.05       0.93 f
  sum[31] (out)                            0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U220/ZN (NAND2_X2)                       0.03       0.28 r
  U158/ZN (NAND3_X2)                       0.03       0.32 f
  U147/ZN (NAND3_X2)                       0.05       0.37 r
  U134/ZN (NAND3_X2)                       0.04       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.54 r
  U238/ZN (NAND3_X2)                       0.04       0.58 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U230/ZN (NAND2_X2)                       0.03       0.46 r
  U231/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.05       0.54 r
  U238/ZN (NAND3_X2)                       0.04       0.58 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U260/ZN (XNOR2_X2)                       0.06       0.07 r
  U130/ZN (OAI21_X4)                       0.03       0.09 f
  U129/ZN (AOI22_X4)                       0.07       0.17 r
  U181/ZN (OAI22_X4)                       0.04       0.21 f
  U182/ZN (AOI22_X4)                       0.05       0.26 r
  U131/ZN (OAI22_X4)                       0.04       0.30 f
  U269/ZN (AOI22_X2)                       0.06       0.36 r
  U270/ZN (OAI22_X2)                       0.05       0.41 f
  U273/ZN (NAND2_X2)                       0.03       0.44 r
  U274/ZN (NAND2_X2)                       0.03       0.47 f
  U275/ZN (NAND2_X2)                       0.03       0.50 r
  U276/ZN (NAND2_X2)                       0.03       0.53 f
  U277/ZN (NAND2_X2)                       0.04       0.57 r
  U278/ZN (NAND2_X2)                       0.03       0.60 f
  U153/ZN (NAND2_X2)                       0.04       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U148/ZN (NAND3_X2)                       0.03       0.33 f
  U147/ZN (NAND3_X2)                       0.06       0.38 r
  U134/ZN (NAND3_X2)                       0.04       0.43 f
  U136/ZN (NAND3_X2)                       0.05       0.47 r
  U231/ZN (NAND3_X2)                       0.04       0.51 f
  U237/ZN (NAND2_X2)                       0.03       0.55 r
  U238/ZN (NAND3_X2)                       0.04       0.58 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  b[18] (in)                               0.00       0.00 r
  U171/Z (XOR2_X2)                         0.08       0.08 r
  U157/ZN (OAI21_X2)                       0.04       0.12 f
  U208/ZN (NAND2_X2)                       0.04       0.16 r
  U213/ZN (NAND2_X2)                       0.03       0.20 f
  U218/ZN (NAND3_X2)                       0.04       0.24 r
  U146/ZN (NAND3_X2)                       0.04       0.27 f
  U158/ZN (NAND3_X2)                       0.06       0.33 r
  U225/ZN (NAND2_X2)                       0.02       0.35 f
  U134/ZN (NAND3_X2)                       0.06       0.41 r
  U230/ZN (NAND2_X2)                       0.02       0.43 f
  U231/ZN (NAND3_X2)                       0.06       0.49 r
  U235/ZN (NAND3_X2)                       0.04       0.52 f
  U244/ZN (NAND3_X2)                       0.04       0.56 r
  U245/ZN (NAND3_X2)                       0.04       0.60 f
  U180/ZN (NAND4_X4)                       0.07       0.68 r
  U179/ZN (NAND4_X4)                       0.03       0.71 f
  U161/ZN (NAND4_X2)                       0.07       0.78 r
  U281/ZN (NAND2_X2)                       0.02       0.80 f
  U174/ZN (AND2_X4)                        0.06       0.86 f
  U287/Z (XOR2_X2)                         0.07       0.93 f
  v (out)                                  0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: v (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_32           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  a[18] (in)                               0.00       0.00 f
  U171/Z (XOR2_X2)                         0.08       0.08 f
  U157/ZN (OAI21_X2)                       0.05       0.13 r
  U208/ZN (NAND2_X2)                       0.03       0.17 f
  U213/ZN (NAND2_X2)                       0.05       0.22 r
  U214/ZN (NAND2_X2)                       0.03       0.25 f
  U146/ZN (NAND3_X2)                       0.05       0.30 r
  U158/ZN (NAND3_X2)                       0.04       0.34 f
  U225/ZN (NAND2_X2)                       0.03       0.37 r
  U134/ZN (NAND3_X2)                       0.03       0.41 f
  U136/ZN (NAND3_X2)                       0.05       0.46 r
  U151/ZN (NAND3_X2)                       0.03       0.49 f
  U235/ZN (NAND3_X2)                       0.06       0.54 r
  U238/ZN (NAND3_X2)                       0.04       0.58 f
  U245/ZN (NAND3_X2)                       0.06       0.64 r
  U180/ZN (NAND4_X4)                       0.04       0.68 f
  U179/ZN (NAND4_X4)                       0.06       0.74 r
  U161/ZN (NAND4_X2)                       0.04       0.78 f
  U281/ZN (NAND2_X2)                       0.03       0.81 r
  U174/ZN (AND2_X4)                        0.05       0.86 r
  U287/Z (XOR2_X2)                         0.07       0.93 r
  v (out)                                  0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
