EDA Netlist Writer report for AudioOutputTest
Thu Dec 13 15:56:47 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Dec 13 15:56:47 2018 ;
; Revision Name             ; AudioOutputTest                       ;
; Top-level Entity Name     ; AudioOutputTest                       ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; Off                       ;
; Time scale                                                                                        ; 1 ps                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_7_1200mv_85c_slow.vo     ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_7_1200mv_0c_slow.vo      ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_min_1200mv_0c_fast.vo    ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest.vo                       ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_7_1200mv_85c_v_slow.sdo  ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_7_1200mv_0c_v_slow.sdo   ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_min_1200mv_0c_v_fast.sdo ;
; M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/AudioOutputTest_v.sdo                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 13 15:56:33 2018
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off AudioOutputTest -c AudioOutputTest
Info (204019): Generated file AudioOutputTest_7_1200mv_85c_slow.vo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_7_1200mv_0c_slow.vo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_min_1200mv_0c_fast.vo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest.vo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_7_1200mv_85c_v_slow.sdo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_7_1200mv_0c_v_slow.sdo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_min_1200mv_0c_v_fast.sdo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file AudioOutputTest_v.sdo in folder "M:/Senior/ECE 287 Lab/Original - Copy/VerilogDE2115AudioFilters-master/AudioOutputTest/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Thu Dec 13 15:56:47 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:04


