
algo_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072ec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080073ac  080073ac  000083ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007418  08007418  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007418  08007418  00008418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007420  08007420  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007420  08007420  00008420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007424  08007424  00008424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007428  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  08007434  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08007434  00009130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e19d  00000000  00000000  00009034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000218d  00000000  00000000  000171d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00019360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009db  00000000  00000000  00019fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014632  00000000  00000000  0001a9bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000104df  00000000  00000000  0002efed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fb87  00000000  00000000  0003f4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf053  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ca4  00000000  00000000  000bf098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000c1d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007394 	.word	0x08007394

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08007394 	.word	0x08007394

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <Cell>:

	int8_t cost;

};

void Cell(struct Cell* cell){
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	cell->wallLeft = 0;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
	cell->wallRight = 0;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2200      	movs	r2, #0
 800045e:	705a      	strb	r2, [r3, #1]
	cell->wallFront = 0;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2200      	movs	r2, #0
 8000464:	709a      	strb	r2, [r3, #2]
	cell->wallBack = 0;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	70da      	strb	r2, [r3, #3]
	cell->visited = 0;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	711a      	strb	r2, [r3, #4]

	cell->bfs_visited = 0;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	715a      	strb	r2, [r3, #5]
	cell->cost = 0;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2200      	movs	r2, #0
 800047c:	721a      	strb	r2, [r3, #8]
}
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	46bd      	mov	sp, r7
 8000482:	b002      	add	sp, #8
 8000484:	bd80      	pop	{r7, pc}

08000486 <Maze>:
void deq(struct Maze* maze);
void to_prev_intersection(struct Maze* maze, struct Maze* sim_maze);
void DFS_explore(struct Maze* maze, struct Maze* sim_maze);
void flood_fill(struct Maze* maze, struct Maze* sim_maze);

void Maze(struct Maze* maze,int8_t destx,int8_t desty){
 8000486:	b590      	push	{r4, r7, lr}
 8000488:	b085      	sub	sp, #20
 800048a:	af00      	add	r7, sp, #0
 800048c:	6078      	str	r0, [r7, #4]
 800048e:	0008      	movs	r0, r1
 8000490:	0011      	movs	r1, r2
 8000492:	1cfb      	adds	r3, r7, #3
 8000494:	1c02      	adds	r2, r0, #0
 8000496:	701a      	strb	r2, [r3, #0]
 8000498:	1cbb      	adds	r3, r7, #2
 800049a:	1c0a      	adds	r2, r1, #0
 800049c:	701a      	strb	r2, [r3, #0]
    maze->curr_cell[0] = 0;
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	2251      	movs	r2, #81	@ 0x51
 80004a2:	2100      	movs	r1, #0
 80004a4:	5499      	strb	r1, [r3, r2]
    maze->curr_cell[1] = 0;
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2252      	movs	r2, #82	@ 0x52
 80004aa:	2100      	movs	r1, #0
 80004ac:	5499      	strb	r1, [r3, r2]

    maze->ISLen = 0;
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	22c0      	movs	r2, #192	@ 0xc0
 80004b2:	2100      	movs	r1, #0
 80004b4:	5499      	strb	r1, [r3, r2]

    maze->q_r = -1;  // Should start at -1, not 0
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	2326      	movs	r3, #38	@ 0x26
 80004ba:	33ff      	adds	r3, #255	@ 0xff
 80004bc:	21ff      	movs	r1, #255	@ 0xff
 80004be:	54d1      	strb	r1, [r2, r3]
    maze->q_f = -1;  // Should start at -1, not 0
 80004c0:	687a      	ldr	r2, [r7, #4]
 80004c2:	2393      	movs	r3, #147	@ 0x93
 80004c4:	005b      	lsls	r3, r3, #1
 80004c6:	21ff      	movs	r1, #255	@ 0xff
 80004c8:	54d1      	strb	r1, [r2, r3]

    maze->n_ways = 0;
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	232a      	movs	r3, #42	@ 0x2a
 80004ce:	33ff      	adds	r3, #255	@ 0xff
 80004d0:	2100      	movs	r1, #0
 80004d2:	54d1      	strb	r1, [r2, r3]
    maze->n_visited = 0;
 80004d4:	687a      	ldr	r2, [r7, #4]
 80004d6:	2395      	movs	r3, #149	@ 0x95
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	2100      	movs	r1, #0
 80004dc:	54d1      	strb	r1, [r2, r3]

    maze->prev_removed[0] = -1;
 80004de:	687a      	ldr	r2, [r7, #4]
 80004e0:	232c      	movs	r3, #44	@ 0x2c
 80004e2:	33ff      	adds	r3, #255	@ 0xff
 80004e4:	21ff      	movs	r1, #255	@ 0xff
 80004e6:	54d1      	strb	r1, [r2, r3]
    maze->prev_removed[1] = -1;
 80004e8:	687a      	ldr	r2, [r7, #4]
 80004ea:	2396      	movs	r3, #150	@ 0x96
 80004ec:	005b      	lsls	r3, r3, #1
 80004ee:	21ff      	movs	r1, #255	@ 0xff
 80004f0:	54d1      	strb	r1, [r2, r3]

    maze->exploration_done = 0;
 80004f2:	687a      	ldr	r2, [r7, #4]
 80004f4:	232e      	movs	r3, #46	@ 0x2e
 80004f6:	33ff      	adds	r3, #255	@ 0xff
 80004f8:	2100      	movs	r1, #0
 80004fa:	54d1      	strb	r1, [r2, r3]

    maze->dest[0] = destx;
 80004fc:	687a      	ldr	r2, [r7, #4]
 80004fe:	1cf9      	adds	r1, r7, #3
 8000500:	2397      	movs	r3, #151	@ 0x97
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	7809      	ldrb	r1, [r1, #0]
 8000506:	54d1      	strb	r1, [r2, r3]
    maze->dest[1] = desty;
 8000508:	687a      	ldr	r2, [r7, #4]
 800050a:	1cb9      	adds	r1, r7, #2
 800050c:	2330      	movs	r3, #48	@ 0x30
 800050e:	33ff      	adds	r3, #255	@ 0xff
 8000510:	7809      	ldrb	r1, [r1, #0]
 8000512:	54d1      	strb	r1, [r2, r3]

    maze->orient = 'N';
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	225b      	movs	r2, #91	@ 0x5b
 8000518:	214e      	movs	r1, #78	@ 0x4e
 800051a:	5499      	strb	r1, [r3, r2]

    //cells constructor:
    for(int i=0;i<maze_x_len;i++){
 800051c:	2300      	movs	r3, #0
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	e01b      	b.n	800055a <Maze+0xd4>
        for(int j=0;j<maze_y_len;j++){
 8000522:	2300      	movs	r3, #0
 8000524:	60bb      	str	r3, [r7, #8]
 8000526:	e012      	b.n	800054e <Maze+0xc8>
            Cell(&maze->cells[i][j]);
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	001a      	movs	r2, r3
 800052c:	00d2      	lsls	r2, r2, #3
 800052e:	18d2      	adds	r2, r2, r3
 8000530:	68f9      	ldr	r1, [r7, #12]
 8000532:	000b      	movs	r3, r1
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	185b      	adds	r3, r3, r1
 8000538:	00d9      	lsls	r1, r3, #3
 800053a:	185b      	adds	r3, r3, r1
 800053c:	18d3      	adds	r3, r2, r3
 800053e:	687a      	ldr	r2, [r7, #4]
 8000540:	18d3      	adds	r3, r2, r3
 8000542:	0018      	movs	r0, r3
 8000544:	f7ff ff82 	bl	800044c <Cell>
        for(int j=0;j<maze_y_len;j++){
 8000548:	68bb      	ldr	r3, [r7, #8]
 800054a:	3301      	adds	r3, #1
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	2b02      	cmp	r3, #2
 8000552:	dde9      	ble.n	8000528 <Maze+0xa2>
    for(int i=0;i<maze_x_len;i++){
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	3301      	adds	r3, #1
 8000558:	60fb      	str	r3, [r7, #12]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2b02      	cmp	r3, #2
 800055e:	dde0      	ble.n	8000522 <Maze+0x9c>
        }
    }

    // Mark starting cell as visited and initialize adjacent cells
    maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2251      	movs	r2, #81	@ 0x51
 8000564:	569b      	ldrsb	r3, [r3, r2]
 8000566:	0018      	movs	r0, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2252      	movs	r2, #82	@ 0x52
 800056c:	569b      	ldrsb	r3, [r3, r2]
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	001a      	movs	r2, r3
 8000572:	00d2      	lsls	r2, r2, #3
 8000574:	18d2      	adds	r2, r2, r3
 8000576:	0003      	movs	r3, r0
 8000578:	005b      	lsls	r3, r3, #1
 800057a:	181b      	adds	r3, r3, r0
 800057c:	00d8      	lsls	r0, r3, #3
 800057e:	181b      	adds	r3, r3, r0
 8000580:	18d3      	adds	r3, r2, r3
 8000582:	18cb      	adds	r3, r1, r3
 8000584:	3304      	adds	r3, #4
 8000586:	2201      	movs	r2, #1
 8000588:	701a      	strb	r2, [r3, #0]
    update_adjacents(maze);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	0018      	movs	r0, r3
 800058e:	f000 fecb 	bl	8001328 <update_adjacents>

    //	Adding starting point to intersection stack
    maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	22c0      	movs	r2, #192	@ 0xc0
 8000596:	569b      	ldrsb	r3, [r3, r2]
 8000598:	0018      	movs	r0, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2251      	movs	r2, #81	@ 0x51
 800059e:	5699      	ldrsb	r1, [r3, r2]
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	0003      	movs	r3, r0
 80005a4:	332c      	adds	r3, #44	@ 0x2c
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	18d3      	adds	r3, r2, r3
 80005aa:	3304      	adds	r3, #4
 80005ac:	1c0a      	adds	r2, r1, #0
 80005ae:	701a      	strb	r2, [r3, #0]
    maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	22c0      	movs	r2, #192	@ 0xc0
 80005b4:	569b      	ldrsb	r3, [r3, r2]
 80005b6:	001c      	movs	r4, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2252      	movs	r2, #82	@ 0x52
 80005bc:	5698      	ldrsb	r0, [r3, r2]
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	215d      	movs	r1, #93	@ 0x5d
 80005c2:	0063      	lsls	r3, r4, #1
 80005c4:	18d3      	adds	r3, r2, r3
 80005c6:	185b      	adds	r3, r3, r1
 80005c8:	1c02      	adds	r2, r0, #0
 80005ca:	701a      	strb	r2, [r3, #0]
    maze->ISLen++;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	22c0      	movs	r2, #192	@ 0xc0
 80005d0:	569b      	ldrsb	r3, [r3, r2]
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	3301      	adds	r3, #1
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	b259      	sxtb	r1, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	22c0      	movs	r2, #192	@ 0xc0
 80005de:	5499      	strb	r1, [r3, r2]

    maze->plen = 0;
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	23a2      	movs	r3, #162	@ 0xa2
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	2100      	movs	r1, #0
 80005e8:	54d1      	strb	r1, [r2, r3]
};
 80005ea:	46c0      	nop			@ (mov r8, r8)
 80005ec:	46bd      	mov	sp, r7
 80005ee:	b005      	add	sp, #20
 80005f0:	bd90      	pop	{r4, r7, pc}

080005f2 <Maze_SIM>:

//	Simulator Functions
void Maze_SIM(struct Maze* maze){
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b082      	sub	sp, #8
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
	maze->cells[0][0].wallLeft = 1;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2201      	movs	r2, #1
 80005fe:	701a      	strb	r2, [r3, #0]
	maze->cells[0][0].wallFront = 0;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2200      	movs	r2, #0
 8000604:	709a      	strb	r2, [r3, #2]
	maze->cells[0][0].wallRight = 1;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2201      	movs	r2, #1
 800060a:	705a      	strb	r2, [r3, #1]
	maze->cells[0][0].wallBack = 1;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2201      	movs	r2, #1
 8000610:	70da      	strb	r2, [r3, #3]

	maze->cells[0][1].wallLeft = 1;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2201      	movs	r2, #1
 8000616:	725a      	strb	r2, [r3, #9]
	maze->cells[0][1].wallFront = 1;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2201      	movs	r2, #1
 800061c:	72da      	strb	r2, [r3, #11]
	maze->cells[0][1].wallRight = 0;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2200      	movs	r2, #0
 8000622:	729a      	strb	r2, [r3, #10]
	maze->cells[0][1].wallBack = 0;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2200      	movs	r2, #0
 8000628:	731a      	strb	r2, [r3, #12]

	maze->cells[0][2].wallLeft = 1;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2201      	movs	r2, #1
 800062e:	749a      	strb	r2, [r3, #18]
	maze->cells[0][2].wallFront = 1;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2201      	movs	r2, #1
 8000634:	751a      	strb	r2, [r3, #20]
	maze->cells[0][2].wallRight = 0;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2200      	movs	r2, #0
 800063a:	74da      	strb	r2, [r3, #19]
	maze->cells[0][2].wallBack = 1;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	755a      	strb	r2, [r3, #21]

	maze->cells[1][0].wallLeft = 1;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2201      	movs	r2, #1
 8000646:	76da      	strb	r2, [r3, #27]
	maze->cells[1][0].wallFront = 1;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	2201      	movs	r2, #1
 800064c:	775a      	strb	r2, [r3, #29]
	maze->cells[1][0].wallRight = 1;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2201      	movs	r2, #1
 8000652:	771a      	strb	r2, [r3, #28]
	maze->cells[1][0].wallBack = 1;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2201      	movs	r2, #1
 8000658:	779a      	strb	r2, [r3, #30]

	maze->cells[1][1].wallLeft = 0;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2224      	movs	r2, #36	@ 0x24
 800065e:	2100      	movs	r1, #0
 8000660:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallFront = 1;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2226      	movs	r2, #38	@ 0x26
 8000666:	2101      	movs	r1, #1
 8000668:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallRight = 0;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2225      	movs	r2, #37	@ 0x25
 800066e:	2100      	movs	r1, #0
 8000670:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallBack = 1;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2227      	movs	r2, #39	@ 0x27
 8000676:	2101      	movs	r1, #1
 8000678:	5499      	strb	r1, [r3, r2]

	maze->cells[1][2].wallLeft = 0;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	222d      	movs	r2, #45	@ 0x2d
 800067e:	2100      	movs	r1, #0
 8000680:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallFront = 1;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	222f      	movs	r2, #47	@ 0x2f
 8000686:	2101      	movs	r1, #1
 8000688:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallRight = 0;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	222e      	movs	r2, #46	@ 0x2e
 800068e:	2100      	movs	r1, #0
 8000690:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallBack = 1;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2230      	movs	r2, #48	@ 0x30
 8000696:	2101      	movs	r1, #1
 8000698:	5499      	strb	r1, [r3, r2]

	maze->cells[2][0].wallLeft = 1;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2236      	movs	r2, #54	@ 0x36
 800069e:	2101      	movs	r1, #1
 80006a0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallFront = 0;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2238      	movs	r2, #56	@ 0x38
 80006a6:	2100      	movs	r1, #0
 80006a8:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallRight = 1;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2237      	movs	r2, #55	@ 0x37
 80006ae:	2101      	movs	r1, #1
 80006b0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallBack = 1;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2239      	movs	r2, #57	@ 0x39
 80006b6:	2101      	movs	r1, #1
 80006b8:	5499      	strb	r1, [r3, r2]

	maze->cells[2][1].wallLeft = 0;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	223f      	movs	r2, #63	@ 0x3f
 80006be:	2100      	movs	r1, #0
 80006c0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallFront = 0;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2241      	movs	r2, #65	@ 0x41
 80006c6:	2100      	movs	r1, #0
 80006c8:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallRight = 1;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2240      	movs	r2, #64	@ 0x40
 80006ce:	2101      	movs	r1, #1
 80006d0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallBack = 0;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2242      	movs	r2, #66	@ 0x42
 80006d6:	2100      	movs	r1, #0
 80006d8:	5499      	strb	r1, [r3, r2]

	maze->cells[2][2].wallLeft = 0;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2248      	movs	r2, #72	@ 0x48
 80006de:	2100      	movs	r1, #0
 80006e0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallFront = 1;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	224a      	movs	r2, #74	@ 0x4a
 80006e6:	2101      	movs	r1, #1
 80006e8:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallRight = 1;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2249      	movs	r2, #73	@ 0x49
 80006ee:	2101      	movs	r1, #1
 80006f0:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallBack = 0;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	224b      	movs	r2, #75	@ 0x4b
 80006f6:	2100      	movs	r1, #0
 80006f8:	5499      	strb	r1, [r3, r2]

}
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}

08000702 <SIM_move_forward>:

void SIM_move_forward(struct Maze* maze){
 8000702:	b580      	push	{r7, lr}
 8000704:	b082      	sub	sp, #8
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->curr_cell[1]++;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	225b      	movs	r2, #91	@ 0x5b
 800070e:	5c9b      	ldrb	r3, [r3, r2]
 8000710:	2b4e      	cmp	r3, #78	@ 0x4e
 8000712:	d10a      	bne.n	800072a <SIM_move_forward+0x28>
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2252      	movs	r2, #82	@ 0x52
 8000718:	569b      	ldrsb	r3, [r3, r2]
 800071a:	b2db      	uxtb	r3, r3
 800071c:	3301      	adds	r3, #1
 800071e:	b2db      	uxtb	r3, r3
 8000720:	b259      	sxtb	r1, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2252      	movs	r2, #82	@ 0x52
 8000726:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='S') maze->curr_cell[1]--;
	else if(maze->orient=='E') maze->curr_cell[0]++;
	else if(maze->orient=='W') maze->curr_cell[0]--;
}
 8000728:	e02e      	b.n	8000788 <SIM_move_forward+0x86>
	else if(maze->orient=='S') maze->curr_cell[1]--;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	225b      	movs	r2, #91	@ 0x5b
 800072e:	5c9b      	ldrb	r3, [r3, r2]
 8000730:	2b53      	cmp	r3, #83	@ 0x53
 8000732:	d10a      	bne.n	800074a <SIM_move_forward+0x48>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2252      	movs	r2, #82	@ 0x52
 8000738:	569b      	ldrsb	r3, [r3, r2]
 800073a:	b2db      	uxtb	r3, r3
 800073c:	3b01      	subs	r3, #1
 800073e:	b2db      	uxtb	r3, r3
 8000740:	b259      	sxtb	r1, r3
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2252      	movs	r2, #82	@ 0x52
 8000746:	5499      	strb	r1, [r3, r2]
}
 8000748:	e01e      	b.n	8000788 <SIM_move_forward+0x86>
	else if(maze->orient=='E') maze->curr_cell[0]++;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	225b      	movs	r2, #91	@ 0x5b
 800074e:	5c9b      	ldrb	r3, [r3, r2]
 8000750:	2b45      	cmp	r3, #69	@ 0x45
 8000752:	d10a      	bne.n	800076a <SIM_move_forward+0x68>
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2251      	movs	r2, #81	@ 0x51
 8000758:	569b      	ldrsb	r3, [r3, r2]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	3301      	adds	r3, #1
 800075e:	b2db      	uxtb	r3, r3
 8000760:	b259      	sxtb	r1, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2251      	movs	r2, #81	@ 0x51
 8000766:	5499      	strb	r1, [r3, r2]
}
 8000768:	e00e      	b.n	8000788 <SIM_move_forward+0x86>
	else if(maze->orient=='W') maze->curr_cell[0]--;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	225b      	movs	r2, #91	@ 0x5b
 800076e:	5c9b      	ldrb	r3, [r3, r2]
 8000770:	2b57      	cmp	r3, #87	@ 0x57
 8000772:	d109      	bne.n	8000788 <SIM_move_forward+0x86>
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2251      	movs	r2, #81	@ 0x51
 8000778:	569b      	ldrsb	r3, [r3, r2]
 800077a:	b2db      	uxtb	r3, r3
 800077c:	3b01      	subs	r3, #1
 800077e:	b2db      	uxtb	r3, r3
 8000780:	b259      	sxtb	r1, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2251      	movs	r2, #81	@ 0x51
 8000786:	5499      	strb	r1, [r3, r2]
}
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	b002      	add	sp, #8
 800078e:	bd80      	pop	{r7, pc}

08000790 <SIM_turn_right>:

void SIM_turn_right(struct Maze* maze){
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='E';
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	225b      	movs	r2, #91	@ 0x5b
 800079c:	5c9b      	ldrb	r3, [r3, r2]
 800079e:	2b4e      	cmp	r3, #78	@ 0x4e
 80007a0:	d104      	bne.n	80007ac <SIM_turn_right+0x1c>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	225b      	movs	r2, #91	@ 0x5b
 80007a6:	2145      	movs	r1, #69	@ 0x45
 80007a8:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='S';
	else if(maze->orient=='S') maze->orient='W';
	else if(maze->orient=='W') maze->orient='N';
}
 80007aa:	e01c      	b.n	80007e6 <SIM_turn_right+0x56>
	else if(maze->orient=='E') maze->orient='S';
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	225b      	movs	r2, #91	@ 0x5b
 80007b0:	5c9b      	ldrb	r3, [r3, r2]
 80007b2:	2b45      	cmp	r3, #69	@ 0x45
 80007b4:	d104      	bne.n	80007c0 <SIM_turn_right+0x30>
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	225b      	movs	r2, #91	@ 0x5b
 80007ba:	2153      	movs	r1, #83	@ 0x53
 80007bc:	5499      	strb	r1, [r3, r2]
}
 80007be:	e012      	b.n	80007e6 <SIM_turn_right+0x56>
	else if(maze->orient=='S') maze->orient='W';
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	225b      	movs	r2, #91	@ 0x5b
 80007c4:	5c9b      	ldrb	r3, [r3, r2]
 80007c6:	2b53      	cmp	r3, #83	@ 0x53
 80007c8:	d104      	bne.n	80007d4 <SIM_turn_right+0x44>
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	225b      	movs	r2, #91	@ 0x5b
 80007ce:	2157      	movs	r1, #87	@ 0x57
 80007d0:	5499      	strb	r1, [r3, r2]
}
 80007d2:	e008      	b.n	80007e6 <SIM_turn_right+0x56>
	else if(maze->orient=='W') maze->orient='N';
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	225b      	movs	r2, #91	@ 0x5b
 80007d8:	5c9b      	ldrb	r3, [r3, r2]
 80007da:	2b57      	cmp	r3, #87	@ 0x57
 80007dc:	d103      	bne.n	80007e6 <SIM_turn_right+0x56>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	225b      	movs	r2, #91	@ 0x5b
 80007e2:	214e      	movs	r1, #78	@ 0x4e
 80007e4:	5499      	strb	r1, [r3, r2]
}
 80007e6:	46c0      	nop			@ (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b002      	add	sp, #8
 80007ec:	bd80      	pop	{r7, pc}

080007ee <SIM_turn_left>:

void SIM_turn_left(struct Maze* maze){
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b082      	sub	sp, #8
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='W';
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	225b      	movs	r2, #91	@ 0x5b
 80007fa:	5c9b      	ldrb	r3, [r3, r2]
 80007fc:	2b4e      	cmp	r3, #78	@ 0x4e
 80007fe:	d104      	bne.n	800080a <SIM_turn_left+0x1c>
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	225b      	movs	r2, #91	@ 0x5b
 8000804:	2157      	movs	r1, #87	@ 0x57
 8000806:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='N';
	else if(maze->orient=='S') maze->orient='E';
	else if(maze->orient=='W') maze->orient='S';
}
 8000808:	e01c      	b.n	8000844 <SIM_turn_left+0x56>
	else if(maze->orient=='E') maze->orient='N';
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	225b      	movs	r2, #91	@ 0x5b
 800080e:	5c9b      	ldrb	r3, [r3, r2]
 8000810:	2b45      	cmp	r3, #69	@ 0x45
 8000812:	d104      	bne.n	800081e <SIM_turn_left+0x30>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	225b      	movs	r2, #91	@ 0x5b
 8000818:	214e      	movs	r1, #78	@ 0x4e
 800081a:	5499      	strb	r1, [r3, r2]
}
 800081c:	e012      	b.n	8000844 <SIM_turn_left+0x56>
	else if(maze->orient=='S') maze->orient='E';
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	225b      	movs	r2, #91	@ 0x5b
 8000822:	5c9b      	ldrb	r3, [r3, r2]
 8000824:	2b53      	cmp	r3, #83	@ 0x53
 8000826:	d104      	bne.n	8000832 <SIM_turn_left+0x44>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	225b      	movs	r2, #91	@ 0x5b
 800082c:	2145      	movs	r1, #69	@ 0x45
 800082e:	5499      	strb	r1, [r3, r2]
}
 8000830:	e008      	b.n	8000844 <SIM_turn_left+0x56>
	else if(maze->orient=='W') maze->orient='S';
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	225b      	movs	r2, #91	@ 0x5b
 8000836:	5c9b      	ldrb	r3, [r3, r2]
 8000838:	2b57      	cmp	r3, #87	@ 0x57
 800083a:	d103      	bne.n	8000844 <SIM_turn_left+0x56>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	225b      	movs	r2, #91	@ 0x5b
 8000840:	2153      	movs	r1, #83	@ 0x53
 8000842:	5499      	strb	r1, [r3, r2]
}
 8000844:	46c0      	nop			@ (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b002      	add	sp, #8
 800084a:	bd80      	pop	{r7, pc}

0800084c <SIM_wall_left>:

uint8_t SIM_wall_left(struct Maze* maze){
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	225b      	movs	r2, #91	@ 0x5b
 8000858:	5c9b      	ldrb	r3, [r3, r2]
 800085a:	2b4e      	cmp	r3, #78	@ 0x4e
 800085c:	d115      	bne.n	800088a <SIM_wall_left+0x3e>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2251      	movs	r2, #81	@ 0x51
 8000862:	569b      	ldrsb	r3, [r3, r2]
 8000864:	0018      	movs	r0, r3
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2252      	movs	r2, #82	@ 0x52
 800086a:	569b      	ldrsb	r3, [r3, r2]
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	001a      	movs	r2, r3
 8000870:	00d2      	lsls	r2, r2, #3
 8000872:	18d2      	adds	r2, r2, r3
 8000874:	0003      	movs	r3, r0
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	181b      	adds	r3, r3, r0
 800087a:	00d8      	lsls	r0, r3, #3
 800087c:	181b      	adds	r3, r3, r0
 800087e:	18d3      	adds	r3, r2, r3
 8000880:	5c5b      	ldrb	r3, [r3, r1]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d101      	bne.n	800088a <SIM_wall_left+0x3e>
 8000886:	2301      	movs	r3, #1
 8000888:	e057      	b.n	800093a <SIM_wall_left+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	225b      	movs	r2, #91	@ 0x5b
 800088e:	5c9b      	ldrb	r3, [r3, r2]
 8000890:	2b45      	cmp	r3, #69	@ 0x45
 8000892:	d117      	bne.n	80008c4 <SIM_wall_left+0x78>
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2251      	movs	r2, #81	@ 0x51
 8000898:	569b      	ldrsb	r3, [r3, r2]
 800089a:	0018      	movs	r0, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2252      	movs	r2, #82	@ 0x52
 80008a0:	569b      	ldrsb	r3, [r3, r2]
 80008a2:	6879      	ldr	r1, [r7, #4]
 80008a4:	001a      	movs	r2, r3
 80008a6:	00d2      	lsls	r2, r2, #3
 80008a8:	18d2      	adds	r2, r2, r3
 80008aa:	0003      	movs	r3, r0
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	181b      	adds	r3, r3, r0
 80008b0:	00d8      	lsls	r0, r3, #3
 80008b2:	181b      	adds	r3, r3, r0
 80008b4:	18d3      	adds	r3, r2, r3
 80008b6:	18cb      	adds	r3, r1, r3
 80008b8:	3302      	adds	r3, #2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d101      	bne.n	80008c4 <SIM_wall_left+0x78>
 80008c0:	2301      	movs	r3, #1
 80008c2:	e03a      	b.n	800093a <SIM_wall_left+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	225b      	movs	r2, #91	@ 0x5b
 80008c8:	5c9b      	ldrb	r3, [r3, r2]
 80008ca:	2b53      	cmp	r3, #83	@ 0x53
 80008cc:	d117      	bne.n	80008fe <SIM_wall_left+0xb2>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2251      	movs	r2, #81	@ 0x51
 80008d2:	569b      	ldrsb	r3, [r3, r2]
 80008d4:	0018      	movs	r0, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2252      	movs	r2, #82	@ 0x52
 80008da:	569b      	ldrsb	r3, [r3, r2]
 80008dc:	6879      	ldr	r1, [r7, #4]
 80008de:	001a      	movs	r2, r3
 80008e0:	00d2      	lsls	r2, r2, #3
 80008e2:	18d2      	adds	r2, r2, r3
 80008e4:	0003      	movs	r3, r0
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	181b      	adds	r3, r3, r0
 80008ea:	00d8      	lsls	r0, r3, #3
 80008ec:	181b      	adds	r3, r3, r0
 80008ee:	18d3      	adds	r3, r2, r3
 80008f0:	18cb      	adds	r3, r1, r3
 80008f2:	3301      	adds	r3, #1
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <SIM_wall_left+0xb2>
 80008fa:	2301      	movs	r3, #1
 80008fc:	e01d      	b.n	800093a <SIM_wall_left+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	225b      	movs	r2, #91	@ 0x5b
 8000902:	5c9b      	ldrb	r3, [r3, r2]
 8000904:	2b57      	cmp	r3, #87	@ 0x57
 8000906:	d117      	bne.n	8000938 <SIM_wall_left+0xec>
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2251      	movs	r2, #81	@ 0x51
 800090c:	569b      	ldrsb	r3, [r3, r2]
 800090e:	0018      	movs	r0, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2252      	movs	r2, #82	@ 0x52
 8000914:	569b      	ldrsb	r3, [r3, r2]
 8000916:	6879      	ldr	r1, [r7, #4]
 8000918:	001a      	movs	r2, r3
 800091a:	00d2      	lsls	r2, r2, #3
 800091c:	18d2      	adds	r2, r2, r3
 800091e:	0003      	movs	r3, r0
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	181b      	adds	r3, r3, r0
 8000924:	00d8      	lsls	r0, r3, #3
 8000926:	181b      	adds	r3, r3, r0
 8000928:	18d3      	adds	r3, r2, r3
 800092a:	18cb      	adds	r3, r1, r3
 800092c:	3303      	adds	r3, #3
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d101      	bne.n	8000938 <SIM_wall_left+0xec>
 8000934:	2301      	movs	r3, #1
 8000936:	e000      	b.n	800093a <SIM_wall_left+0xee>
	return 0;
 8000938:	2300      	movs	r3, #0
}
 800093a:	0018      	movs	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	b002      	add	sp, #8
 8000940:	bd80      	pop	{r7, pc}

08000942 <SIM_wall_right>:
uint8_t SIM_wall_right(struct Maze* maze){
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	225b      	movs	r2, #91	@ 0x5b
 800094e:	5c9b      	ldrb	r3, [r3, r2]
 8000950:	2b4e      	cmp	r3, #78	@ 0x4e
 8000952:	d117      	bne.n	8000984 <SIM_wall_right+0x42>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2251      	movs	r2, #81	@ 0x51
 8000958:	569b      	ldrsb	r3, [r3, r2]
 800095a:	0018      	movs	r0, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2252      	movs	r2, #82	@ 0x52
 8000960:	569b      	ldrsb	r3, [r3, r2]
 8000962:	6879      	ldr	r1, [r7, #4]
 8000964:	001a      	movs	r2, r3
 8000966:	00d2      	lsls	r2, r2, #3
 8000968:	18d2      	adds	r2, r2, r3
 800096a:	0003      	movs	r3, r0
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	181b      	adds	r3, r3, r0
 8000970:	00d8      	lsls	r0, r3, #3
 8000972:	181b      	adds	r3, r3, r0
 8000974:	18d3      	adds	r3, r2, r3
 8000976:	18cb      	adds	r3, r1, r3
 8000978:	3301      	adds	r3, #1
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d101      	bne.n	8000984 <SIM_wall_right+0x42>
 8000980:	2301      	movs	r3, #1
 8000982:	e055      	b.n	8000a30 <SIM_wall_right+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	225b      	movs	r2, #91	@ 0x5b
 8000988:	5c9b      	ldrb	r3, [r3, r2]
 800098a:	2b45      	cmp	r3, #69	@ 0x45
 800098c:	d117      	bne.n	80009be <SIM_wall_right+0x7c>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2251      	movs	r2, #81	@ 0x51
 8000992:	569b      	ldrsb	r3, [r3, r2]
 8000994:	0018      	movs	r0, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2252      	movs	r2, #82	@ 0x52
 800099a:	569b      	ldrsb	r3, [r3, r2]
 800099c:	6879      	ldr	r1, [r7, #4]
 800099e:	001a      	movs	r2, r3
 80009a0:	00d2      	lsls	r2, r2, #3
 80009a2:	18d2      	adds	r2, r2, r3
 80009a4:	0003      	movs	r3, r0
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	181b      	adds	r3, r3, r0
 80009aa:	00d8      	lsls	r0, r3, #3
 80009ac:	181b      	adds	r3, r3, r0
 80009ae:	18d3      	adds	r3, r2, r3
 80009b0:	18cb      	adds	r3, r1, r3
 80009b2:	3303      	adds	r3, #3
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d101      	bne.n	80009be <SIM_wall_right+0x7c>
 80009ba:	2301      	movs	r3, #1
 80009bc:	e038      	b.n	8000a30 <SIM_wall_right+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	225b      	movs	r2, #91	@ 0x5b
 80009c2:	5c9b      	ldrb	r3, [r3, r2]
 80009c4:	2b53      	cmp	r3, #83	@ 0x53
 80009c6:	d115      	bne.n	80009f4 <SIM_wall_right+0xb2>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2251      	movs	r2, #81	@ 0x51
 80009cc:	569b      	ldrsb	r3, [r3, r2]
 80009ce:	0018      	movs	r0, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2252      	movs	r2, #82	@ 0x52
 80009d4:	569b      	ldrsb	r3, [r3, r2]
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	001a      	movs	r2, r3
 80009da:	00d2      	lsls	r2, r2, #3
 80009dc:	18d2      	adds	r2, r2, r3
 80009de:	0003      	movs	r3, r0
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	181b      	adds	r3, r3, r0
 80009e4:	00d8      	lsls	r0, r3, #3
 80009e6:	181b      	adds	r3, r3, r0
 80009e8:	18d3      	adds	r3, r2, r3
 80009ea:	5c5b      	ldrb	r3, [r3, r1]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d101      	bne.n	80009f4 <SIM_wall_right+0xb2>
 80009f0:	2301      	movs	r3, #1
 80009f2:	e01d      	b.n	8000a30 <SIM_wall_right+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	225b      	movs	r2, #91	@ 0x5b
 80009f8:	5c9b      	ldrb	r3, [r3, r2]
 80009fa:	2b57      	cmp	r3, #87	@ 0x57
 80009fc:	d117      	bne.n	8000a2e <SIM_wall_right+0xec>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2251      	movs	r2, #81	@ 0x51
 8000a02:	569b      	ldrsb	r3, [r3, r2]
 8000a04:	0018      	movs	r0, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2252      	movs	r2, #82	@ 0x52
 8000a0a:	569b      	ldrsb	r3, [r3, r2]
 8000a0c:	6879      	ldr	r1, [r7, #4]
 8000a0e:	001a      	movs	r2, r3
 8000a10:	00d2      	lsls	r2, r2, #3
 8000a12:	18d2      	adds	r2, r2, r3
 8000a14:	0003      	movs	r3, r0
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	181b      	adds	r3, r3, r0
 8000a1a:	00d8      	lsls	r0, r3, #3
 8000a1c:	181b      	adds	r3, r3, r0
 8000a1e:	18d3      	adds	r3, r2, r3
 8000a20:	18cb      	adds	r3, r1, r3
 8000a22:	3302      	adds	r3, #2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d101      	bne.n	8000a2e <SIM_wall_right+0xec>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e000      	b.n	8000a30 <SIM_wall_right+0xee>
	return 0;
 8000a2e:	2300      	movs	r3, #0
}
 8000a30:	0018      	movs	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b002      	add	sp, #8
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <SIM_wall_front>:
uint8_t SIM_wall_front(struct Maze* maze){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	225b      	movs	r2, #91	@ 0x5b
 8000a44:	5c9b      	ldrb	r3, [r3, r2]
 8000a46:	2b4e      	cmp	r3, #78	@ 0x4e
 8000a48:	d117      	bne.n	8000a7a <SIM_wall_front+0x42>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2251      	movs	r2, #81	@ 0x51
 8000a4e:	569b      	ldrsb	r3, [r3, r2]
 8000a50:	0018      	movs	r0, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2252      	movs	r2, #82	@ 0x52
 8000a56:	569b      	ldrsb	r3, [r3, r2]
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	00d2      	lsls	r2, r2, #3
 8000a5e:	18d2      	adds	r2, r2, r3
 8000a60:	0003      	movs	r3, r0
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	181b      	adds	r3, r3, r0
 8000a66:	00d8      	lsls	r0, r3, #3
 8000a68:	181b      	adds	r3, r3, r0
 8000a6a:	18d3      	adds	r3, r2, r3
 8000a6c:	18cb      	adds	r3, r1, r3
 8000a6e:	3302      	adds	r3, #2
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d101      	bne.n	8000a7a <SIM_wall_front+0x42>
 8000a76:	2301      	movs	r3, #1
 8000a78:	e055      	b.n	8000b26 <SIM_wall_front+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	225b      	movs	r2, #91	@ 0x5b
 8000a7e:	5c9b      	ldrb	r3, [r3, r2]
 8000a80:	2b45      	cmp	r3, #69	@ 0x45
 8000a82:	d117      	bne.n	8000ab4 <SIM_wall_front+0x7c>
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2251      	movs	r2, #81	@ 0x51
 8000a88:	569b      	ldrsb	r3, [r3, r2]
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2252      	movs	r2, #82	@ 0x52
 8000a90:	569b      	ldrsb	r3, [r3, r2]
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	001a      	movs	r2, r3
 8000a96:	00d2      	lsls	r2, r2, #3
 8000a98:	18d2      	adds	r2, r2, r3
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	181b      	adds	r3, r3, r0
 8000aa0:	00d8      	lsls	r0, r3, #3
 8000aa2:	181b      	adds	r3, r3, r0
 8000aa4:	18d3      	adds	r3, r2, r3
 8000aa6:	18cb      	adds	r3, r1, r3
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d101      	bne.n	8000ab4 <SIM_wall_front+0x7c>
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	e038      	b.n	8000b26 <SIM_wall_front+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	225b      	movs	r2, #91	@ 0x5b
 8000ab8:	5c9b      	ldrb	r3, [r3, r2]
 8000aba:	2b53      	cmp	r3, #83	@ 0x53
 8000abc:	d117      	bne.n	8000aee <SIM_wall_front+0xb6>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2251      	movs	r2, #81	@ 0x51
 8000ac2:	569b      	ldrsb	r3, [r3, r2]
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2252      	movs	r2, #82	@ 0x52
 8000aca:	569b      	ldrsb	r3, [r3, r2]
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	001a      	movs	r2, r3
 8000ad0:	00d2      	lsls	r2, r2, #3
 8000ad2:	18d2      	adds	r2, r2, r3
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	181b      	adds	r3, r3, r0
 8000ada:	00d8      	lsls	r0, r3, #3
 8000adc:	181b      	adds	r3, r3, r0
 8000ade:	18d3      	adds	r3, r2, r3
 8000ae0:	18cb      	adds	r3, r1, r3
 8000ae2:	3303      	adds	r3, #3
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d101      	bne.n	8000aee <SIM_wall_front+0xb6>
 8000aea:	2301      	movs	r3, #1
 8000aec:	e01b      	b.n	8000b26 <SIM_wall_front+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	225b      	movs	r2, #91	@ 0x5b
 8000af2:	5c9b      	ldrb	r3, [r3, r2]
 8000af4:	2b57      	cmp	r3, #87	@ 0x57
 8000af6:	d115      	bne.n	8000b24 <SIM_wall_front+0xec>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2251      	movs	r2, #81	@ 0x51
 8000afc:	569b      	ldrsb	r3, [r3, r2]
 8000afe:	0018      	movs	r0, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2252      	movs	r2, #82	@ 0x52
 8000b04:	569b      	ldrsb	r3, [r3, r2]
 8000b06:	6879      	ldr	r1, [r7, #4]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	00d2      	lsls	r2, r2, #3
 8000b0c:	18d2      	adds	r2, r2, r3
 8000b0e:	0003      	movs	r3, r0
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	181b      	adds	r3, r3, r0
 8000b14:	00d8      	lsls	r0, r3, #3
 8000b16:	181b      	adds	r3, r3, r0
 8000b18:	18d3      	adds	r3, r2, r3
 8000b1a:	5c5b      	ldrb	r3, [r3, r1]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d101      	bne.n	8000b24 <SIM_wall_front+0xec>
 8000b20:	2301      	movs	r3, #1
 8000b22:	e000      	b.n	8000b26 <SIM_wall_front+0xee>
	return 0;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	0018      	movs	r0, r3
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b002      	add	sp, #8
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <SIM_wall_back>:
uint8_t SIM_wall_back(struct Maze* maze){
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b082      	sub	sp, #8
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	225b      	movs	r2, #91	@ 0x5b
 8000b3a:	5c9b      	ldrb	r3, [r3, r2]
 8000b3c:	2b4e      	cmp	r3, #78	@ 0x4e
 8000b3e:	d117      	bne.n	8000b70 <SIM_wall_back+0x42>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2251      	movs	r2, #81	@ 0x51
 8000b44:	569b      	ldrsb	r3, [r3, r2]
 8000b46:	0018      	movs	r0, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2252      	movs	r2, #82	@ 0x52
 8000b4c:	569b      	ldrsb	r3, [r3, r2]
 8000b4e:	6879      	ldr	r1, [r7, #4]
 8000b50:	001a      	movs	r2, r3
 8000b52:	00d2      	lsls	r2, r2, #3
 8000b54:	18d2      	adds	r2, r2, r3
 8000b56:	0003      	movs	r3, r0
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	181b      	adds	r3, r3, r0
 8000b5c:	00d8      	lsls	r0, r3, #3
 8000b5e:	181b      	adds	r3, r3, r0
 8000b60:	18d3      	adds	r3, r2, r3
 8000b62:	18cb      	adds	r3, r1, r3
 8000b64:	3303      	adds	r3, #3
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d101      	bne.n	8000b70 <SIM_wall_back+0x42>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e055      	b.n	8000c1c <SIM_wall_back+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	225b      	movs	r2, #91	@ 0x5b
 8000b74:	5c9b      	ldrb	r3, [r3, r2]
 8000b76:	2b45      	cmp	r3, #69	@ 0x45
 8000b78:	d115      	bne.n	8000ba6 <SIM_wall_back+0x78>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2251      	movs	r2, #81	@ 0x51
 8000b7e:	569b      	ldrsb	r3, [r3, r2]
 8000b80:	0018      	movs	r0, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2252      	movs	r2, #82	@ 0x52
 8000b86:	569b      	ldrsb	r3, [r3, r2]
 8000b88:	6879      	ldr	r1, [r7, #4]
 8000b8a:	001a      	movs	r2, r3
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	18d2      	adds	r2, r2, r3
 8000b90:	0003      	movs	r3, r0
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	181b      	adds	r3, r3, r0
 8000b96:	00d8      	lsls	r0, r3, #3
 8000b98:	181b      	adds	r3, r3, r0
 8000b9a:	18d3      	adds	r3, r2, r3
 8000b9c:	5c5b      	ldrb	r3, [r3, r1]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d101      	bne.n	8000ba6 <SIM_wall_back+0x78>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e03a      	b.n	8000c1c <SIM_wall_back+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	225b      	movs	r2, #91	@ 0x5b
 8000baa:	5c9b      	ldrb	r3, [r3, r2]
 8000bac:	2b53      	cmp	r3, #83	@ 0x53
 8000bae:	d117      	bne.n	8000be0 <SIM_wall_back+0xb2>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2251      	movs	r2, #81	@ 0x51
 8000bb4:	569b      	ldrsb	r3, [r3, r2]
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2252      	movs	r2, #82	@ 0x52
 8000bbc:	569b      	ldrsb	r3, [r3, r2]
 8000bbe:	6879      	ldr	r1, [r7, #4]
 8000bc0:	001a      	movs	r2, r3
 8000bc2:	00d2      	lsls	r2, r2, #3
 8000bc4:	18d2      	adds	r2, r2, r3
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	181b      	adds	r3, r3, r0
 8000bcc:	00d8      	lsls	r0, r3, #3
 8000bce:	181b      	adds	r3, r3, r0
 8000bd0:	18d3      	adds	r3, r2, r3
 8000bd2:	18cb      	adds	r3, r1, r3
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d101      	bne.n	8000be0 <SIM_wall_back+0xb2>
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e01d      	b.n	8000c1c <SIM_wall_back+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	225b      	movs	r2, #91	@ 0x5b
 8000be4:	5c9b      	ldrb	r3, [r3, r2]
 8000be6:	2b57      	cmp	r3, #87	@ 0x57
 8000be8:	d117      	bne.n	8000c1a <SIM_wall_back+0xec>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2251      	movs	r2, #81	@ 0x51
 8000bee:	569b      	ldrsb	r3, [r3, r2]
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2252      	movs	r2, #82	@ 0x52
 8000bf6:	569b      	ldrsb	r3, [r3, r2]
 8000bf8:	6879      	ldr	r1, [r7, #4]
 8000bfa:	001a      	movs	r2, r3
 8000bfc:	00d2      	lsls	r2, r2, #3
 8000bfe:	18d2      	adds	r2, r2, r3
 8000c00:	0003      	movs	r3, r0
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	181b      	adds	r3, r3, r0
 8000c06:	00d8      	lsls	r0, r3, #3
 8000c08:	181b      	adds	r3, r3, r0
 8000c0a:	18d3      	adds	r3, r2, r3
 8000c0c:	18cb      	adds	r3, r1, r3
 8000c0e:	3301      	adds	r3, #1
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d101      	bne.n	8000c1a <SIM_wall_back+0xec>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e000      	b.n	8000c1c <SIM_wall_back+0xee>
	return 0;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b002      	add	sp, #8
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <update_walls>:


//	Algorithm functions:
void update_walls(struct Maze* maze,struct Maze* sim_maze){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
    if (maze->orient == 'N')
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	225b      	movs	r2, #91	@ 0x5b
 8000c32:	5c9b      	ldrb	r3, [r3, r2]
 8000c34:	2b4e      	cmp	r3, #78	@ 0x4e
 8000c36:	d000      	beq.n	8000c3a <update_walls+0x16>
 8000c38:	e0d8      	b.n	8000dec <update_walls+0x1c8>
    {
        // multiple sensors can report walls; check each independently
        if (SIM_wall_left(sim_maze)==1)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f7ff fe05 	bl	800084c <SIM_wall_left>
 8000c42:	0003      	movs	r3, r0
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d12c      	bne.n	8000ca2 <update_walls+0x7e>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2251      	movs	r2, #81	@ 0x51
 8000c4c:	569b      	ldrsb	r3, [r3, r2]
 8000c4e:	0018      	movs	r0, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2252      	movs	r2, #82	@ 0x52
 8000c54:	569b      	ldrsb	r3, [r3, r2]
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	001a      	movs	r2, r3
 8000c5a:	00d2      	lsls	r2, r2, #3
 8000c5c:	18d2      	adds	r2, r2, r3
 8000c5e:	0003      	movs	r3, r0
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	181b      	adds	r3, r3, r0
 8000c64:	00d8      	lsls	r0, r3, #3
 8000c66:	181b      	adds	r3, r3, r0
 8000c68:	18d3      	adds	r3, r2, r3
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	545a      	strb	r2, [r3, r1]
            // symmetric update: neighbor to the west has right wall
            if (maze->curr_cell[0] > 0)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2251      	movs	r2, #81	@ 0x51
 8000c72:	569b      	ldrsb	r3, [r3, r2]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	dd14      	ble.n	8000ca2 <update_walls+0x7e>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2251      	movs	r2, #81	@ 0x51
 8000c7c:	569b      	ldrsb	r3, [r3, r2]
 8000c7e:	1e59      	subs	r1, r3, #1
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2252      	movs	r2, #82	@ 0x52
 8000c84:	569b      	ldrsb	r3, [r3, r2]
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	001a      	movs	r2, r3
 8000c8a:	00d2      	lsls	r2, r2, #3
 8000c8c:	18d2      	adds	r2, r2, r3
 8000c8e:	000b      	movs	r3, r1
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	185b      	adds	r3, r3, r1
 8000c94:	00d9      	lsls	r1, r3, #3
 8000c96:	185b      	adds	r3, r3, r1
 8000c98:	18d3      	adds	r3, r2, r3
 8000c9a:	18c3      	adds	r3, r0, r3
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_right(sim_maze)==1)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f7ff fe4c 	bl	8000942 <SIM_wall_right>
 8000caa:	0003      	movs	r3, r0
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d12c      	bne.n	8000d0a <update_walls+0xe6>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2251      	movs	r2, #81	@ 0x51
 8000cb4:	569b      	ldrsb	r3, [r3, r2]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2252      	movs	r2, #82	@ 0x52
 8000cbc:	569b      	ldrsb	r3, [r3, r2]
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	001a      	movs	r2, r3
 8000cc2:	00d2      	lsls	r2, r2, #3
 8000cc4:	18d2      	adds	r2, r2, r3
 8000cc6:	0003      	movs	r3, r0
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	181b      	adds	r3, r3, r0
 8000ccc:	00d8      	lsls	r0, r3, #3
 8000cce:	181b      	adds	r3, r3, r0
 8000cd0:	18d3      	adds	r3, r2, r3
 8000cd2:	18cb      	adds	r3, r1, r3
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the east has left wall
            if (maze->curr_cell[0] < maze_x_len-1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2251      	movs	r2, #81	@ 0x51
 8000cde:	569b      	ldrsb	r3, [r3, r2]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	dc12      	bgt.n	8000d0a <update_walls+0xe6>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2251      	movs	r2, #81	@ 0x51
 8000ce8:	569b      	ldrsb	r3, [r3, r2]
 8000cea:	1c59      	adds	r1, r3, #1
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2252      	movs	r2, #82	@ 0x52
 8000cf0:	569b      	ldrsb	r3, [r3, r2]
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	001a      	movs	r2, r3
 8000cf6:	00d2      	lsls	r2, r2, #3
 8000cf8:	18d2      	adds	r2, r2, r3
 8000cfa:	000b      	movs	r3, r1
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	185b      	adds	r3, r3, r1
 8000d00:	00d9      	lsls	r1, r3, #3
 8000d02:	185b      	adds	r3, r3, r1
 8000d04:	18d3      	adds	r3, r2, r3
 8000d06:	2201      	movs	r2, #1
 8000d08:	541a      	strb	r2, [r3, r0]
        }
        if (SIM_wall_front(sim_maze)==1)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f7ff fe93 	bl	8000a38 <SIM_wall_front>
 8000d12:	0003      	movs	r3, r0
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d12f      	bne.n	8000d78 <update_walls+0x154>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2251      	movs	r2, #81	@ 0x51
 8000d1c:	569b      	ldrsb	r3, [r3, r2]
 8000d1e:	0018      	movs	r0, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2252      	movs	r2, #82	@ 0x52
 8000d24:	569b      	ldrsb	r3, [r3, r2]
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	00d2      	lsls	r2, r2, #3
 8000d2c:	18d2      	adds	r2, r2, r3
 8000d2e:	0003      	movs	r3, r0
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	181b      	adds	r3, r3, r0
 8000d34:	00d8      	lsls	r0, r3, #3
 8000d36:	181b      	adds	r3, r3, r0
 8000d38:	18d3      	adds	r3, r2, r3
 8000d3a:	18cb      	adds	r3, r1, r3
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the north has back wall
            if (maze->curr_cell[1] < maze_y_len-1)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2252      	movs	r2, #82	@ 0x52
 8000d46:	569b      	ldrsb	r3, [r3, r2]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	dc15      	bgt.n	8000d78 <update_walls+0x154>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2251      	movs	r2, #81	@ 0x51
 8000d50:	569b      	ldrsb	r3, [r3, r2]
 8000d52:	0018      	movs	r0, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2252      	movs	r2, #82	@ 0x52
 8000d58:	569b      	ldrsb	r3, [r3, r2]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	6879      	ldr	r1, [r7, #4]
 8000d5e:	001a      	movs	r2, r3
 8000d60:	00d2      	lsls	r2, r2, #3
 8000d62:	18d2      	adds	r2, r2, r3
 8000d64:	0003      	movs	r3, r0
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	181b      	adds	r3, r3, r0
 8000d6a:	00d8      	lsls	r0, r3, #3
 8000d6c:	181b      	adds	r3, r3, r0
 8000d6e:	18d3      	adds	r3, r2, r3
 8000d70:	18cb      	adds	r3, r1, r3
 8000d72:	3303      	adds	r3, #3
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_back(sim_maze)==1)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f7ff fed7 	bl	8000b2e <SIM_wall_back>
 8000d80:	0003      	movs	r3, r0
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d000      	beq.n	8000d88 <update_walls+0x164>
 8000d86:	e2cb      	b.n	8001320 <update_walls+0x6fc>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2251      	movs	r2, #81	@ 0x51
 8000d8c:	569b      	ldrsb	r3, [r3, r2]
 8000d8e:	0018      	movs	r0, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2252      	movs	r2, #82	@ 0x52
 8000d94:	569b      	ldrsb	r3, [r3, r2]
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	001a      	movs	r2, r3
 8000d9a:	00d2      	lsls	r2, r2, #3
 8000d9c:	18d2      	adds	r2, r2, r3
 8000d9e:	0003      	movs	r3, r0
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	181b      	adds	r3, r3, r0
 8000da4:	00d8      	lsls	r0, r3, #3
 8000da6:	181b      	adds	r3, r3, r0
 8000da8:	18d3      	adds	r3, r2, r3
 8000daa:	18cb      	adds	r3, r1, r3
 8000dac:	3303      	adds	r3, #3
 8000dae:	2201      	movs	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the south has front wall
            if (maze->curr_cell[1] > 0)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2252      	movs	r2, #82	@ 0x52
 8000db6:	569b      	ldrsb	r3, [r3, r2]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	dc00      	bgt.n	8000dbe <update_walls+0x19a>
 8000dbc:	e2b0      	b.n	8001320 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2251      	movs	r2, #81	@ 0x51
 8000dc2:	569b      	ldrsb	r3, [r3, r2]
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2252      	movs	r2, #82	@ 0x52
 8000dca:	569b      	ldrsb	r3, [r3, r2]
 8000dcc:	3b01      	subs	r3, #1
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	00d2      	lsls	r2, r2, #3
 8000dd4:	18d2      	adds	r2, r2, r3
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	181b      	adds	r3, r3, r0
 8000ddc:	00d8      	lsls	r0, r3, #3
 8000dde:	181b      	adds	r3, r3, r0
 8000de0:	18d3      	adds	r3, r2, r3
 8000de2:	18cb      	adds	r3, r1, r3
 8000de4:	3302      	adds	r3, #2
 8000de6:	2201      	movs	r2, #1
 8000de8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        // //log("Error updating walls!");
    }
}
 8000dea:	e299      	b.n	8001320 <update_walls+0x6fc>
    else if (maze->orient == 'E')
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	225b      	movs	r2, #91	@ 0x5b
 8000df0:	5c9b      	ldrb	r3, [r3, r2]
 8000df2:	2b45      	cmp	r3, #69	@ 0x45
 8000df4:	d000      	beq.n	8000df8 <update_walls+0x1d4>
 8000df6:	e0d8      	b.n	8000faa <update_walls+0x386>
        if (SIM_wall_left(sim_maze)==1)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f7ff fd26 	bl	800084c <SIM_wall_left>
 8000e00:	0003      	movs	r3, r0
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d12f      	bne.n	8000e66 <update_walls+0x242>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2251      	movs	r2, #81	@ 0x51
 8000e0a:	569b      	ldrsb	r3, [r3, r2]
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2252      	movs	r2, #82	@ 0x52
 8000e12:	569b      	ldrsb	r3, [r3, r2]
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	001a      	movs	r2, r3
 8000e18:	00d2      	lsls	r2, r2, #3
 8000e1a:	18d2      	adds	r2, r2, r3
 8000e1c:	0003      	movs	r3, r0
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	181b      	adds	r3, r3, r0
 8000e22:	00d8      	lsls	r0, r3, #3
 8000e24:	181b      	adds	r3, r3, r0
 8000e26:	18d3      	adds	r3, r2, r3
 8000e28:	18cb      	adds	r3, r1, r3
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < maze_y_len-1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2252      	movs	r2, #82	@ 0x52
 8000e34:	569b      	ldrsb	r3, [r3, r2]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	dc15      	bgt.n	8000e66 <update_walls+0x242>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2251      	movs	r2, #81	@ 0x51
 8000e3e:	569b      	ldrsb	r3, [r3, r2]
 8000e40:	0018      	movs	r0, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2252      	movs	r2, #82	@ 0x52
 8000e46:	569b      	ldrsb	r3, [r3, r2]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	00d2      	lsls	r2, r2, #3
 8000e50:	18d2      	adds	r2, r2, r3
 8000e52:	0003      	movs	r3, r0
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	181b      	adds	r3, r3, r0
 8000e58:	00d8      	lsls	r0, r3, #3
 8000e5a:	181b      	adds	r3, r3, r0
 8000e5c:	18d3      	adds	r3, r2, r3
 8000e5e:	18cb      	adds	r3, r1, r3
 8000e60:	3303      	adds	r3, #3
 8000e62:	2201      	movs	r2, #1
 8000e64:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff fd6a 	bl	8000942 <SIM_wall_right>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d12f      	bne.n	8000ed4 <update_walls+0x2b0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2251      	movs	r2, #81	@ 0x51
 8000e78:	569b      	ldrsb	r3, [r3, r2]
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2252      	movs	r2, #82	@ 0x52
 8000e80:	569b      	ldrsb	r3, [r3, r2]
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	001a      	movs	r2, r3
 8000e86:	00d2      	lsls	r2, r2, #3
 8000e88:	18d2      	adds	r2, r2, r3
 8000e8a:	0003      	movs	r3, r0
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	181b      	adds	r3, r3, r0
 8000e90:	00d8      	lsls	r0, r3, #3
 8000e92:	181b      	adds	r3, r3, r0
 8000e94:	18d3      	adds	r3, r2, r3
 8000e96:	18cb      	adds	r3, r1, r3
 8000e98:	3303      	adds	r3, #3
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2252      	movs	r2, #82	@ 0x52
 8000ea2:	569b      	ldrsb	r3, [r3, r2]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	dd15      	ble.n	8000ed4 <update_walls+0x2b0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2251      	movs	r2, #81	@ 0x51
 8000eac:	569b      	ldrsb	r3, [r3, r2]
 8000eae:	0018      	movs	r0, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2252      	movs	r2, #82	@ 0x52
 8000eb4:	569b      	ldrsb	r3, [r3, r2]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	6879      	ldr	r1, [r7, #4]
 8000eba:	001a      	movs	r2, r3
 8000ebc:	00d2      	lsls	r2, r2, #3
 8000ebe:	18d2      	adds	r2, r2, r3
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	181b      	adds	r3, r3, r0
 8000ec6:	00d8      	lsls	r0, r3, #3
 8000ec8:	181b      	adds	r3, r3, r0
 8000eca:	18d3      	adds	r3, r2, r3
 8000ecc:	18cb      	adds	r3, r1, r3
 8000ece:	3302      	adds	r3, #2
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f7ff fdae 	bl	8000a38 <SIM_wall_front>
 8000edc:	0003      	movs	r3, r0
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d12c      	bne.n	8000f3c <update_walls+0x318>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2251      	movs	r2, #81	@ 0x51
 8000ee6:	569b      	ldrsb	r3, [r3, r2]
 8000ee8:	0018      	movs	r0, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2252      	movs	r2, #82	@ 0x52
 8000eee:	569b      	ldrsb	r3, [r3, r2]
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	001a      	movs	r2, r3
 8000ef4:	00d2      	lsls	r2, r2, #3
 8000ef6:	18d2      	adds	r2, r2, r3
 8000ef8:	0003      	movs	r3, r0
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	181b      	adds	r3, r3, r0
 8000efe:	00d8      	lsls	r0, r3, #3
 8000f00:	181b      	adds	r3, r3, r0
 8000f02:	18d3      	adds	r3, r2, r3
 8000f04:	18cb      	adds	r3, r1, r3
 8000f06:	3301      	adds	r3, #1
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < maze_x_len-1)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2251      	movs	r2, #81	@ 0x51
 8000f10:	569b      	ldrsb	r3, [r3, r2]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	dc12      	bgt.n	8000f3c <update_walls+0x318>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2251      	movs	r2, #81	@ 0x51
 8000f1a:	569b      	ldrsb	r3, [r3, r2]
 8000f1c:	1c59      	adds	r1, r3, #1
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2252      	movs	r2, #82	@ 0x52
 8000f22:	569b      	ldrsb	r3, [r3, r2]
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	001a      	movs	r2, r3
 8000f28:	00d2      	lsls	r2, r2, #3
 8000f2a:	18d2      	adds	r2, r2, r3
 8000f2c:	000b      	movs	r3, r1
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	185b      	adds	r3, r3, r1
 8000f32:	00d9      	lsls	r1, r3, #3
 8000f34:	185b      	adds	r3, r3, r1
 8000f36:	18d3      	adds	r3, r2, r3
 8000f38:	2201      	movs	r2, #1
 8000f3a:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_back(sim_maze)==1)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f7ff fdf5 	bl	8000b2e <SIM_wall_back>
 8000f44:	0003      	movs	r3, r0
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d000      	beq.n	8000f4c <update_walls+0x328>
 8000f4a:	e1e9      	b.n	8001320 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2251      	movs	r2, #81	@ 0x51
 8000f50:	569b      	ldrsb	r3, [r3, r2]
 8000f52:	0018      	movs	r0, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2252      	movs	r2, #82	@ 0x52
 8000f58:	569b      	ldrsb	r3, [r3, r2]
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	00d2      	lsls	r2, r2, #3
 8000f60:	18d2      	adds	r2, r2, r3
 8000f62:	0003      	movs	r3, r0
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	181b      	adds	r3, r3, r0
 8000f68:	00d8      	lsls	r0, r3, #3
 8000f6a:	181b      	adds	r3, r3, r0
 8000f6c:	18d3      	adds	r3, r2, r3
 8000f6e:	2201      	movs	r2, #1
 8000f70:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2251      	movs	r2, #81	@ 0x51
 8000f76:	569b      	ldrsb	r3, [r3, r2]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	dc00      	bgt.n	8000f7e <update_walls+0x35a>
 8000f7c:	e1d0      	b.n	8001320 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2251      	movs	r2, #81	@ 0x51
 8000f82:	569b      	ldrsb	r3, [r3, r2]
 8000f84:	1e59      	subs	r1, r3, #1
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2252      	movs	r2, #82	@ 0x52
 8000f8a:	569b      	ldrsb	r3, [r3, r2]
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	001a      	movs	r2, r3
 8000f90:	00d2      	lsls	r2, r2, #3
 8000f92:	18d2      	adds	r2, r2, r3
 8000f94:	000b      	movs	r3, r1
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	185b      	adds	r3, r3, r1
 8000f9a:	00d9      	lsls	r1, r3, #3
 8000f9c:	185b      	adds	r3, r3, r1
 8000f9e:	18d3      	adds	r3, r2, r3
 8000fa0:	18c3      	adds	r3, r0, r3
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
}
 8000fa8:	e1ba      	b.n	8001320 <update_walls+0x6fc>
    else if (maze->orient == 'S')
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	225b      	movs	r2, #91	@ 0x5b
 8000fae:	5c9b      	ldrb	r3, [r3, r2]
 8000fb0:	2b53      	cmp	r3, #83	@ 0x53
 8000fb2:	d000      	beq.n	8000fb6 <update_walls+0x392>
 8000fb4:	e0d8      	b.n	8001168 <update_walls+0x544>
        if (SIM_wall_left(sim_maze)==1)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f7ff fc47 	bl	800084c <SIM_wall_left>
 8000fbe:	0003      	movs	r3, r0
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d12c      	bne.n	800101e <update_walls+0x3fa>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2251      	movs	r2, #81	@ 0x51
 8000fc8:	569b      	ldrsb	r3, [r3, r2]
 8000fca:	0018      	movs	r0, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2252      	movs	r2, #82	@ 0x52
 8000fd0:	569b      	ldrsb	r3, [r3, r2]
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	001a      	movs	r2, r3
 8000fd6:	00d2      	lsls	r2, r2, #3
 8000fd8:	18d2      	adds	r2, r2, r3
 8000fda:	0003      	movs	r3, r0
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	181b      	adds	r3, r3, r0
 8000fe0:	00d8      	lsls	r0, r3, #3
 8000fe2:	181b      	adds	r3, r3, r0
 8000fe4:	18d3      	adds	r3, r2, r3
 8000fe6:	18cb      	adds	r3, r1, r3
 8000fe8:	3301      	adds	r3, #1
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < maze_x_len-1)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2251      	movs	r2, #81	@ 0x51
 8000ff2:	569b      	ldrsb	r3, [r3, r2]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	dc12      	bgt.n	800101e <update_walls+0x3fa>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2251      	movs	r2, #81	@ 0x51
 8000ffc:	569b      	ldrsb	r3, [r3, r2]
 8000ffe:	1c59      	adds	r1, r3, #1
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2252      	movs	r2, #82	@ 0x52
 8001004:	569b      	ldrsb	r3, [r3, r2]
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	001a      	movs	r2, r3
 800100a:	00d2      	lsls	r2, r2, #3
 800100c:	18d2      	adds	r2, r2, r3
 800100e:	000b      	movs	r3, r1
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	185b      	adds	r3, r3, r1
 8001014:	00d9      	lsls	r1, r3, #3
 8001016:	185b      	adds	r3, r3, r1
 8001018:	18d3      	adds	r3, r2, r3
 800101a:	2201      	movs	r2, #1
 800101c:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_right(sim_maze)==1)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	0018      	movs	r0, r3
 8001022:	f7ff fc8e 	bl	8000942 <SIM_wall_right>
 8001026:	0003      	movs	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d12c      	bne.n	8001086 <update_walls+0x462>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2251      	movs	r2, #81	@ 0x51
 8001030:	569b      	ldrsb	r3, [r3, r2]
 8001032:	0018      	movs	r0, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2252      	movs	r2, #82	@ 0x52
 8001038:	569b      	ldrsb	r3, [r3, r2]
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	001a      	movs	r2, r3
 800103e:	00d2      	lsls	r2, r2, #3
 8001040:	18d2      	adds	r2, r2, r3
 8001042:	0003      	movs	r3, r0
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	181b      	adds	r3, r3, r0
 8001048:	00d8      	lsls	r0, r3, #3
 800104a:	181b      	adds	r3, r3, r0
 800104c:	18d3      	adds	r3, r2, r3
 800104e:	2201      	movs	r2, #1
 8001050:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2251      	movs	r2, #81	@ 0x51
 8001056:	569b      	ldrsb	r3, [r3, r2]
 8001058:	2b00      	cmp	r3, #0
 800105a:	dd14      	ble.n	8001086 <update_walls+0x462>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2251      	movs	r2, #81	@ 0x51
 8001060:	569b      	ldrsb	r3, [r3, r2]
 8001062:	1e59      	subs	r1, r3, #1
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2252      	movs	r2, #82	@ 0x52
 8001068:	569b      	ldrsb	r3, [r3, r2]
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	001a      	movs	r2, r3
 800106e:	00d2      	lsls	r2, r2, #3
 8001070:	18d2      	adds	r2, r2, r3
 8001072:	000b      	movs	r3, r1
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	185b      	adds	r3, r3, r1
 8001078:	00d9      	lsls	r1, r3, #3
 800107a:	185b      	adds	r3, r3, r1
 800107c:	18d3      	adds	r3, r2, r3
 800107e:	18c3      	adds	r3, r0, r3
 8001080:	3301      	adds	r3, #1
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff fcd5 	bl	8000a38 <SIM_wall_front>
 800108e:	0003      	movs	r3, r0
 8001090:	2b01      	cmp	r3, #1
 8001092:	d12f      	bne.n	80010f4 <update_walls+0x4d0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2251      	movs	r2, #81	@ 0x51
 8001098:	569b      	ldrsb	r3, [r3, r2]
 800109a:	0018      	movs	r0, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2252      	movs	r2, #82	@ 0x52
 80010a0:	569b      	ldrsb	r3, [r3, r2]
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	001a      	movs	r2, r3
 80010a6:	00d2      	lsls	r2, r2, #3
 80010a8:	18d2      	adds	r2, r2, r3
 80010aa:	0003      	movs	r3, r0
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	181b      	adds	r3, r3, r0
 80010b0:	00d8      	lsls	r0, r3, #3
 80010b2:	181b      	adds	r3, r3, r0
 80010b4:	18d3      	adds	r3, r2, r3
 80010b6:	18cb      	adds	r3, r1, r3
 80010b8:	3303      	adds	r3, #3
 80010ba:	2201      	movs	r2, #1
 80010bc:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2252      	movs	r2, #82	@ 0x52
 80010c2:	569b      	ldrsb	r3, [r3, r2]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dd15      	ble.n	80010f4 <update_walls+0x4d0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2251      	movs	r2, #81	@ 0x51
 80010cc:	569b      	ldrsb	r3, [r3, r2]
 80010ce:	0018      	movs	r0, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2252      	movs	r2, #82	@ 0x52
 80010d4:	569b      	ldrsb	r3, [r3, r2]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	6879      	ldr	r1, [r7, #4]
 80010da:	001a      	movs	r2, r3
 80010dc:	00d2      	lsls	r2, r2, #3
 80010de:	18d2      	adds	r2, r2, r3
 80010e0:	0003      	movs	r3, r0
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	181b      	adds	r3, r3, r0
 80010e6:	00d8      	lsls	r0, r3, #3
 80010e8:	181b      	adds	r3, r3, r0
 80010ea:	18d3      	adds	r3, r2, r3
 80010ec:	18cb      	adds	r3, r1, r3
 80010ee:	3302      	adds	r3, #2
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	0018      	movs	r0, r3
 80010f8:	f7ff fd19 	bl	8000b2e <SIM_wall_back>
 80010fc:	0003      	movs	r3, r0
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d000      	beq.n	8001104 <update_walls+0x4e0>
 8001102:	e10d      	b.n	8001320 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2251      	movs	r2, #81	@ 0x51
 8001108:	569b      	ldrsb	r3, [r3, r2]
 800110a:	0018      	movs	r0, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2252      	movs	r2, #82	@ 0x52
 8001110:	569b      	ldrsb	r3, [r3, r2]
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	001a      	movs	r2, r3
 8001116:	00d2      	lsls	r2, r2, #3
 8001118:	18d2      	adds	r2, r2, r3
 800111a:	0003      	movs	r3, r0
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	181b      	adds	r3, r3, r0
 8001120:	00d8      	lsls	r0, r3, #3
 8001122:	181b      	adds	r3, r3, r0
 8001124:	18d3      	adds	r3, r2, r3
 8001126:	18cb      	adds	r3, r1, r3
 8001128:	3302      	adds	r3, #2
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < maze_y_len-1)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2252      	movs	r2, #82	@ 0x52
 8001132:	569b      	ldrsb	r3, [r3, r2]
 8001134:	2b01      	cmp	r3, #1
 8001136:	dd00      	ble.n	800113a <update_walls+0x516>
 8001138:	e0f2      	b.n	8001320 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2251      	movs	r2, #81	@ 0x51
 800113e:	569b      	ldrsb	r3, [r3, r2]
 8001140:	0018      	movs	r0, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2252      	movs	r2, #82	@ 0x52
 8001146:	569b      	ldrsb	r3, [r3, r2]
 8001148:	3301      	adds	r3, #1
 800114a:	6879      	ldr	r1, [r7, #4]
 800114c:	001a      	movs	r2, r3
 800114e:	00d2      	lsls	r2, r2, #3
 8001150:	18d2      	adds	r2, r2, r3
 8001152:	0003      	movs	r3, r0
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	181b      	adds	r3, r3, r0
 8001158:	00d8      	lsls	r0, r3, #3
 800115a:	181b      	adds	r3, r3, r0
 800115c:	18d3      	adds	r3, r2, r3
 800115e:	18cb      	adds	r3, r1, r3
 8001160:	3303      	adds	r3, #3
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
}
 8001166:	e0db      	b.n	8001320 <update_walls+0x6fc>
    else if (maze->orient == 'W')
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	225b      	movs	r2, #91	@ 0x5b
 800116c:	5c9b      	ldrb	r3, [r3, r2]
 800116e:	2b57      	cmp	r3, #87	@ 0x57
 8001170:	d000      	beq.n	8001174 <update_walls+0x550>
 8001172:	e0d5      	b.n	8001320 <update_walls+0x6fc>
        if (SIM_wall_left(sim_maze)==1)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	0018      	movs	r0, r3
 8001178:	f7ff fb68 	bl	800084c <SIM_wall_left>
 800117c:	0003      	movs	r3, r0
 800117e:	2b01      	cmp	r3, #1
 8001180:	d12f      	bne.n	80011e2 <update_walls+0x5be>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2251      	movs	r2, #81	@ 0x51
 8001186:	569b      	ldrsb	r3, [r3, r2]
 8001188:	0018      	movs	r0, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2252      	movs	r2, #82	@ 0x52
 800118e:	569b      	ldrsb	r3, [r3, r2]
 8001190:	6879      	ldr	r1, [r7, #4]
 8001192:	001a      	movs	r2, r3
 8001194:	00d2      	lsls	r2, r2, #3
 8001196:	18d2      	adds	r2, r2, r3
 8001198:	0003      	movs	r3, r0
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	181b      	adds	r3, r3, r0
 800119e:	00d8      	lsls	r0, r3, #3
 80011a0:	181b      	adds	r3, r3, r0
 80011a2:	18d3      	adds	r3, r2, r3
 80011a4:	18cb      	adds	r3, r1, r3
 80011a6:	3303      	adds	r3, #3
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2252      	movs	r2, #82	@ 0x52
 80011b0:	569b      	ldrsb	r3, [r3, r2]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	dd15      	ble.n	80011e2 <update_walls+0x5be>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2251      	movs	r2, #81	@ 0x51
 80011ba:	569b      	ldrsb	r3, [r3, r2]
 80011bc:	0018      	movs	r0, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2252      	movs	r2, #82	@ 0x52
 80011c2:	569b      	ldrsb	r3, [r3, r2]
 80011c4:	3b01      	subs	r3, #1
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	001a      	movs	r2, r3
 80011ca:	00d2      	lsls	r2, r2, #3
 80011cc:	18d2      	adds	r2, r2, r3
 80011ce:	0003      	movs	r3, r0
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	181b      	adds	r3, r3, r0
 80011d4:	00d8      	lsls	r0, r3, #3
 80011d6:	181b      	adds	r3, r3, r0
 80011d8:	18d3      	adds	r3, r2, r3
 80011da:	18cb      	adds	r3, r1, r3
 80011dc:	3302      	adds	r3, #2
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	0018      	movs	r0, r3
 80011e6:	f7ff fbac 	bl	8000942 <SIM_wall_right>
 80011ea:	0003      	movs	r3, r0
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d12f      	bne.n	8001250 <update_walls+0x62c>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2251      	movs	r2, #81	@ 0x51
 80011f4:	569b      	ldrsb	r3, [r3, r2]
 80011f6:	0018      	movs	r0, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2252      	movs	r2, #82	@ 0x52
 80011fc:	569b      	ldrsb	r3, [r3, r2]
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	001a      	movs	r2, r3
 8001202:	00d2      	lsls	r2, r2, #3
 8001204:	18d2      	adds	r2, r2, r3
 8001206:	0003      	movs	r3, r0
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	181b      	adds	r3, r3, r0
 800120c:	00d8      	lsls	r0, r3, #3
 800120e:	181b      	adds	r3, r3, r0
 8001210:	18d3      	adds	r3, r2, r3
 8001212:	18cb      	adds	r3, r1, r3
 8001214:	3302      	adds	r3, #2
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < maze_y_len - 1)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2252      	movs	r2, #82	@ 0x52
 800121e:	569b      	ldrsb	r3, [r3, r2]
 8001220:	2b01      	cmp	r3, #1
 8001222:	dc15      	bgt.n	8001250 <update_walls+0x62c>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2251      	movs	r2, #81	@ 0x51
 8001228:	569b      	ldrsb	r3, [r3, r2]
 800122a:	0018      	movs	r0, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2252      	movs	r2, #82	@ 0x52
 8001230:	569b      	ldrsb	r3, [r3, r2]
 8001232:	3301      	adds	r3, #1
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	001a      	movs	r2, r3
 8001238:	00d2      	lsls	r2, r2, #3
 800123a:	18d2      	adds	r2, r2, r3
 800123c:	0003      	movs	r3, r0
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	181b      	adds	r3, r3, r0
 8001242:	00d8      	lsls	r0, r3, #3
 8001244:	181b      	adds	r3, r3, r0
 8001246:	18d3      	adds	r3, r2, r3
 8001248:	18cb      	adds	r3, r1, r3
 800124a:	3303      	adds	r3, #3
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	0018      	movs	r0, r3
 8001254:	f7ff fbf0 	bl	8000a38 <SIM_wall_front>
 8001258:	0003      	movs	r3, r0
 800125a:	2b01      	cmp	r3, #1
 800125c:	d12c      	bne.n	80012b8 <update_walls+0x694>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2251      	movs	r2, #81	@ 0x51
 8001262:	569b      	ldrsb	r3, [r3, r2]
 8001264:	0018      	movs	r0, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2252      	movs	r2, #82	@ 0x52
 800126a:	569b      	ldrsb	r3, [r3, r2]
 800126c:	6879      	ldr	r1, [r7, #4]
 800126e:	001a      	movs	r2, r3
 8001270:	00d2      	lsls	r2, r2, #3
 8001272:	18d2      	adds	r2, r2, r3
 8001274:	0003      	movs	r3, r0
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	181b      	adds	r3, r3, r0
 800127a:	00d8      	lsls	r0, r3, #3
 800127c:	181b      	adds	r3, r3, r0
 800127e:	18d3      	adds	r3, r2, r3
 8001280:	2201      	movs	r2, #1
 8001282:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2251      	movs	r2, #81	@ 0x51
 8001288:	569b      	ldrsb	r3, [r3, r2]
 800128a:	2b00      	cmp	r3, #0
 800128c:	dd14      	ble.n	80012b8 <update_walls+0x694>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2251      	movs	r2, #81	@ 0x51
 8001292:	569b      	ldrsb	r3, [r3, r2]
 8001294:	1e59      	subs	r1, r3, #1
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2252      	movs	r2, #82	@ 0x52
 800129a:	569b      	ldrsb	r3, [r3, r2]
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	001a      	movs	r2, r3
 80012a0:	00d2      	lsls	r2, r2, #3
 80012a2:	18d2      	adds	r2, r2, r3
 80012a4:	000b      	movs	r3, r1
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	185b      	adds	r3, r3, r1
 80012aa:	00d9      	lsls	r1, r3, #3
 80012ac:	185b      	adds	r3, r3, r1
 80012ae:	18d3      	adds	r3, r2, r3
 80012b0:	18c3      	adds	r3, r0, r3
 80012b2:	3301      	adds	r3, #1
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff fc37 	bl	8000b2e <SIM_wall_back>
 80012c0:	0003      	movs	r3, r0
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d12c      	bne.n	8001320 <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2251      	movs	r2, #81	@ 0x51
 80012ca:	569b      	ldrsb	r3, [r3, r2]
 80012cc:	0018      	movs	r0, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2252      	movs	r2, #82	@ 0x52
 80012d2:	569b      	ldrsb	r3, [r3, r2]
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	001a      	movs	r2, r3
 80012d8:	00d2      	lsls	r2, r2, #3
 80012da:	18d2      	adds	r2, r2, r3
 80012dc:	0003      	movs	r3, r0
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	181b      	adds	r3, r3, r0
 80012e2:	00d8      	lsls	r0, r3, #3
 80012e4:	181b      	adds	r3, r3, r0
 80012e6:	18d3      	adds	r3, r2, r3
 80012e8:	18cb      	adds	r3, r1, r3
 80012ea:	3301      	adds	r3, #1
 80012ec:	2201      	movs	r2, #1
 80012ee:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < maze_x_len - 1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2251      	movs	r2, #81	@ 0x51
 80012f4:	569b      	ldrsb	r3, [r3, r2]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	dc12      	bgt.n	8001320 <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2251      	movs	r2, #81	@ 0x51
 80012fe:	569b      	ldrsb	r3, [r3, r2]
 8001300:	1c59      	adds	r1, r3, #1
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2252      	movs	r2, #82	@ 0x52
 8001306:	569b      	ldrsb	r3, [r3, r2]
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	001a      	movs	r2, r3
 800130c:	00d2      	lsls	r2, r2, #3
 800130e:	18d2      	adds	r2, r2, r3
 8001310:	000b      	movs	r3, r1
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	185b      	adds	r3, r3, r1
 8001316:	00d9      	lsls	r1, r3, #3
 8001318:	185b      	adds	r3, r3, r1
 800131a:	18d3      	adds	r3, r2, r3
 800131c:	2201      	movs	r2, #1
 800131e:	541a      	strb	r2, [r3, r0]
}
 8001320:	46c0      	nop			@ (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b002      	add	sp, #8
 8001326:	bd80      	pop	{r7, pc}

08001328 <update_adjacents>:

void update_adjacents(struct Maze* maze){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    if (maze->orient == 'N')
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	225b      	movs	r2, #91	@ 0x5b
 8001334:	5c9b      	ldrb	r3, [r3, r2]
 8001336:	2b4e      	cmp	r3, #78	@ 0x4e
 8001338:	d140      	bne.n	80013bc <update_adjacents+0x94>
    {
        maze->left_cell[0] = maze->curr_cell[0] - 1;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2251      	movs	r2, #81	@ 0x51
 800133e:	569b      	ldrsb	r3, [r3, r2]
 8001340:	b2db      	uxtb	r3, r3
 8001342:	3b01      	subs	r3, #1
 8001344:	b2db      	uxtb	r3, r3
 8001346:	b259      	sxtb	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2257      	movs	r2, #87	@ 0x57
 800134c:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2252      	movs	r2, #82	@ 0x52
 8001352:	5699      	ldrsb	r1, [r3, r2]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2258      	movs	r2, #88	@ 0x58
 8001358:	5499      	strb	r1, [r3, r2]

        maze->right_cell[0] = maze->curr_cell[0] + 1;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2251      	movs	r2, #81	@ 0x51
 800135e:	569b      	ldrsb	r3, [r3, r2]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	3301      	adds	r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	b259      	sxtb	r1, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2259      	movs	r2, #89	@ 0x59
 800136c:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2252      	movs	r2, #82	@ 0x52
 8001372:	5699      	ldrsb	r1, [r3, r2]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	225a      	movs	r2, #90	@ 0x5a
 8001378:	5499      	strb	r1, [r3, r2]

        maze->front_cell[0] = maze->curr_cell[0];
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2251      	movs	r2, #81	@ 0x51
 800137e:	5699      	ldrsb	r1, [r3, r2]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2255      	movs	r2, #85	@ 0x55
 8001384:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] + 1;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2252      	movs	r2, #82	@ 0x52
 800138a:	569b      	ldrsb	r3, [r3, r2]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	3301      	adds	r3, #1
 8001390:	b2db      	uxtb	r3, r3
 8001392:	b259      	sxtb	r1, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2256      	movs	r2, #86	@ 0x56
 8001398:	5499      	strb	r1, [r3, r2]

        maze->back_cell[0] = maze->curr_cell[0];
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2251      	movs	r2, #81	@ 0x51
 800139e:	5699      	ldrsb	r1, [r3, r2]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2253      	movs	r2, #83	@ 0x53
 80013a4:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] - 1;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2252      	movs	r2, #82	@ 0x52
 80013aa:	569b      	ldrsb	r3, [r3, r2]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	3b01      	subs	r3, #1
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	b259      	sxtb	r1, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2254      	movs	r2, #84	@ 0x54
 80013b8:	5499      	strb	r1, [r3, r2]
    }
    else
    {
        // //log("Error updating adjacent cells!");
    }
}
 80013ba:	e0d0      	b.n	800155e <update_adjacents+0x236>
    else if (maze->orient == 'E')
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	225b      	movs	r2, #91	@ 0x5b
 80013c0:	5c9b      	ldrb	r3, [r3, r2]
 80013c2:	2b45      	cmp	r3, #69	@ 0x45
 80013c4:	d140      	bne.n	8001448 <update_adjacents+0x120>
        maze->left_cell[0] = maze->curr_cell[0];
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2251      	movs	r2, #81	@ 0x51
 80013ca:	5699      	ldrsb	r1, [r3, r2]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2257      	movs	r2, #87	@ 0x57
 80013d0:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] + 1;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2252      	movs	r2, #82	@ 0x52
 80013d6:	569b      	ldrsb	r3, [r3, r2]
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	3301      	adds	r3, #1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	b259      	sxtb	r1, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2258      	movs	r2, #88	@ 0x58
 80013e4:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2251      	movs	r2, #81	@ 0x51
 80013ea:	5699      	ldrsb	r1, [r3, r2]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2259      	movs	r2, #89	@ 0x59
 80013f0:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] - 1;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2252      	movs	r2, #82	@ 0x52
 80013f6:	569b      	ldrsb	r3, [r3, r2]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	3b01      	subs	r3, #1
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	b259      	sxtb	r1, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	225a      	movs	r2, #90	@ 0x5a
 8001404:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] + 1;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2251      	movs	r2, #81	@ 0x51
 800140a:	569b      	ldrsb	r3, [r3, r2]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	3301      	adds	r3, #1
 8001410:	b2db      	uxtb	r3, r3
 8001412:	b259      	sxtb	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2255      	movs	r2, #85	@ 0x55
 8001418:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2252      	movs	r2, #82	@ 0x52
 800141e:	5699      	ldrsb	r1, [r3, r2]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2256      	movs	r2, #86	@ 0x56
 8001424:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] - 1;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2251      	movs	r2, #81	@ 0x51
 800142a:	569b      	ldrsb	r3, [r3, r2]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	3b01      	subs	r3, #1
 8001430:	b2db      	uxtb	r3, r3
 8001432:	b259      	sxtb	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2253      	movs	r2, #83	@ 0x53
 8001438:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2252      	movs	r2, #82	@ 0x52
 800143e:	5699      	ldrsb	r1, [r3, r2]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2254      	movs	r2, #84	@ 0x54
 8001444:	5499      	strb	r1, [r3, r2]
}
 8001446:	e08a      	b.n	800155e <update_adjacents+0x236>
    else if (maze->orient == 'S')
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	225b      	movs	r2, #91	@ 0x5b
 800144c:	5c9b      	ldrb	r3, [r3, r2]
 800144e:	2b53      	cmp	r3, #83	@ 0x53
 8001450:	d140      	bne.n	80014d4 <update_adjacents+0x1ac>
        maze->left_cell[0] = maze->curr_cell[0] + 1;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2251      	movs	r2, #81	@ 0x51
 8001456:	569b      	ldrsb	r3, [r3, r2]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	3301      	adds	r3, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	b259      	sxtb	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2257      	movs	r2, #87	@ 0x57
 8001464:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2252      	movs	r2, #82	@ 0x52
 800146a:	5699      	ldrsb	r1, [r3, r2]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2258      	movs	r2, #88	@ 0x58
 8001470:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0] - 1;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2251      	movs	r2, #81	@ 0x51
 8001476:	569b      	ldrsb	r3, [r3, r2]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	3b01      	subs	r3, #1
 800147c:	b2db      	uxtb	r3, r3
 800147e:	b259      	sxtb	r1, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2259      	movs	r2, #89	@ 0x59
 8001484:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2252      	movs	r2, #82	@ 0x52
 800148a:	5699      	ldrsb	r1, [r3, r2]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	225a      	movs	r2, #90	@ 0x5a
 8001490:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0];
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2251      	movs	r2, #81	@ 0x51
 8001496:	5699      	ldrsb	r1, [r3, r2]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2255      	movs	r2, #85	@ 0x55
 800149c:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] - 1;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2252      	movs	r2, #82	@ 0x52
 80014a2:	569b      	ldrsb	r3, [r3, r2]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	3b01      	subs	r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	b259      	sxtb	r1, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2256      	movs	r2, #86	@ 0x56
 80014b0:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0];
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2251      	movs	r2, #81	@ 0x51
 80014b6:	5699      	ldrsb	r1, [r3, r2]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2253      	movs	r2, #83	@ 0x53
 80014bc:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] + 1;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2252      	movs	r2, #82	@ 0x52
 80014c2:	569b      	ldrsb	r3, [r3, r2]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	3301      	adds	r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	b259      	sxtb	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2254      	movs	r2, #84	@ 0x54
 80014d0:	5499      	strb	r1, [r3, r2]
}
 80014d2:	e044      	b.n	800155e <update_adjacents+0x236>
    else if (maze->orient == 'W')
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	225b      	movs	r2, #91	@ 0x5b
 80014d8:	5c9b      	ldrb	r3, [r3, r2]
 80014da:	2b57      	cmp	r3, #87	@ 0x57
 80014dc:	d13f      	bne.n	800155e <update_adjacents+0x236>
        maze->left_cell[0] = maze->curr_cell[0];
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2251      	movs	r2, #81	@ 0x51
 80014e2:	5699      	ldrsb	r1, [r3, r2]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2257      	movs	r2, #87	@ 0x57
 80014e8:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] - 1;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2252      	movs	r2, #82	@ 0x52
 80014ee:	569b      	ldrsb	r3, [r3, r2]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3b01      	subs	r3, #1
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	b259      	sxtb	r1, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2258      	movs	r2, #88	@ 0x58
 80014fc:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2251      	movs	r2, #81	@ 0x51
 8001502:	5699      	ldrsb	r1, [r3, r2]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2259      	movs	r2, #89	@ 0x59
 8001508:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] + 1;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2252      	movs	r2, #82	@ 0x52
 800150e:	569b      	ldrsb	r3, [r3, r2]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	3301      	adds	r3, #1
 8001514:	b2db      	uxtb	r3, r3
 8001516:	b259      	sxtb	r1, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	225a      	movs	r2, #90	@ 0x5a
 800151c:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] - 1;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2251      	movs	r2, #81	@ 0x51
 8001522:	569b      	ldrsb	r3, [r3, r2]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	3b01      	subs	r3, #1
 8001528:	b2db      	uxtb	r3, r3
 800152a:	b259      	sxtb	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2255      	movs	r2, #85	@ 0x55
 8001530:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2252      	movs	r2, #82	@ 0x52
 8001536:	5699      	ldrsb	r1, [r3, r2]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2256      	movs	r2, #86	@ 0x56
 800153c:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] + 1;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2251      	movs	r2, #81	@ 0x51
 8001542:	569b      	ldrsb	r3, [r3, r2]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	3301      	adds	r3, #1
 8001548:	b2db      	uxtb	r3, r3
 800154a:	b259      	sxtb	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2253      	movs	r2, #83	@ 0x53
 8001550:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2252      	movs	r2, #82	@ 0x52
 8001556:	5699      	ldrsb	r1, [r3, r2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2254      	movs	r2, #84	@ 0x54
 800155c:	5499      	strb	r1, [r3, r2]
}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	46bd      	mov	sp, r7
 8001562:	b002      	add	sp, #8
 8001564:	bd80      	pop	{r7, pc}

08001566 <move_forward>:

void move_forward(struct Maze* maze,struct Maze* sim_maze){
 8001566:	b580      	push	{r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	6039      	str	r1, [r7, #0]
    SIM_move_forward(sim_maze);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	0018      	movs	r0, r3
 8001574:	f7ff f8c5 	bl	8000702 <SIM_move_forward>
    // Change virtual position first, then update adjacent cells
    if (maze->orient == 'N')
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	225b      	movs	r2, #91	@ 0x5b
 800157c:	5c9b      	ldrb	r3, [r3, r2]
 800157e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001580:	d10a      	bne.n	8001598 <move_forward+0x32>
    {
        maze->curr_cell[1] = maze->curr_cell[1] + 1;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2252      	movs	r2, #82	@ 0x52
 8001586:	569b      	ldrsb	r3, [r3, r2]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	3301      	adds	r3, #1
 800158c:	b2db      	uxtb	r3, r3
 800158e:	b259      	sxtb	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2252      	movs	r2, #82	@ 0x52
 8001594:	5499      	strb	r1, [r3, r2]
 8001596:	e02e      	b.n	80015f6 <move_forward+0x90>
    }
    else if (maze->orient == 'E')
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	225b      	movs	r2, #91	@ 0x5b
 800159c:	5c9b      	ldrb	r3, [r3, r2]
 800159e:	2b45      	cmp	r3, #69	@ 0x45
 80015a0:	d10a      	bne.n	80015b8 <move_forward+0x52>
    {
        maze->curr_cell[0] = maze->curr_cell[0] + 1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2251      	movs	r2, #81	@ 0x51
 80015a6:	569b      	ldrsb	r3, [r3, r2]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3301      	adds	r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	b259      	sxtb	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2251      	movs	r2, #81	@ 0x51
 80015b4:	5499      	strb	r1, [r3, r2]
 80015b6:	e01e      	b.n	80015f6 <move_forward+0x90>
    }
    else if (maze->orient == 'S')
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	225b      	movs	r2, #91	@ 0x5b
 80015bc:	5c9b      	ldrb	r3, [r3, r2]
 80015be:	2b53      	cmp	r3, #83	@ 0x53
 80015c0:	d10a      	bne.n	80015d8 <move_forward+0x72>
    {
        maze->curr_cell[1] = maze->curr_cell[1] - 1;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2252      	movs	r2, #82	@ 0x52
 80015c6:	569b      	ldrsb	r3, [r3, r2]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	3b01      	subs	r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	b259      	sxtb	r1, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2252      	movs	r2, #82	@ 0x52
 80015d4:	5499      	strb	r1, [r3, r2]
 80015d6:	e00e      	b.n	80015f6 <move_forward+0x90>
    }
    else if (maze->orient == 'W')
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	225b      	movs	r2, #91	@ 0x5b
 80015dc:	5c9b      	ldrb	r3, [r3, r2]
 80015de:	2b57      	cmp	r3, #87	@ 0x57
 80015e0:	d109      	bne.n	80015f6 <move_forward+0x90>
    {
        maze->curr_cell[0] = maze->curr_cell[0] - 1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2251      	movs	r2, #81	@ 0x51
 80015e6:	569b      	ldrsb	r3, [r3, r2]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	3b01      	subs	r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	b259      	sxtb	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2251      	movs	r2, #81	@ 0x51
 80015f4:	5499      	strb	r1, [r3, r2]
    else
    {
        //log("Error changing position");
    }

    update_adjacents(maze);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f7ff fe95 	bl	8001328 <update_adjacents>
}
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	46bd      	mov	sp, r7
 8001602:	b002      	add	sp, #8
 8001604:	bd80      	pop	{r7, pc}

08001606 <turn_left>:

void turn_left(struct Maze* maze, struct Maze* sim_maze){
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
 800160e:	6039      	str	r1, [r7, #0]
	SIM_turn_left(sim_maze);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	0018      	movs	r0, r3
 8001614:	f7ff f8eb 	bl	80007ee <SIM_turn_left>
	    // Change orient first, then update adjacent cells
	    if (maze->orient == 'N')
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	225b      	movs	r2, #91	@ 0x5b
 800161c:	5c9b      	ldrb	r3, [r3, r2]
 800161e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001620:	d104      	bne.n	800162c <turn_left+0x26>
	    {
	        maze->orient = 'W';
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	225b      	movs	r2, #91	@ 0x5b
 8001626:	2157      	movs	r1, #87	@ 0x57
 8001628:	5499      	strb	r1, [r3, r2]
 800162a:	e01c      	b.n	8001666 <turn_left+0x60>
	    }
	    else if (maze->orient == 'E')
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	225b      	movs	r2, #91	@ 0x5b
 8001630:	5c9b      	ldrb	r3, [r3, r2]
 8001632:	2b45      	cmp	r3, #69	@ 0x45
 8001634:	d104      	bne.n	8001640 <turn_left+0x3a>
	    {
	        maze->orient = 'N';
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	225b      	movs	r2, #91	@ 0x5b
 800163a:	214e      	movs	r1, #78	@ 0x4e
 800163c:	5499      	strb	r1, [r3, r2]
 800163e:	e012      	b.n	8001666 <turn_left+0x60>
	    }
	    else if (maze->orient == 'S')
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	225b      	movs	r2, #91	@ 0x5b
 8001644:	5c9b      	ldrb	r3, [r3, r2]
 8001646:	2b53      	cmp	r3, #83	@ 0x53
 8001648:	d104      	bne.n	8001654 <turn_left+0x4e>
	    {
	        maze->orient = 'E';
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	225b      	movs	r2, #91	@ 0x5b
 800164e:	2145      	movs	r1, #69	@ 0x45
 8001650:	5499      	strb	r1, [r3, r2]
 8001652:	e008      	b.n	8001666 <turn_left+0x60>
	    }
	    else if (maze->orient == 'W')
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	225b      	movs	r2, #91	@ 0x5b
 8001658:	5c9b      	ldrb	r3, [r3, r2]
 800165a:	2b57      	cmp	r3, #87	@ 0x57
 800165c:	d103      	bne.n	8001666 <turn_left+0x60>
	    {
	        maze->orient = 'S';
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	225b      	movs	r2, #91	@ 0x5b
 8001662:	2153      	movs	r1, #83	@ 0x53
 8001664:	5499      	strb	r1, [r3, r2]
	    else
	    {
	        // //log("Error turning left!");
	    }

	    update_adjacents(maze);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0018      	movs	r0, r3
 800166a:	f7ff fe5d 	bl	8001328 <update_adjacents>
}
 800166e:	46c0      	nop			@ (mov r8, r8)
 8001670:	46bd      	mov	sp, r7
 8001672:	b002      	add	sp, #8
 8001674:	bd80      	pop	{r7, pc}

08001676 <turn_right>:

void turn_right(struct Maze *maze,struct Maze* sim_maze)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	6039      	str	r1, [r7, #0]
    SIM_turn_right(sim_maze);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	0018      	movs	r0, r3
 8001684:	f7ff f884 	bl	8000790 <SIM_turn_right>
    // Change orient first, then update adjacent cells
    if (maze->orient == 'N')
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	225b      	movs	r2, #91	@ 0x5b
 800168c:	5c9b      	ldrb	r3, [r3, r2]
 800168e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001690:	d104      	bne.n	800169c <turn_right+0x26>
    {
        maze->orient = 'E';
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	225b      	movs	r2, #91	@ 0x5b
 8001696:	2145      	movs	r1, #69	@ 0x45
 8001698:	5499      	strb	r1, [r3, r2]
 800169a:	e01c      	b.n	80016d6 <turn_right+0x60>
    }
    else if (maze->orient == 'E')
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	225b      	movs	r2, #91	@ 0x5b
 80016a0:	5c9b      	ldrb	r3, [r3, r2]
 80016a2:	2b45      	cmp	r3, #69	@ 0x45
 80016a4:	d104      	bne.n	80016b0 <turn_right+0x3a>
    {
        maze->orient = 'S';
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	225b      	movs	r2, #91	@ 0x5b
 80016aa:	2153      	movs	r1, #83	@ 0x53
 80016ac:	5499      	strb	r1, [r3, r2]
 80016ae:	e012      	b.n	80016d6 <turn_right+0x60>
    }
    else if (maze->orient == 'S')
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	225b      	movs	r2, #91	@ 0x5b
 80016b4:	5c9b      	ldrb	r3, [r3, r2]
 80016b6:	2b53      	cmp	r3, #83	@ 0x53
 80016b8:	d104      	bne.n	80016c4 <turn_right+0x4e>
    {
        maze->orient = 'W';
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	225b      	movs	r2, #91	@ 0x5b
 80016be:	2157      	movs	r1, #87	@ 0x57
 80016c0:	5499      	strb	r1, [r3, r2]
 80016c2:	e008      	b.n	80016d6 <turn_right+0x60>
    }
    else if (maze->orient == 'W')
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	225b      	movs	r2, #91	@ 0x5b
 80016c8:	5c9b      	ldrb	r3, [r3, r2]
 80016ca:	2b57      	cmp	r3, #87	@ 0x57
 80016cc:	d103      	bne.n	80016d6 <turn_right+0x60>
    {
        maze->orient = 'N';
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	225b      	movs	r2, #91	@ 0x5b
 80016d2:	214e      	movs	r1, #78	@ 0x4e
 80016d4:	5499      	strb	r1, [r3, r2]
    else
    {
        // //log("Error turning right!");
    }

    update_adjacents(maze);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff fe25 	bl	8001328 <update_adjacents>
}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b002      	add	sp, #8
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <enq>:

//	Queue Functions
void enq(struct Maze *maze)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
    if (maze->q_f == -1)
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	2393      	movs	r3, #147	@ 0x93
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	56d3      	ldrsb	r3, [r2, r3]
 80016f6:	3301      	adds	r3, #1
 80016f8:	d104      	bne.n	8001704 <enq+0x1e>
        maze->q_f = 0;
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	2393      	movs	r3, #147	@ 0x93
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	2100      	movs	r1, #0
 8001702:	54d1      	strb	r1, [r2, r3]
    if (maze->q_r < bfs_q_max_len - 1) {
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	2326      	movs	r3, #38	@ 0x26
 8001708:	33ff      	adds	r3, #255	@ 0xff
 800170a:	56d3      	ldrsb	r3, [r2, r3]
 800170c:	2b30      	cmp	r3, #48	@ 0x30
 800170e:	dc2b      	bgt.n	8001768 <enq+0x82>
        maze->q_r++;
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	2326      	movs	r3, #38	@ 0x26
 8001714:	33ff      	adds	r3, #255	@ 0xff
 8001716:	56d3      	ldrsb	r3, [r2, r3]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	3301      	adds	r3, #1
 800171c:	b2db      	uxtb	r3, r3
 800171e:	b259      	sxtb	r1, r3
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	2326      	movs	r3, #38	@ 0x26
 8001724:	33ff      	adds	r3, #255	@ 0xff
 8001726:	54d1      	strb	r1, [r2, r3]
        maze->bfs_q[maze->q_r][0] = maze->bfs_loc[0];
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	2328      	movs	r3, #40	@ 0x28
 800172c:	33ff      	adds	r3, #255	@ 0xff
 800172e:	56d1      	ldrsb	r1, [r2, r3]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	2326      	movs	r3, #38	@ 0x26
 8001734:	33ff      	adds	r3, #255	@ 0xff
 8001736:	56d3      	ldrsb	r3, [r2, r3]
 8001738:	b2c9      	uxtb	r1, r1
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	3360      	adds	r3, #96	@ 0x60
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	18d3      	adds	r3, r2, r3
 8001742:	3301      	adds	r3, #1
 8001744:	1c0a      	adds	r2, r1, #0
 8001746:	701a      	strb	r2, [r3, #0]
        maze->bfs_q[maze->q_r][1] = maze->bfs_loc[1];
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	2394      	movs	r3, #148	@ 0x94
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	56d1      	ldrsb	r1, [r2, r3]
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	2326      	movs	r3, #38	@ 0x26
 8001754:	33ff      	adds	r3, #255	@ 0xff
 8001756:	56d3      	ldrsb	r3, [r2, r3]
 8001758:	b2c8      	uxtb	r0, r1
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	21c2      	movs	r1, #194	@ 0xc2
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	18d3      	adds	r3, r2, r3
 8001762:	185b      	adds	r3, r3, r1
 8001764:	1c02      	adds	r2, r0, #0
 8001766:	701a      	strb	r2, [r3, #0]
    }
    // //log("Added to queue: "+std::to_string(bfs_loc[0])+","+std::to_string(bfs_loc[1]));
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}

08001770 <deq>:

void deq(struct Maze *maze)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
    if (maze->q_f <= maze->q_r && maze->q_f >= 0) {
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	2393      	movs	r3, #147	@ 0x93
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	56d2      	ldrsb	r2, [r2, r3]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	2326      	movs	r3, #38	@ 0x26
 8001784:	33ff      	adds	r3, #255	@ 0xff
 8001786:	56cb      	ldrsb	r3, [r1, r3]
 8001788:	429a      	cmp	r2, r3
 800178a:	dc2f      	bgt.n	80017ec <deq+0x7c>
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	2393      	movs	r3, #147	@ 0x93
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	56d3      	ldrsb	r3, [r2, r3]
 8001794:	2b00      	cmp	r3, #0
 8001796:	db29      	blt.n	80017ec <deq+0x7c>
        maze->bfs_loc[0] = maze->bfs_q[maze->q_f][0];
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	2393      	movs	r3, #147	@ 0x93
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	56d3      	ldrsb	r3, [r2, r3]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	3360      	adds	r3, #96	@ 0x60
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	18d3      	adds	r3, r2, r3
 80017a8:	3301      	adds	r3, #1
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b259      	sxtb	r1, r3
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	2328      	movs	r3, #40	@ 0x28
 80017b2:	33ff      	adds	r3, #255	@ 0xff
 80017b4:	54d1      	strb	r1, [r2, r3]
        maze->bfs_loc[1] = maze->bfs_q[maze->q_f][1];
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	2393      	movs	r3, #147	@ 0x93
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	56d3      	ldrsb	r3, [r2, r3]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	21c2      	movs	r1, #194	@ 0xc2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	18d3      	adds	r3, r2, r3
 80017c6:	185b      	adds	r3, r3, r1
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b259      	sxtb	r1, r3
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	2394      	movs	r3, #148	@ 0x94
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	54d1      	strb	r1, [r2, r3]
        maze->q_f++;
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	2393      	movs	r3, #147	@ 0x93
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	56d3      	ldrsb	r3, [r2, r3]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	3301      	adds	r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	b259      	sxtb	r1, r3
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	2393      	movs	r3, #147	@ 0x93
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	54d1      	strb	r1, [r2, r3]
    }
}
 80017ec:	46c0      	nop			@ (mov r8, r8)
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b002      	add	sp, #8
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <to_prev_intersection>:

void to_prev_intersection(struct Maze *maze,struct Maze *sim_maze)
{
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	b093      	sub	sp, #76	@ 0x4c
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]

    for (uint8_t i = 0; i < maze_x_len; i++)
 80017fe:	2347      	movs	r3, #71	@ 0x47
 8001800:	18fb      	adds	r3, r7, r3
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	e04c      	b.n	80018a2 <to_prev_intersection+0xae>
        for (uint8_t j = 0; j < maze_y_len; j++)
 8001808:	2346      	movs	r3, #70	@ 0x46
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]
 8001810:	e03c      	b.n	800188c <to_prev_intersection+0x98>
        {
            maze->cells[i][j].bfs_visited = 0;
 8001812:	2547      	movs	r5, #71	@ 0x47
 8001814:	197b      	adds	r3, r7, r5
 8001816:	7819      	ldrb	r1, [r3, #0]
 8001818:	2446      	movs	r4, #70	@ 0x46
 800181a:	193b      	adds	r3, r7, r4
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	001a      	movs	r2, r3
 8001822:	00d2      	lsls	r2, r2, #3
 8001824:	18d2      	adds	r2, r2, r3
 8001826:	000b      	movs	r3, r1
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	185b      	adds	r3, r3, r1
 800182c:	00d9      	lsls	r1, r3, #3
 800182e:	185b      	adds	r3, r3, r1
 8001830:	18d3      	adds	r3, r2, r3
 8001832:	18c3      	adds	r3, r0, r3
 8001834:	3305      	adds	r3, #5
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[0] = -1;
 800183a:	197b      	adds	r3, r7, r5
 800183c:	7819      	ldrb	r1, [r3, #0]
 800183e:	193b      	adds	r3, r7, r4
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	001a      	movs	r2, r3
 8001846:	00d2      	lsls	r2, r2, #3
 8001848:	18d2      	adds	r2, r2, r3
 800184a:	000b      	movs	r3, r1
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	185b      	adds	r3, r3, r1
 8001850:	00d9      	lsls	r1, r3, #3
 8001852:	185b      	adds	r3, r3, r1
 8001854:	18d3      	adds	r3, r2, r3
 8001856:	18c3      	adds	r3, r0, r3
 8001858:	3306      	adds	r3, #6
 800185a:	22ff      	movs	r2, #255	@ 0xff
 800185c:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[1] = -1;
 800185e:	197b      	adds	r3, r7, r5
 8001860:	7819      	ldrb	r1, [r3, #0]
 8001862:	193b      	adds	r3, r7, r4
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	001a      	movs	r2, r3
 800186a:	00d2      	lsls	r2, r2, #3
 800186c:	18d2      	adds	r2, r2, r3
 800186e:	000b      	movs	r3, r1
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	185b      	adds	r3, r3, r1
 8001874:	00d9      	lsls	r1, r3, #3
 8001876:	185b      	adds	r3, r3, r1
 8001878:	18d3      	adds	r3, r2, r3
 800187a:	18c3      	adds	r3, r0, r3
 800187c:	3307      	adds	r3, #7
 800187e:	22ff      	movs	r2, #255	@ 0xff
 8001880:	701a      	strb	r2, [r3, #0]
        for (uint8_t j = 0; j < maze_y_len; j++)
 8001882:	193b      	adds	r3, r7, r4
 8001884:	781a      	ldrb	r2, [r3, #0]
 8001886:	193b      	adds	r3, r7, r4
 8001888:	3201      	adds	r2, #1
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	2346      	movs	r3, #70	@ 0x46
 800188e:	18fb      	adds	r3, r7, r3
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d9bd      	bls.n	8001812 <to_prev_intersection+0x1e>
    for (uint8_t i = 0; i < maze_x_len; i++)
 8001896:	2147      	movs	r1, #71	@ 0x47
 8001898:	187b      	adds	r3, r7, r1
 800189a:	781a      	ldrb	r2, [r3, #0]
 800189c:	187b      	adds	r3, r7, r1
 800189e:	3201      	adds	r2, #1
 80018a0:	701a      	strb	r2, [r3, #0]
 80018a2:	2347      	movs	r3, #71	@ 0x47
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d9ad      	bls.n	8001808 <to_prev_intersection+0x14>
        }

    maze->q_f = -1;
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	2393      	movs	r3, #147	@ 0x93
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	21ff      	movs	r1, #255	@ 0xff
 80018b4:	54d1      	strb	r1, [r2, r3]
    maze->q_r = -1;
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	2326      	movs	r3, #38	@ 0x26
 80018ba:	33ff      	adds	r3, #255	@ 0xff
 80018bc:	21ff      	movs	r1, #255	@ 0xff
 80018be:	54d1      	strb	r1, [r2, r3]

    // If the top of intersection stack is the current cell, pop it to go to the previous one
    if (maze->ISLen <= 0)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	22c0      	movs	r2, #192	@ 0xc0
 80018c4:	569b      	ldrsb	r3, [r3, r2]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	dc06      	bgt.n	80018d8 <to_prev_intersection+0xe4>
    {
        maze->exploration_done = 1;
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	232e      	movs	r3, #46	@ 0x2e
 80018ce:	33ff      	adds	r3, #255	@ 0xff
 80018d0:	2101      	movs	r1, #1
 80018d2:	54d1      	strb	r1, [r2, r3]
        return;
 80018d4:	f001 f880 	bl	80029d8 <to_prev_intersection+0x11e4>
    }
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	22c0      	movs	r2, #192	@ 0xc0
 80018dc:	569b      	ldrsb	r3, [r3, r2]
 80018de:	3b01      	subs	r3, #1
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	332c      	adds	r3, #44	@ 0x2c
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	18d3      	adds	r3, r2, r3
 80018e8:	3304      	adds	r3, #4
 80018ea:	2200      	movs	r2, #0
 80018ec:	569a      	ldrsb	r2, [r3, r2]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2151      	movs	r1, #81	@ 0x51
 80018f2:	565b      	ldrsb	r3, [r3, r1]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d119      	bne.n	800192c <to_prev_intersection+0x138>
        maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	22c0      	movs	r2, #192	@ 0xc0
 80018fc:	569b      	ldrsb	r3, [r3, r2]
 80018fe:	3b01      	subs	r3, #1
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	215d      	movs	r1, #93	@ 0x5d
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	18d3      	adds	r3, r2, r3
 8001908:	185b      	adds	r3, r3, r1
 800190a:	2200      	movs	r2, #0
 800190c:	569a      	ldrsb	r2, [r3, r2]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2152      	movs	r1, #82	@ 0x52
 8001912:	565b      	ldrsb	r3, [r3, r1]
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8001914:	429a      	cmp	r2, r3
 8001916:	d109      	bne.n	800192c <to_prev_intersection+0x138>
    {
        // pop current intersection since we're already there
        maze->ISLen = maze->ISLen - 1;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	22c0      	movs	r2, #192	@ 0xc0
 800191c:	569b      	ldrsb	r3, [r3, r2]
 800191e:	b2db      	uxtb	r3, r3
 8001920:	3b01      	subs	r3, #1
 8001922:	b2db      	uxtb	r3, r3
 8001924:	b259      	sxtb	r1, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	22c0      	movs	r2, #192	@ 0xc0
 800192a:	5499      	strb	r1, [r3, r2]
    }
    if (maze->ISLen <= 0)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	22c0      	movs	r2, #192	@ 0xc0
 8001930:	569b      	ldrsb	r3, [r3, r2]
 8001932:	2b00      	cmp	r3, #0
 8001934:	dc06      	bgt.n	8001944 <to_prev_intersection+0x150>
    {
        //log("No previous intersection to go to");
        maze->exploration_done = 1;
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	232e      	movs	r3, #46	@ 0x2e
 800193a:	33ff      	adds	r3, #255	@ 0xff
 800193c:	2101      	movs	r1, #1
 800193e:	54d1      	strb	r1, [r2, r3]
        return;
 8001940:	f001 f84a 	bl	80029d8 <to_prev_intersection+0x11e4>
    }

    // start BFS from current cell
    maze->bfs_loc[0] = maze->curr_cell[0];
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2251      	movs	r2, #81	@ 0x51
 8001948:	5699      	ldrsb	r1, [r3, r2]
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	2328      	movs	r3, #40	@ 0x28
 800194e:	33ff      	adds	r3, #255	@ 0xff
 8001950:	54d1      	strb	r1, [r2, r3]
    maze->bfs_loc[1] = maze->curr_cell[1];
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2252      	movs	r2, #82	@ 0x52
 8001956:	5699      	ldrsb	r1, [r3, r2]
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	2394      	movs	r3, #148	@ 0x94
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	54d1      	strb	r1, [r2, r3]

    // mark start
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_visited = 1;
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	2328      	movs	r3, #40	@ 0x28
 8001964:	33ff      	adds	r3, #255	@ 0xff
 8001966:	56d3      	ldrsb	r3, [r2, r3]
 8001968:	0018      	movs	r0, r3
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	2394      	movs	r3, #148	@ 0x94
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	56d3      	ldrsb	r3, [r2, r3]
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	001a      	movs	r2, r3
 8001976:	00d2      	lsls	r2, r2, #3
 8001978:	18d2      	adds	r2, r2, r3
 800197a:	0003      	movs	r3, r0
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	181b      	adds	r3, r3, r0
 8001980:	00d8      	lsls	r0, r3, #3
 8001982:	181b      	adds	r3, r3, r0
 8001984:	18d3      	adds	r3, r2, r3
 8001986:	18cb      	adds	r3, r1, r3
 8001988:	3305      	adds	r3, #5
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[0] = -1;
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	2328      	movs	r3, #40	@ 0x28
 8001992:	33ff      	adds	r3, #255	@ 0xff
 8001994:	56d3      	ldrsb	r3, [r2, r3]
 8001996:	0018      	movs	r0, r3
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	2394      	movs	r3, #148	@ 0x94
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	56d3      	ldrsb	r3, [r2, r3]
 80019a0:	6879      	ldr	r1, [r7, #4]
 80019a2:	001a      	movs	r2, r3
 80019a4:	00d2      	lsls	r2, r2, #3
 80019a6:	18d2      	adds	r2, r2, r3
 80019a8:	0003      	movs	r3, r0
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	181b      	adds	r3, r3, r0
 80019ae:	00d8      	lsls	r0, r3, #3
 80019b0:	181b      	adds	r3, r3, r0
 80019b2:	18d3      	adds	r3, r2, r3
 80019b4:	18cb      	adds	r3, r1, r3
 80019b6:	3306      	adds	r3, #6
 80019b8:	22ff      	movs	r2, #255	@ 0xff
 80019ba:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[1] = -1;
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	2328      	movs	r3, #40	@ 0x28
 80019c0:	33ff      	adds	r3, #255	@ 0xff
 80019c2:	56d3      	ldrsb	r3, [r2, r3]
 80019c4:	0018      	movs	r0, r3
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	2394      	movs	r3, #148	@ 0x94
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	56d3      	ldrsb	r3, [r2, r3]
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	001a      	movs	r2, r3
 80019d2:	00d2      	lsls	r2, r2, #3
 80019d4:	18d2      	adds	r2, r2, r3
 80019d6:	0003      	movs	r3, r0
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	181b      	adds	r3, r3, r0
 80019dc:	00d8      	lsls	r0, r3, #3
 80019de:	181b      	adds	r3, r3, r0
 80019e0:	18d3      	adds	r3, r2, r3
 80019e2:	18cb      	adds	r3, r1, r3
 80019e4:	3307      	adds	r3, #7
 80019e6:	22ff      	movs	r2, #255	@ 0xff
 80019e8:	701a      	strb	r2, [r3, #0]

    enq(maze);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff fe7a 	bl	80016e6 <enq>

    while (maze->q_r - maze->q_f + 1 > 0)
 80019f2:	f000 ffe2 	bl	80029ba <to_prev_intersection+0x11c6>
    {
        deq(maze);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	0018      	movs	r0, r3
 80019fa:	f7ff feb9 	bl	8001770 <deq>

        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	2328      	movs	r3, #40	@ 0x28
 8001a02:	33ff      	adds	r3, #255	@ 0xff
 8001a04:	56d2      	ldrsb	r2, [r2, r3]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	21c0      	movs	r1, #192	@ 0xc0
 8001a0a:	565b      	ldrsb	r3, [r3, r1]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	332c      	adds	r3, #44	@ 0x2c
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	18cb      	adds	r3, r1, r3
 8001a16:	3304      	adds	r3, #4
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	b25b      	sxtb	r3, r3
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d001      	beq.n	8001a24 <to_prev_intersection+0x230>
 8001a20:	f000 fcd7 	bl	80023d2 <to_prev_intersection+0xbde>
            maze->bfs_loc[1] == maze->intersection_stack[maze->ISLen - 1][1])
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	2394      	movs	r3, #148	@ 0x94
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	56d2      	ldrsb	r2, [r2, r3]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	21c0      	movs	r1, #192	@ 0xc0
 8001a30:	565b      	ldrsb	r3, [r3, r1]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	205d      	movs	r0, #93	@ 0x5d
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	18cb      	adds	r3, r1, r3
 8001a3c:	181b      	adds	r3, r3, r0
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	b25b      	sxtb	r3, r3
        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d001      	beq.n	8001a4a <to_prev_intersection+0x256>
 8001a46:	f000 fcc4 	bl	80023d2 <to_prev_intersection+0xbde>
        {
            // build path from current cell to intersection using bfs_parent
            int8_t path[path_len][2];
            int8_t plen = 0;
 8001a4a:	2345      	movs	r3, #69	@ 0x45
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]

            // start from target (intersection) and walk parents back to start
            int8_t tx = maze->intersection_stack[maze->ISLen - 1][0];
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	22c0      	movs	r2, #192	@ 0xc0
 8001a56:	569b      	ldrsb	r3, [r3, r2]
 8001a58:	1e5a      	subs	r2, r3, #1
 8001a5a:	2344      	movs	r3, #68	@ 0x44
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	322c      	adds	r2, #44	@ 0x2c
 8001a62:	0052      	lsls	r2, r2, #1
 8001a64:	188a      	adds	r2, r1, r2
 8001a66:	3204      	adds	r2, #4
 8001a68:	7812      	ldrb	r2, [r2, #0]
 8001a6a:	701a      	strb	r2, [r3, #0]
            int8_t ty = maze->intersection_stack[maze->ISLen - 1][1];
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	22c0      	movs	r2, #192	@ 0xc0
 8001a70:	569b      	ldrsb	r3, [r3, r2]
 8001a72:	1e5a      	subs	r2, r3, #1
 8001a74:	2343      	movs	r3, #67	@ 0x43
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	6879      	ldr	r1, [r7, #4]
 8001a7a:	205d      	movs	r0, #93	@ 0x5d
 8001a7c:	0052      	lsls	r2, r2, #1
 8001a7e:	188a      	adds	r2, r1, r2
 8001a80:	1812      	adds	r2, r2, r0
 8001a82:	7812      	ldrb	r2, [r2, #0]
 8001a84:	701a      	strb	r2, [r3, #0]
            int8_t aborted = 0;
 8001a86:	2342      	movs	r3, #66	@ 0x42
 8001a88:	18fb      	adds	r3, r7, r3
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001a8e:	e073      	b.n	8001b78 <to_prev_intersection+0x384>
            {
                path[plen][0] = tx;
 8001a90:	2045      	movs	r0, #69	@ 0x45
 8001a92:	183b      	adds	r3, r7, r0
 8001a94:	2200      	movs	r2, #0
 8001a96:	569a      	ldrsb	r2, [r3, r2]
 8001a98:	250c      	movs	r5, #12
 8001a9a:	197b      	adds	r3, r7, r5
 8001a9c:	0052      	lsls	r2, r2, #1
 8001a9e:	2444      	movs	r4, #68	@ 0x44
 8001aa0:	1939      	adds	r1, r7, r4
 8001aa2:	7809      	ldrb	r1, [r1, #0]
 8001aa4:	54d1      	strb	r1, [r2, r3]
                path[plen][1] = ty;
 8001aa6:	0001      	movs	r1, r0
 8001aa8:	187b      	adds	r3, r7, r1
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	197a      	adds	r2, r7, r5
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	18d3      	adds	r3, r2, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	2043      	movs	r0, #67	@ 0x43
 8001ab8:	183a      	adds	r2, r7, r0
 8001aba:	7812      	ldrb	r2, [r2, #0]
 8001abc:	701a      	strb	r2, [r3, #0]
                plen++;
 8001abe:	187b      	adds	r3, r7, r1
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	187b      	adds	r3, r7, r1
 8001acc:	701a      	strb	r2, [r3, #0]
                int8_t px = maze->cells[tx][ty].bfs_parent[0];
 8001ace:	0025      	movs	r5, r4
 8001ad0:	193b      	adds	r3, r7, r4
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	5659      	ldrsb	r1, [r3, r1]
 8001ad6:	0006      	movs	r6, r0
 8001ad8:	183b      	adds	r3, r7, r0
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	222f      	movs	r2, #47	@ 0x2f
 8001ae0:	18b8      	adds	r0, r7, r2
 8001ae2:	687c      	ldr	r4, [r7, #4]
 8001ae4:	001a      	movs	r2, r3
 8001ae6:	00d2      	lsls	r2, r2, #3
 8001ae8:	18d2      	adds	r2, r2, r3
 8001aea:	000b      	movs	r3, r1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	185b      	adds	r3, r3, r1
 8001af0:	00d9      	lsls	r1, r3, #3
 8001af2:	185b      	adds	r3, r3, r1
 8001af4:	18d3      	adds	r3, r2, r3
 8001af6:	18e3      	adds	r3, r4, r3
 8001af8:	3306      	adds	r3, #6
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	7003      	strb	r3, [r0, #0]
                int8_t py = maze->cells[tx][ty].bfs_parent[1];
 8001afe:	197b      	adds	r3, r7, r5
 8001b00:	2100      	movs	r1, #0
 8001b02:	5659      	ldrsb	r1, [r3, r1]
 8001b04:	19bb      	adds	r3, r7, r6
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	252e      	movs	r5, #46	@ 0x2e
 8001b0c:	1978      	adds	r0, r7, r5
 8001b0e:	687c      	ldr	r4, [r7, #4]
 8001b10:	001a      	movs	r2, r3
 8001b12:	00d2      	lsls	r2, r2, #3
 8001b14:	18d2      	adds	r2, r2, r3
 8001b16:	000b      	movs	r3, r1
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	185b      	adds	r3, r3, r1
 8001b1c:	00d9      	lsls	r1, r3, #3
 8001b1e:	185b      	adds	r3, r3, r1
 8001b20:	18d3      	adds	r3, r2, r3
 8001b22:	18e3      	adds	r3, r4, r3
 8001b24:	3307      	adds	r3, #7
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	7003      	strb	r3, [r0, #0]
                // safety: if parent not set, abort
                if (px == -1 && py == -1)
 8001b2a:	222f      	movs	r2, #47	@ 0x2f
 8001b2c:	18bb      	adds	r3, r7, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	3301      	adds	r3, #1
 8001b34:	d109      	bne.n	8001b4a <to_prev_intersection+0x356>
 8001b36:	197b      	adds	r3, r7, r5
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	d104      	bne.n	8001b4a <to_prev_intersection+0x356>
                {
                    //log("bfs parent missing, aborting");
                    aborted = 1;
 8001b40:	2342      	movs	r3, #66	@ 0x42
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	2201      	movs	r2, #1
 8001b46:	701a      	strb	r2, [r3, #0]
                    break;
 8001b48:	e02a      	b.n	8001ba0 <to_prev_intersection+0x3ac>
                }
                tx = px;
 8001b4a:	2344      	movs	r3, #68	@ 0x44
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	222f      	movs	r2, #47	@ 0x2f
 8001b50:	18ba      	adds	r2, r7, r2
 8001b52:	7812      	ldrb	r2, [r2, #0]
 8001b54:	701a      	strb	r2, [r3, #0]
                ty = py;
 8001b56:	2343      	movs	r3, #67	@ 0x43
 8001b58:	18fb      	adds	r3, r7, r3
 8001b5a:	222e      	movs	r2, #46	@ 0x2e
 8001b5c:	18ba      	adds	r2, r7, r2
 8001b5e:	7812      	ldrb	r2, [r2, #0]
 8001b60:	701a      	strb	r2, [r3, #0]
                // avoid overflow
                if (plen >= path_len)
 8001b62:	2345      	movs	r3, #69	@ 0x45
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	b25b      	sxtb	r3, r3
 8001b6a:	2b09      	cmp	r3, #9
 8001b6c:	dd04      	ble.n	8001b78 <to_prev_intersection+0x384>
                {
                    aborted = 1;
 8001b6e:	2342      	movs	r3, #66	@ 0x42
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
                    break;
 8001b76:	e013      	b.n	8001ba0 <to_prev_intersection+0x3ac>
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2251      	movs	r2, #81	@ 0x51
 8001b7c:	569b      	ldrsb	r3, [r3, r2]
 8001b7e:	2244      	movs	r2, #68	@ 0x44
 8001b80:	18ba      	adds	r2, r7, r2
 8001b82:	7812      	ldrb	r2, [r2, #0]
 8001b84:	b252      	sxtb	r2, r2
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d000      	beq.n	8001b8c <to_prev_intersection+0x398>
 8001b8a:	e781      	b.n	8001a90 <to_prev_intersection+0x29c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2252      	movs	r2, #82	@ 0x52
 8001b90:	569b      	ldrsb	r3, [r3, r2]
 8001b92:	2243      	movs	r2, #67	@ 0x43
 8001b94:	18ba      	adds	r2, r7, r2
 8001b96:	7812      	ldrb	r2, [r2, #0]
 8001b98:	b252      	sxtb	r2, r2
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d000      	beq.n	8001ba0 <to_prev_intersection+0x3ac>
 8001b9e:	e777      	b.n	8001a90 <to_prev_intersection+0x29c>
                }
            }

            if (aborted)
 8001ba0:	2342      	movs	r3, #66	@ 0x42
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d02d      	beq.n	8001c08 <to_prev_intersection+0x414>
            {
                // cleanup and return without moving
                for (int i = 0; i < maze_x_len; i++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bb0:	e01b      	b.n	8001bea <to_prev_intersection+0x3f6>
                    for (int j = 0; j < maze_y_len; j++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bb6:	e012      	b.n	8001bde <to_prev_intersection+0x3ea>
                        maze->cells[i][j].bfs_visited = 0;
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	00d2      	lsls	r2, r2, #3
 8001bc2:	18d2      	adds	r2, r2, r3
 8001bc4:	000b      	movs	r3, r1
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	185b      	adds	r3, r3, r1
 8001bca:	00d9      	lsls	r1, r3, #3
 8001bcc:	185b      	adds	r3, r3, r1
 8001bce:	18d3      	adds	r3, r2, r3
 8001bd0:	18c3      	adds	r3, r0, r3
 8001bd2:	3305      	adds	r3, #5
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
                    for (int j = 0; j < maze_y_len; j++)
 8001bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bda:	3301      	adds	r3, #1
 8001bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	dde9      	ble.n	8001bb8 <to_prev_intersection+0x3c4>
                for (int i = 0; i < maze_x_len; i++)
 8001be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001be6:	3301      	adds	r3, #1
 8001be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	dde0      	ble.n	8001bb2 <to_prev_intersection+0x3be>
                maze->q_f = -1;
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	2393      	movs	r3, #147	@ 0x93
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	21ff      	movs	r1, #255	@ 0xff
 8001bf8:	54d1      	strb	r1, [r2, r3]
                maze->q_r = -1;
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	2326      	movs	r3, #38	@ 0x26
 8001bfe:	33ff      	adds	r3, #255	@ 0xff
 8001c00:	21ff      	movs	r1, #255	@ 0xff
 8001c02:	54d1      	strb	r1, [r2, r3]
                return;
 8001c04:	f000 fee8 	bl	80029d8 <to_prev_intersection+0x11e4>
            }

            // finally add the starting cell
            path[plen][0] = maze->curr_cell[0];
 8001c08:	2045      	movs	r0, #69	@ 0x45
 8001c0a:	183b      	adds	r3, r7, r0
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	569a      	ldrsb	r2, [r3, r2]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2151      	movs	r1, #81	@ 0x51
 8001c14:	5659      	ldrsb	r1, [r3, r1]
 8001c16:	240c      	movs	r4, #12
 8001c18:	193b      	adds	r3, r7, r4
 8001c1a:	0052      	lsls	r2, r2, #1
 8001c1c:	54d1      	strb	r1, [r2, r3]
            path[plen][1] = maze->curr_cell[1];
 8001c1e:	183b      	adds	r3, r7, r0
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	b25b      	sxtb	r3, r3
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	2152      	movs	r1, #82	@ 0x52
 8001c28:	5651      	ldrsb	r1, [r2, r1]
 8001c2a:	193a      	adds	r2, r7, r4
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	18d3      	adds	r3, r2, r3
 8001c30:	3301      	adds	r3, #1
 8001c32:	1c0a      	adds	r2, r1, #0
 8001c34:	701a      	strb	r2, [r3, #0]
            plen++;
 8001c36:	183b      	adds	r3, r7, r0
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	b25b      	sxtb	r3, r3
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	3301      	adds	r3, #1
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	183b      	adds	r3, r7, r0
 8001c44:	701a      	strb	r2, [r3, #0]

            // path currently: [target, ..., start] -> reverse to [start, ..., target]
            for (int8_t i = 0; i < plen / 2; i++)
 8001c46:	2337      	movs	r3, #55	@ 0x37
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	e060      	b.n	8001d12 <to_prev_intersection+0x51e>
            {
                int tx0 = path[i][0];
 8001c50:	2037      	movs	r0, #55	@ 0x37
 8001c52:	183b      	adds	r3, r7, r0
 8001c54:	2200      	movs	r2, #0
 8001c56:	569a      	ldrsb	r2, [r3, r2]
 8001c58:	240c      	movs	r4, #12
 8001c5a:	193b      	adds	r3, r7, r4
 8001c5c:	0052      	lsls	r2, r2, #1
 8001c5e:	56d3      	ldrsb	r3, [r2, r3]
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
                int ty0 = path[i][1];
 8001c62:	183b      	adds	r3, r7, r0
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	b25b      	sxtb	r3, r3
 8001c68:	193a      	adds	r2, r7, r4
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	18d3      	adds	r3, r2, r3
 8001c6e:	3301      	adds	r3, #1
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	b25b      	sxtb	r3, r3
 8001c74:	623b      	str	r3, [r7, #32]
                path[i][0] = path[plen - 1 - i][0];
 8001c76:	2545      	movs	r5, #69	@ 0x45
 8001c78:	197b      	adds	r3, r7, r5
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	1e5a      	subs	r2, r3, #1
 8001c80:	183b      	adds	r3, r7, r0
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b25b      	sxtb	r3, r3
 8001c86:	1ad1      	subs	r1, r2, r3
 8001c88:	183b      	adds	r3, r7, r0
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	569a      	ldrsb	r2, [r3, r2]
 8001c8e:	193b      	adds	r3, r7, r4
 8001c90:	0049      	lsls	r1, r1, #1
 8001c92:	56c9      	ldrsb	r1, [r1, r3]
 8001c94:	193b      	adds	r3, r7, r4
 8001c96:	0052      	lsls	r2, r2, #1
 8001c98:	54d1      	strb	r1, [r2, r3]
                path[i][1] = path[plen - 1 - i][1];
 8001c9a:	197b      	adds	r3, r7, r5
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	1e5a      	subs	r2, r3, #1
 8001ca2:	183b      	adds	r3, r7, r0
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	b25b      	sxtb	r3, r3
 8001ca8:	1ad2      	subs	r2, r2, r3
 8001caa:	183b      	adds	r3, r7, r0
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	1939      	adds	r1, r7, r4
 8001cb2:	0052      	lsls	r2, r2, #1
 8001cb4:	188a      	adds	r2, r1, r2
 8001cb6:	3201      	adds	r2, #1
 8001cb8:	2100      	movs	r1, #0
 8001cba:	5651      	ldrsb	r1, [r2, r1]
 8001cbc:	193a      	adds	r2, r7, r4
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	18d3      	adds	r3, r2, r3
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	1c0a      	adds	r2, r1, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
                path[plen - 1 - i][0] = tx0;
 8001cc8:	197b      	adds	r3, r7, r5
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b25b      	sxtb	r3, r3
 8001cce:	1e5a      	subs	r2, r3, #1
 8001cd0:	183b      	adds	r3, r7, r0
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	b25b      	sxtb	r3, r3
 8001cd6:	1ad2      	subs	r2, r2, r3
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cda:	b259      	sxtb	r1, r3
 8001cdc:	193b      	adds	r3, r7, r4
 8001cde:	0052      	lsls	r2, r2, #1
 8001ce0:	54d1      	strb	r1, [r2, r3]
                path[plen - 1 - i][1] = ty0;
 8001ce2:	197b      	adds	r3, r7, r5
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	b25b      	sxtb	r3, r3
 8001ce8:	1e5a      	subs	r2, r3, #1
 8001cea:	183b      	adds	r3, r7, r0
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	6a3a      	ldr	r2, [r7, #32]
 8001cf4:	b251      	sxtb	r1, r2
 8001cf6:	193a      	adds	r2, r7, r4
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	18d3      	adds	r3, r2, r3
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	1c0a      	adds	r2, r1, #0
 8001d00:	701a      	strb	r2, [r3, #0]
            for (int8_t i = 0; i < plen / 2; i++)
 8001d02:	183b      	adds	r3, r7, r0
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	b25b      	sxtb	r3, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	183b      	adds	r3, r7, r0
 8001d10:	701a      	strb	r2, [r3, #0]
 8001d12:	2345      	movs	r3, #69	@ 0x45
 8001d14:	18fb      	adds	r3, r7, r3
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	b25b      	sxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	da00      	bge.n	8001d20 <to_prev_intersection+0x52c>
 8001d1e:	3301      	adds	r3, #1
 8001d20:	105b      	asrs	r3, r3, #1
 8001d22:	b25b      	sxtb	r3, r3
 8001d24:	2237      	movs	r2, #55	@ 0x37
 8001d26:	18ba      	adds	r2, r7, r2
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	b252      	sxtb	r2, r2
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	db8f      	blt.n	8001c50 <to_prev_intersection+0x45c>
            }

            // follow path from current -> intersection
            for (int8_t i = 1; i < plen; i++)
 8001d30:	2336      	movs	r3, #54	@ 0x36
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
 8001d38:	e1e3      	b.n	8002102 <to_prev_intersection+0x90e>
            {
                int8_t sx = path[i - 1][0];
 8001d3a:	2036      	movs	r0, #54	@ 0x36
 8001d3c:	183b      	adds	r3, r7, r0
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b25b      	sxtb	r3, r3
 8001d42:	1e59      	subs	r1, r3, #1
 8001d44:	252d      	movs	r5, #45	@ 0x2d
 8001d46:	197b      	adds	r3, r7, r5
 8001d48:	240c      	movs	r4, #12
 8001d4a:	193a      	adds	r2, r7, r4
 8001d4c:	0049      	lsls	r1, r1, #1
 8001d4e:	5c8a      	ldrb	r2, [r1, r2]
 8001d50:	701a      	strb	r2, [r3, #0]
                int8_t sy = path[i - 1][1];
 8001d52:	183b      	adds	r3, r7, r0
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	b25b      	sxtb	r3, r3
 8001d58:	1e5a      	subs	r2, r3, #1
 8001d5a:	262c      	movs	r6, #44	@ 0x2c
 8001d5c:	19bb      	adds	r3, r7, r6
 8001d5e:	1939      	adds	r1, r7, r4
 8001d60:	0052      	lsls	r2, r2, #1
 8001d62:	188a      	adds	r2, r1, r2
 8001d64:	3201      	adds	r2, #1
 8001d66:	7812      	ldrb	r2, [r2, #0]
 8001d68:	701a      	strb	r2, [r3, #0]
                int8_t dx = path[i][0];
 8001d6a:	183b      	adds	r3, r7, r0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	5659      	ldrsb	r1, [r3, r1]
 8001d70:	232b      	movs	r3, #43	@ 0x2b
 8001d72:	18fb      	adds	r3, r7, r3
 8001d74:	193a      	adds	r2, r7, r4
 8001d76:	0049      	lsls	r1, r1, #1
 8001d78:	5c8a      	ldrb	r2, [r1, r2]
 8001d7a:	701a      	strb	r2, [r3, #0]
                int8_t dy = path[i][1];
 8001d7c:	183b      	adds	r3, r7, r0
 8001d7e:	2200      	movs	r2, #0
 8001d80:	569a      	ldrsb	r2, [r3, r2]
 8001d82:	202a      	movs	r0, #42	@ 0x2a
 8001d84:	183b      	adds	r3, r7, r0
 8001d86:	1939      	adds	r1, r7, r4
 8001d88:	0052      	lsls	r2, r2, #1
 8001d8a:	188a      	adds	r2, r1, r2
 8001d8c:	3201      	adds	r2, #1
 8001d8e:	7812      	ldrb	r2, [r2, #0]
 8001d90:	701a      	strb	r2, [r3, #0]

                // determine required absolute direction
                char need = 'N';
 8001d92:	2135      	movs	r1, #53	@ 0x35
 8001d94:	187b      	adds	r3, r7, r1
 8001d96:	224e      	movs	r2, #78	@ 0x4e
 8001d98:	701a      	strb	r2, [r3, #0]
                if (dx == sx && dy == sy + 1)
 8001d9a:	232b      	movs	r3, #43	@ 0x2b
 8001d9c:	18fa      	adds	r2, r7, r3
 8001d9e:	197b      	adds	r3, r7, r5
 8001da0:	7812      	ldrb	r2, [r2, #0]
 8001da2:	b252      	sxtb	r2, r2
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	b25b      	sxtb	r3, r3
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d10c      	bne.n	8001dc6 <to_prev_intersection+0x5d2>
 8001dac:	183b      	adds	r3, r7, r0
 8001dae:	2200      	movs	r2, #0
 8001db0:	569a      	ldrsb	r2, [r3, r2]
 8001db2:	19bb      	adds	r3, r7, r6
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	3301      	adds	r3, #1
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d103      	bne.n	8001dc6 <to_prev_intersection+0x5d2>
                    need = 'N';
 8001dbe:	187b      	adds	r3, r7, r1
 8001dc0:	224e      	movs	r2, #78	@ 0x4e
 8001dc2:	701a      	strb	r2, [r3, #0]
 8001dc4:	e04c      	b.n	8001e60 <to_prev_intersection+0x66c>
                else if (dx == sx + 1 && dy == sy)
 8001dc6:	232b      	movs	r3, #43	@ 0x2b
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	2200      	movs	r2, #0
 8001dcc:	569a      	ldrsb	r2, [r3, r2]
 8001dce:	232d      	movs	r3, #45	@ 0x2d
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	b25b      	sxtb	r3, r3
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d10e      	bne.n	8001dfa <to_prev_intersection+0x606>
 8001ddc:	232a      	movs	r3, #42	@ 0x2a
 8001dde:	18fa      	adds	r2, r7, r3
 8001de0:	232c      	movs	r3, #44	@ 0x2c
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	7812      	ldrb	r2, [r2, #0]
 8001de6:	b252      	sxtb	r2, r2
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b25b      	sxtb	r3, r3
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d104      	bne.n	8001dfa <to_prev_intersection+0x606>
                    need = 'E';
 8001df0:	2335      	movs	r3, #53	@ 0x35
 8001df2:	18fb      	adds	r3, r7, r3
 8001df4:	2245      	movs	r2, #69	@ 0x45
 8001df6:	701a      	strb	r2, [r3, #0]
 8001df8:	e032      	b.n	8001e60 <to_prev_intersection+0x66c>
                else if (dx == sx && dy == sy - 1)
 8001dfa:	232b      	movs	r3, #43	@ 0x2b
 8001dfc:	18fa      	adds	r2, r7, r3
 8001dfe:	232d      	movs	r3, #45	@ 0x2d
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	7812      	ldrb	r2, [r2, #0]
 8001e04:	b252      	sxtb	r2, r2
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	b25b      	sxtb	r3, r3
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d10f      	bne.n	8001e2e <to_prev_intersection+0x63a>
 8001e0e:	232a      	movs	r3, #42	@ 0x2a
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	2200      	movs	r2, #0
 8001e14:	569a      	ldrsb	r2, [r3, r2]
 8001e16:	232c      	movs	r3, #44	@ 0x2c
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d104      	bne.n	8001e2e <to_prev_intersection+0x63a>
                    need = 'S';
 8001e24:	2335      	movs	r3, #53	@ 0x35
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	2253      	movs	r2, #83	@ 0x53
 8001e2a:	701a      	strb	r2, [r3, #0]
 8001e2c:	e018      	b.n	8001e60 <to_prev_intersection+0x66c>
                else if (dx == sx - 1 && dy == sy)
 8001e2e:	232b      	movs	r3, #43	@ 0x2b
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2200      	movs	r2, #0
 8001e34:	569a      	ldrsb	r2, [r3, r2]
 8001e36:	232d      	movs	r3, #45	@ 0x2d
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	b25b      	sxtb	r3, r3
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d10d      	bne.n	8001e60 <to_prev_intersection+0x66c>
 8001e44:	232a      	movs	r3, #42	@ 0x2a
 8001e46:	18fa      	adds	r2, r7, r3
 8001e48:	232c      	movs	r3, #44	@ 0x2c
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	7812      	ldrb	r2, [r2, #0]
 8001e4e:	b252      	sxtb	r2, r2
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	b25b      	sxtb	r3, r3
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d103      	bne.n	8001e60 <to_prev_intersection+0x66c>
                    need = 'W';
 8001e58:	2335      	movs	r3, #53	@ 0x35
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	2257      	movs	r2, #87	@ 0x57
 8001e5e:	701a      	strb	r2, [r3, #0]

                // verify that planned step is not blocked by a wall in the map
                int8_t blocked = 0;
 8001e60:	2434      	movs	r4, #52	@ 0x34
 8001e62:	193b      	adds	r3, r7, r4
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]
                if (need == 'N' && maze->cells[sx][sy].wallFront)
 8001e68:	2335      	movs	r3, #53	@ 0x35
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001e70:	d119      	bne.n	8001ea6 <to_prev_intersection+0x6b2>
 8001e72:	232d      	movs	r3, #45	@ 0x2d
 8001e74:	18fb      	adds	r3, r7, r3
 8001e76:	2100      	movs	r1, #0
 8001e78:	5659      	ldrsb	r1, [r3, r1]
 8001e7a:	232c      	movs	r3, #44	@ 0x2c
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b25b      	sxtb	r3, r3
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	001a      	movs	r2, r3
 8001e86:	00d2      	lsls	r2, r2, #3
 8001e88:	18d2      	adds	r2, r2, r3
 8001e8a:	000b      	movs	r3, r1
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	185b      	adds	r3, r3, r1
 8001e90:	00d9      	lsls	r1, r3, #3
 8001e92:	185b      	adds	r3, r3, r1
 8001e94:	18d3      	adds	r3, r2, r3
 8001e96:	18c3      	adds	r3, r0, r3
 8001e98:	3302      	adds	r3, #2
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d002      	beq.n	8001ea6 <to_prev_intersection+0x6b2>
                    blocked = 1;
 8001ea0:	193b      	adds	r3, r7, r4
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	701a      	strb	r2, [r3, #0]
                if (need == 'E' && maze->cells[sx][sy].wallRight)
 8001ea6:	2335      	movs	r3, #53	@ 0x35
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b45      	cmp	r3, #69	@ 0x45
 8001eae:	d11a      	bne.n	8001ee6 <to_prev_intersection+0x6f2>
 8001eb0:	232d      	movs	r3, #45	@ 0x2d
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	5659      	ldrsb	r1, [r3, r1]
 8001eb8:	232c      	movs	r3, #44	@ 0x2c
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b25b      	sxtb	r3, r3
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	001a      	movs	r2, r3
 8001ec4:	00d2      	lsls	r2, r2, #3
 8001ec6:	18d2      	adds	r2, r2, r3
 8001ec8:	000b      	movs	r3, r1
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	185b      	adds	r3, r3, r1
 8001ece:	00d9      	lsls	r1, r3, #3
 8001ed0:	185b      	adds	r3, r3, r1
 8001ed2:	18d3      	adds	r3, r2, r3
 8001ed4:	18c3      	adds	r3, r0, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <to_prev_intersection+0x6f2>
                    blocked = 1;
 8001ede:	2334      	movs	r3, #52	@ 0x34
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]
                if (need == 'S' && maze->cells[sx][sy].wallBack)
 8001ee6:	2335      	movs	r3, #53	@ 0x35
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b53      	cmp	r3, #83	@ 0x53
 8001eee:	d11a      	bne.n	8001f26 <to_prev_intersection+0x732>
 8001ef0:	232d      	movs	r3, #45	@ 0x2d
 8001ef2:	18fb      	adds	r3, r7, r3
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	5659      	ldrsb	r1, [r3, r1]
 8001ef8:	232c      	movs	r3, #44	@ 0x2c
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	b25b      	sxtb	r3, r3
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	001a      	movs	r2, r3
 8001f04:	00d2      	lsls	r2, r2, #3
 8001f06:	18d2      	adds	r2, r2, r3
 8001f08:	000b      	movs	r3, r1
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	185b      	adds	r3, r3, r1
 8001f0e:	00d9      	lsls	r1, r3, #3
 8001f10:	185b      	adds	r3, r3, r1
 8001f12:	18d3      	adds	r3, r2, r3
 8001f14:	18c3      	adds	r3, r0, r3
 8001f16:	3303      	adds	r3, #3
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <to_prev_intersection+0x732>
                    blocked = 1;
 8001f1e:	2334      	movs	r3, #52	@ 0x34
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	2201      	movs	r2, #1
 8001f24:	701a      	strb	r2, [r3, #0]
                if (need == 'W' && maze->cells[sx][sy].wallLeft)
 8001f26:	2335      	movs	r3, #53	@ 0x35
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b57      	cmp	r3, #87	@ 0x57
 8001f2e:	d118      	bne.n	8001f62 <to_prev_intersection+0x76e>
 8001f30:	232d      	movs	r3, #45	@ 0x2d
 8001f32:	18fb      	adds	r3, r7, r3
 8001f34:	2100      	movs	r1, #0
 8001f36:	5659      	ldrsb	r1, [r3, r1]
 8001f38:	232c      	movs	r3, #44	@ 0x2c
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	b25b      	sxtb	r3, r3
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	001a      	movs	r2, r3
 8001f44:	00d2      	lsls	r2, r2, #3
 8001f46:	18d2      	adds	r2, r2, r3
 8001f48:	000b      	movs	r3, r1
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	185b      	adds	r3, r3, r1
 8001f4e:	00d9      	lsls	r1, r3, #3
 8001f50:	185b      	adds	r3, r3, r1
 8001f52:	18d3      	adds	r3, r2, r3
 8001f54:	5c1b      	ldrb	r3, [r3, r0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <to_prev_intersection+0x76e>
                    blocked = 1;
 8001f5a:	2334      	movs	r3, #52	@ 0x34
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
                if (blocked==1)
 8001f62:	2334      	movs	r3, #52	@ 0x34
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	b25b      	sxtb	r3, r3
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d148      	bne.n	8002000 <to_prev_intersection+0x80c>
                {
                    // cleanup and abort
                    for (int8_t ii = 0; ii < maze_x_len; ii++)
 8001f6e:	2333      	movs	r3, #51	@ 0x33
 8001f70:	18fb      	adds	r3, r7, r3
 8001f72:	2200      	movs	r2, #0
 8001f74:	701a      	strb	r2, [r3, #0]
 8001f76:	e031      	b.n	8001fdc <to_prev_intersection+0x7e8>
                        for (int8_t jj = 0; jj < maze_y_len; jj++)
 8001f78:	2332      	movs	r3, #50	@ 0x32
 8001f7a:	18fb      	adds	r3, r7, r3
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
 8001f80:	e01d      	b.n	8001fbe <to_prev_intersection+0x7ca>
                            maze->cells[ii][jj].bfs_visited = 0;
 8001f82:	2333      	movs	r3, #51	@ 0x33
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	2100      	movs	r1, #0
 8001f88:	5659      	ldrsb	r1, [r3, r1]
 8001f8a:	2432      	movs	r4, #50	@ 0x32
 8001f8c:	193b      	adds	r3, r7, r4
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	b25b      	sxtb	r3, r3
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	001a      	movs	r2, r3
 8001f96:	00d2      	lsls	r2, r2, #3
 8001f98:	18d2      	adds	r2, r2, r3
 8001f9a:	000b      	movs	r3, r1
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	185b      	adds	r3, r3, r1
 8001fa0:	00d9      	lsls	r1, r3, #3
 8001fa2:	185b      	adds	r3, r3, r1
 8001fa4:	18d3      	adds	r3, r2, r3
 8001fa6:	18c3      	adds	r3, r0, r3
 8001fa8:	3305      	adds	r3, #5
 8001faa:	2200      	movs	r2, #0
 8001fac:	701a      	strb	r2, [r3, #0]
                        for (int8_t jj = 0; jj < maze_y_len; jj++)
 8001fae:	193b      	adds	r3, r7, r4
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b25b      	sxtb	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	193b      	adds	r3, r7, r4
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	2332      	movs	r3, #50	@ 0x32
 8001fc0:	18fb      	adds	r3, r7, r3
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b25b      	sxtb	r3, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	dddb      	ble.n	8001f82 <to_prev_intersection+0x78e>
                    for (int8_t ii = 0; ii < maze_x_len; ii++)
 8001fca:	2133      	movs	r1, #51	@ 0x33
 8001fcc:	187b      	adds	r3, r7, r1
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	701a      	strb	r2, [r3, #0]
 8001fdc:	2333      	movs	r3, #51	@ 0x33
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b25b      	sxtb	r3, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	ddc7      	ble.n	8001f78 <to_prev_intersection+0x784>
                    maze->q_f = -1;
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	2393      	movs	r3, #147	@ 0x93
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	21ff      	movs	r1, #255	@ 0xff
 8001ff0:	54d1      	strb	r1, [r2, r3]
                    maze->q_r = -1;
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	2326      	movs	r3, #38	@ 0x26
 8001ff6:	33ff      	adds	r3, #255	@ 0xff
 8001ff8:	21ff      	movs	r1, #255	@ 0xff
 8001ffa:	54d1      	strb	r1, [r2, r3]
                    return;
 8001ffc:	f000 fcec 	bl	80029d8 <to_prev_intersection+0x11e4>
                }

                // turn to required direction using minimal turns
                if (maze->orient == need)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	225b      	movs	r2, #91	@ 0x5b
 8002004:	5c9b      	ldrb	r3, [r3, r2]
 8002006:	2135      	movs	r1, #53	@ 0x35
 8002008:	187a      	adds	r2, r7, r1
 800200a:	7812      	ldrb	r2, [r2, #0]
 800200c:	429a      	cmp	r2, r3
 800200e:	d100      	bne.n	8002012 <to_prev_intersection+0x81e>
 8002010:	e068      	b.n	80020e4 <to_prev_intersection+0x8f0>
                {
                    // nothing
                }
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	225b      	movs	r2, #91	@ 0x5b
 8002016:	5c9b      	ldrb	r3, [r3, r2]
 8002018:	2b4e      	cmp	r3, #78	@ 0x4e
 800201a:	d103      	bne.n	8002024 <to_prev_intersection+0x830>
 800201c:	187b      	adds	r3, r7, r1
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b53      	cmp	r3, #83	@ 0x53
 8002022:	d01d      	beq.n	8002060 <to_prev_intersection+0x86c>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	225b      	movs	r2, #91	@ 0x5b
 8002028:	5c9b      	ldrb	r3, [r3, r2]
 800202a:	2b53      	cmp	r3, #83	@ 0x53
 800202c:	d104      	bne.n	8002038 <to_prev_intersection+0x844>
 800202e:	2335      	movs	r3, #53	@ 0x35
 8002030:	18fb      	adds	r3, r7, r3
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b4e      	cmp	r3, #78	@ 0x4e
 8002036:	d013      	beq.n	8002060 <to_prev_intersection+0x86c>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	225b      	movs	r2, #91	@ 0x5b
 800203c:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 800203e:	2b45      	cmp	r3, #69	@ 0x45
 8002040:	d104      	bne.n	800204c <to_prev_intersection+0x858>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8002042:	2335      	movs	r3, #53	@ 0x35
 8002044:	18fb      	adds	r3, r7, r3
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b57      	cmp	r3, #87	@ 0x57
 800204a:	d009      	beq.n	8002060 <to_prev_intersection+0x86c>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	225b      	movs	r2, #91	@ 0x5b
 8002050:	5c9b      	ldrb	r3, [r3, r2]
 8002052:	2b57      	cmp	r3, #87	@ 0x57
 8002054:	d111      	bne.n	800207a <to_prev_intersection+0x886>
 8002056:	2335      	movs	r3, #53	@ 0x35
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b45      	cmp	r3, #69	@ 0x45
 800205e:	d10c      	bne.n	800207a <to_prev_intersection+0x886>
                {
                    turn_left(maze,sim_maze);
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	0011      	movs	r1, r2
 8002066:	0018      	movs	r0, r3
 8002068:	f7ff facd 	bl	8001606 <turn_left>
                    turn_left(maze,sim_maze);
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	0011      	movs	r1, r2
 8002072:	0018      	movs	r0, r3
 8002074:	f7ff fac7 	bl	8001606 <turn_left>
 8002078:	e034      	b.n	80020e4 <to_prev_intersection+0x8f0>
                }
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	225b      	movs	r2, #91	@ 0x5b
 800207e:	5c9b      	ldrb	r3, [r3, r2]
 8002080:	2b4e      	cmp	r3, #78	@ 0x4e
 8002082:	d104      	bne.n	800208e <to_prev_intersection+0x89a>
 8002084:	2335      	movs	r3, #53	@ 0x35
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b57      	cmp	r3, #87	@ 0x57
 800208c:	d01d      	beq.n	80020ca <to_prev_intersection+0x8d6>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	225b      	movs	r2, #91	@ 0x5b
 8002092:	5c9b      	ldrb	r3, [r3, r2]
 8002094:	2b57      	cmp	r3, #87	@ 0x57
 8002096:	d104      	bne.n	80020a2 <to_prev_intersection+0x8ae>
 8002098:	2335      	movs	r3, #53	@ 0x35
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b53      	cmp	r3, #83	@ 0x53
 80020a0:	d013      	beq.n	80020ca <to_prev_intersection+0x8d6>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	225b      	movs	r2, #91	@ 0x5b
 80020a6:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 80020a8:	2b53      	cmp	r3, #83	@ 0x53
 80020aa:	d104      	bne.n	80020b6 <to_prev_intersection+0x8c2>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 80020ac:	2335      	movs	r3, #53	@ 0x35
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b45      	cmp	r3, #69	@ 0x45
 80020b4:	d009      	beq.n	80020ca <to_prev_intersection+0x8d6>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	225b      	movs	r2, #91	@ 0x5b
 80020ba:	5c9b      	ldrb	r3, [r3, r2]
 80020bc:	2b45      	cmp	r3, #69	@ 0x45
 80020be:	d10b      	bne.n	80020d8 <to_prev_intersection+0x8e4>
 80020c0:	2335      	movs	r3, #53	@ 0x35
 80020c2:	18fb      	adds	r3, r7, r3
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	2b4e      	cmp	r3, #78	@ 0x4e
 80020c8:	d106      	bne.n	80020d8 <to_prev_intersection+0x8e4>
                {
                    turn_left(maze,sim_maze);
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	0011      	movs	r1, r2
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7ff fa98 	bl	8001606 <turn_left>
 80020d6:	e005      	b.n	80020e4 <to_prev_intersection+0x8f0>
                }
                else
                {
                    turn_right(maze,sim_maze);
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	0011      	movs	r1, r2
 80020de:	0018      	movs	r0, r3
 80020e0:	f7ff fac9 	bl	8001676 <turn_right>
                }

                // move forward one step
                move_forward(maze,sim_maze);
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	0011      	movs	r1, r2
 80020ea:	0018      	movs	r0, r3
 80020ec:	f7ff fa3b 	bl	8001566 <move_forward>
            for (int8_t i = 1; i < plen; i++)
 80020f0:	2136      	movs	r1, #54	@ 0x36
 80020f2:	187b      	adds	r3, r7, r1
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3301      	adds	r3, #1
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	187b      	adds	r3, r7, r1
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	2336      	movs	r3, #54	@ 0x36
 8002104:	18fa      	adds	r2, r7, r3
 8002106:	2345      	movs	r3, #69	@ 0x45
 8002108:	18fb      	adds	r3, r7, r3
 800210a:	7812      	ldrb	r2, [r2, #0]
 800210c:	b252      	sxtb	r2, r2
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	b25b      	sxtb	r3, r3
 8002112:	429a      	cmp	r2, r3
 8002114:	da00      	bge.n	8002118 <to_prev_intersection+0x924>
 8002116:	e610      	b.n	8001d3a <to_prev_intersection+0x546>
            }

            // cleanup bfs_visited flags and queue pointers
            for (int8_t i = 0; i < maze_x_len; i++)
 8002118:	2331      	movs	r3, #49	@ 0x31
 800211a:	18fb      	adds	r3, r7, r3
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
 8002120:	e031      	b.n	8002186 <to_prev_intersection+0x992>
                for (int8_t j = 0; j < maze_y_len; j++)
 8002122:	2330      	movs	r3, #48	@ 0x30
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	2200      	movs	r2, #0
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	e01d      	b.n	8002168 <to_prev_intersection+0x974>
                    maze->cells[i][j].bfs_visited = 0;
 800212c:	2331      	movs	r3, #49	@ 0x31
 800212e:	18fb      	adds	r3, r7, r3
 8002130:	2100      	movs	r1, #0
 8002132:	5659      	ldrsb	r1, [r3, r1]
 8002134:	2430      	movs	r4, #48	@ 0x30
 8002136:	193b      	adds	r3, r7, r4
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	b25b      	sxtb	r3, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	001a      	movs	r2, r3
 8002140:	00d2      	lsls	r2, r2, #3
 8002142:	18d2      	adds	r2, r2, r3
 8002144:	000b      	movs	r3, r1
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	185b      	adds	r3, r3, r1
 800214a:	00d9      	lsls	r1, r3, #3
 800214c:	185b      	adds	r3, r3, r1
 800214e:	18d3      	adds	r3, r2, r3
 8002150:	18c3      	adds	r3, r0, r3
 8002152:	3305      	adds	r3, #5
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
                for (int8_t j = 0; j < maze_y_len; j++)
 8002158:	193b      	adds	r3, r7, r4
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b25b      	sxtb	r3, r3
 800215e:	b2db      	uxtb	r3, r3
 8002160:	3301      	adds	r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	193b      	adds	r3, r7, r4
 8002166:	701a      	strb	r2, [r3, #0]
 8002168:	2330      	movs	r3, #48	@ 0x30
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b25b      	sxtb	r3, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	dddb      	ble.n	800212c <to_prev_intersection+0x938>
            for (int8_t i = 0; i < maze_x_len; i++)
 8002174:	2131      	movs	r1, #49	@ 0x31
 8002176:	187b      	adds	r3, r7, r1
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	b25b      	sxtb	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	3301      	adds	r3, #1
 8002180:	b2da      	uxtb	r2, r3
 8002182:	187b      	adds	r3, r7, r1
 8002184:	701a      	strb	r2, [r3, #0]
 8002186:	2331      	movs	r3, #49	@ 0x31
 8002188:	18fb      	adds	r3, r7, r3
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b25b      	sxtb	r3, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	ddc7      	ble.n	8002122 <to_prev_intersection+0x92e>

            maze->q_f = -1;
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	2393      	movs	r3, #147	@ 0x93
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	21ff      	movs	r1, #255	@ 0xff
 800219a:	54d1      	strb	r1, [r2, r3]
            maze->q_r = -1;
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	2326      	movs	r3, #38	@ 0x26
 80021a0:	33ff      	adds	r3, #255	@ 0xff
 80021a2:	21ff      	movs	r1, #255	@ 0xff
 80021a4:	54d1      	strb	r1, [r2, r3]

            // pop this intersection from stack
            maze->n_ways = 0;
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	232a      	movs	r3, #42	@ 0x2a
 80021aa:	33ff      	adds	r3, #255	@ 0xff
 80021ac:	2100      	movs	r1, #0
 80021ae:	54d1      	strb	r1, [r2, r3]
            maze->n_visited = 0;
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	2395      	movs	r3, #149	@ 0x95
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2100      	movs	r1, #0
 80021b8:	54d1      	strb	r1, [r2, r3]
            if (SIM_wall_front(sim_maze)==0)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7fe fc3b 	bl	8000a38 <SIM_wall_front>
 80021c2:	1e03      	subs	r3, r0, #0
 80021c4:	d141      	bne.n	800224a <to_prev_intersection+0xa56>
            {
                maze->n_ways++;
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	232a      	movs	r3, #42	@ 0x2a
 80021ca:	33ff      	adds	r3, #255	@ 0xff
 80021cc:	56d3      	ldrsb	r3, [r2, r3]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	3301      	adds	r3, #1
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	b259      	sxtb	r1, r3
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	232a      	movs	r3, #42	@ 0x2a
 80021da:	33ff      	adds	r3, #255	@ 0xff
 80021dc:	54d1      	strb	r1, [r2, r3]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_x_len &&
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2255      	movs	r2, #85	@ 0x55
 80021e2:	569b      	ldrsb	r3, [r3, r2]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	db30      	blt.n	800224a <to_prev_intersection+0xa56>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2255      	movs	r2, #85	@ 0x55
 80021ec:	569b      	ldrsb	r3, [r3, r2]
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	dc2b      	bgt.n	800224a <to_prev_intersection+0xa56>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2256      	movs	r2, #86	@ 0x56
 80021f6:	569b      	ldrsb	r3, [r3, r2]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_x_len &&
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	db26      	blt.n	800224a <to_prev_intersection+0xa56>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2256      	movs	r2, #86	@ 0x56
 8002200:	569b      	ldrsb	r3, [r3, r2]
 8002202:	2b02      	cmp	r3, #2
 8002204:	dc21      	bgt.n	800224a <to_prev_intersection+0xa56>
                    maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2255      	movs	r2, #85	@ 0x55
 800220a:	569b      	ldrsb	r3, [r3, r2]
 800220c:	0018      	movs	r0, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2256      	movs	r2, #86	@ 0x56
 8002212:	569b      	ldrsb	r3, [r3, r2]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	001a      	movs	r2, r3
 8002218:	00d2      	lsls	r2, r2, #3
 800221a:	18d2      	adds	r2, r2, r3
 800221c:	0003      	movs	r3, r0
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	181b      	adds	r3, r3, r0
 8002222:	00d8      	lsls	r0, r3, #3
 8002224:	181b      	adds	r3, r3, r0
 8002226:	18d3      	adds	r3, r2, r3
 8002228:	18cb      	adds	r3, r1, r3
 800222a:	3304      	adds	r3, #4
 800222c:	781b      	ldrb	r3, [r3, #0]
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00b      	beq.n	800224a <to_prev_intersection+0xa56>
                    maze->n_visited++;
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	2395      	movs	r3, #149	@ 0x95
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	56d3      	ldrsb	r3, [r2, r3]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	3301      	adds	r3, #1
 800223e:	b2db      	uxtb	r3, r3
 8002240:	b259      	sxtb	r1, r3
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	2395      	movs	r3, #149	@ 0x95
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_left(sim_maze)==0)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	0018      	movs	r0, r3
 800224e:	f7fe fafd 	bl	800084c <SIM_wall_left>
 8002252:	1e03      	subs	r3, r0, #0
 8002254:	d141      	bne.n	80022da <to_prev_intersection+0xae6>
            {
                maze->n_ways++;
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	232a      	movs	r3, #42	@ 0x2a
 800225a:	33ff      	adds	r3, #255	@ 0xff
 800225c:	56d3      	ldrsb	r3, [r2, r3]
 800225e:	b2db      	uxtb	r3, r3
 8002260:	3301      	adds	r3, #1
 8002262:	b2db      	uxtb	r3, r3
 8002264:	b259      	sxtb	r1, r3
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	232a      	movs	r3, #42	@ 0x2a
 800226a:	33ff      	adds	r3, #255	@ 0xff
 800226c:	54d1      	strb	r1, [r2, r3]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2257      	movs	r2, #87	@ 0x57
 8002272:	569b      	ldrsb	r3, [r3, r2]
 8002274:	2b00      	cmp	r3, #0
 8002276:	db30      	blt.n	80022da <to_prev_intersection+0xae6>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2257      	movs	r2, #87	@ 0x57
 800227c:	569b      	ldrsb	r3, [r3, r2]
 800227e:	2b02      	cmp	r3, #2
 8002280:	dc2b      	bgt.n	80022da <to_prev_intersection+0xae6>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2258      	movs	r2, #88	@ 0x58
 8002286:	569b      	ldrsb	r3, [r3, r2]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002288:	2b00      	cmp	r3, #0
 800228a:	db26      	blt.n	80022da <to_prev_intersection+0xae6>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2258      	movs	r2, #88	@ 0x58
 8002290:	569b      	ldrsb	r3, [r3, r2]
 8002292:	2b02      	cmp	r3, #2
 8002294:	dc21      	bgt.n	80022da <to_prev_intersection+0xae6>
                    maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2257      	movs	r2, #87	@ 0x57
 800229a:	569b      	ldrsb	r3, [r3, r2]
 800229c:	0018      	movs	r0, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2258      	movs	r2, #88	@ 0x58
 80022a2:	569b      	ldrsb	r3, [r3, r2]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	001a      	movs	r2, r3
 80022a8:	00d2      	lsls	r2, r2, #3
 80022aa:	18d2      	adds	r2, r2, r3
 80022ac:	0003      	movs	r3, r0
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	181b      	adds	r3, r3, r0
 80022b2:	00d8      	lsls	r0, r3, #3
 80022b4:	181b      	adds	r3, r3, r0
 80022b6:	18d3      	adds	r3, r2, r3
 80022b8:	18cb      	adds	r3, r1, r3
 80022ba:	3304      	adds	r3, #4
 80022bc:	781b      	ldrb	r3, [r3, #0]
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00b      	beq.n	80022da <to_prev_intersection+0xae6>
                    maze->n_visited++;
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	2395      	movs	r3, #149	@ 0x95
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	56d3      	ldrsb	r3, [r2, r3]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	3301      	adds	r3, #1
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	b259      	sxtb	r1, r3
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	2395      	movs	r3, #149	@ 0x95
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_right(sim_maze)==0)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	0018      	movs	r0, r3
 80022de:	f7fe fb30 	bl	8000942 <SIM_wall_right>
 80022e2:	1e03      	subs	r3, r0, #0
 80022e4:	d141      	bne.n	800236a <to_prev_intersection+0xb76>
            {
                maze->n_ways++;
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	232a      	movs	r3, #42	@ 0x2a
 80022ea:	33ff      	adds	r3, #255	@ 0xff
 80022ec:	56d3      	ldrsb	r3, [r2, r3]
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	3301      	adds	r3, #1
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	b259      	sxtb	r1, r3
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	232a      	movs	r3, #42	@ 0x2a
 80022fa:	33ff      	adds	r3, #255	@ 0xff
 80022fc:	54d1      	strb	r1, [r2, r3]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2259      	movs	r2, #89	@ 0x59
 8002302:	569b      	ldrsb	r3, [r3, r2]
 8002304:	2b00      	cmp	r3, #0
 8002306:	db30      	blt.n	800236a <to_prev_intersection+0xb76>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2259      	movs	r2, #89	@ 0x59
 800230c:	569b      	ldrsb	r3, [r3, r2]
 800230e:	2b02      	cmp	r3, #2
 8002310:	dc2b      	bgt.n	800236a <to_prev_intersection+0xb76>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	225a      	movs	r2, #90	@ 0x5a
 8002316:	569b      	ldrsb	r3, [r3, r2]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002318:	2b00      	cmp	r3, #0
 800231a:	db26      	blt.n	800236a <to_prev_intersection+0xb76>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	225a      	movs	r2, #90	@ 0x5a
 8002320:	569b      	ldrsb	r3, [r3, r2]
 8002322:	2b02      	cmp	r3, #2
 8002324:	dc21      	bgt.n	800236a <to_prev_intersection+0xb76>
                    maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2259      	movs	r2, #89	@ 0x59
 800232a:	569b      	ldrsb	r3, [r3, r2]
 800232c:	0018      	movs	r0, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	225a      	movs	r2, #90	@ 0x5a
 8002332:	569b      	ldrsb	r3, [r3, r2]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	001a      	movs	r2, r3
 8002338:	00d2      	lsls	r2, r2, #3
 800233a:	18d2      	adds	r2, r2, r3
 800233c:	0003      	movs	r3, r0
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	181b      	adds	r3, r3, r0
 8002342:	00d8      	lsls	r0, r3, #3
 8002344:	181b      	adds	r3, r3, r0
 8002346:	18d3      	adds	r3, r2, r3
 8002348:	18cb      	adds	r3, r1, r3
 800234a:	3304      	adds	r3, #4
 800234c:	781b      	ldrb	r3, [r3, #0]
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00b      	beq.n	800236a <to_prev_intersection+0xb76>
                    maze->n_visited++;
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	2395      	movs	r3, #149	@ 0x95
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	56d3      	ldrsb	r3, [r2, r3]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	3301      	adds	r3, #1
 800235e:	b2db      	uxtb	r3, r3
 8002360:	b259      	sxtb	r1, r3
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	2395      	movs	r3, #149	@ 0x95
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	54d1      	strb	r1, [r2, r3]
            }
            if (maze->n_visited == maze->n_ways)
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	2395      	movs	r3, #149	@ 0x95
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	56d2      	ldrsb	r2, [r2, r3]
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	232a      	movs	r3, #42	@ 0x2a
 8002376:	33ff      	adds	r3, #255	@ 0xff
 8002378:	56cb      	ldrsb	r3, [r1, r3]
 800237a:	429a      	cmp	r2, r3
 800237c:	d000      	beq.n	8002380 <to_prev_intersection+0xb8c>
 800237e:	e32a      	b.n	80029d6 <to_prev_intersection+0x11e2>
            {
                maze->prev_removed[0] = maze->intersection_stack[maze->ISLen - 1][0];
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	22c0      	movs	r2, #192	@ 0xc0
 8002384:	569b      	ldrsb	r3, [r3, r2]
 8002386:	3b01      	subs	r3, #1
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	332c      	adds	r3, #44	@ 0x2c
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	18d3      	adds	r3, r2, r3
 8002390:	3304      	adds	r3, #4
 8002392:	2100      	movs	r1, #0
 8002394:	5659      	ldrsb	r1, [r3, r1]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	232c      	movs	r3, #44	@ 0x2c
 800239a:	33ff      	adds	r3, #255	@ 0xff
 800239c:	54d1      	strb	r1, [r2, r3]
                maze->prev_removed[1] = maze->intersection_stack[maze->ISLen - 1][1];
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	22c0      	movs	r2, #192	@ 0xc0
 80023a2:	569b      	ldrsb	r3, [r3, r2]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	215d      	movs	r1, #93	@ 0x5d
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	18d3      	adds	r3, r2, r3
 80023ae:	185b      	adds	r3, r3, r1
 80023b0:	2100      	movs	r1, #0
 80023b2:	5659      	ldrsb	r1, [r3, r1]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	2396      	movs	r3, #150	@ 0x96
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	54d1      	strb	r1, [r2, r3]
                maze->ISLen--;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	22c0      	movs	r2, #192	@ 0xc0
 80023c0:	569b      	ldrsb	r3, [r3, r2]
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	b259      	sxtb	r1, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	22c0      	movs	r2, #192	@ 0xc0
 80023ce:	5499      	strb	r1, [r3, r2]
            }
            return;
 80023d0:	e301      	b.n	80029d6 <to_prev_intersection+0x11e2>
        }

        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	2328      	movs	r3, #40	@ 0x28
 80023d6:	33ff      	adds	r3, #255	@ 0xff
 80023d8:	56d3      	ldrsb	r3, [r2, r3]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	dc00      	bgt.n	80023e0 <to_prev_intersection+0xbec>
 80023de:	e0b2      	b.n	8002546 <to_prev_intersection+0xd52>
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	2328      	movs	r3, #40	@ 0x28
 80023e4:	33ff      	adds	r3, #255	@ 0xff
 80023e6:	56d3      	ldrsb	r3, [r2, r3]
 80023e8:	0018      	movs	r0, r3
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	2394      	movs	r3, #148	@ 0x94
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	56d3      	ldrsb	r3, [r2, r3]
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	001a      	movs	r2, r3
 80023f6:	00d2      	lsls	r2, r2, #3
 80023f8:	18d2      	adds	r2, r2, r3
 80023fa:	0003      	movs	r3, r0
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	181b      	adds	r3, r3, r0
 8002400:	00d8      	lsls	r0, r3, #3
 8002402:	181b      	adds	r3, r3, r0
 8002404:	18d3      	adds	r3, r2, r3
 8002406:	5c5b      	ldrb	r3, [r3, r1]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d000      	beq.n	800240e <to_prev_intersection+0xc1a>
 800240c:	e09b      	b.n	8002546 <to_prev_intersection+0xd52>
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	2328      	movs	r3, #40	@ 0x28
 8002412:	33ff      	adds	r3, #255	@ 0xff
 8002414:	56d3      	ldrsb	r3, [r2, r3]
 8002416:	1e59      	subs	r1, r3, #1
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	2394      	movs	r3, #148	@ 0x94
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	56d3      	ldrsb	r3, [r2, r3]
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	001a      	movs	r2, r3
 8002424:	00d2      	lsls	r2, r2, #3
 8002426:	18d2      	adds	r2, r2, r3
 8002428:	000b      	movs	r3, r1
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	185b      	adds	r3, r3, r1
 800242e:	00d9      	lsls	r1, r3, #3
 8002430:	185b      	adds	r3, r3, r1
 8002432:	18d3      	adds	r3, r2, r3
 8002434:	18c3      	adds	r3, r0, r3
 8002436:	3305      	adds	r3, #5
 8002438:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 800243a:	2b00      	cmp	r3, #0
 800243c:	d000      	beq.n	8002440 <to_prev_intersection+0xc4c>
 800243e:	e082      	b.n	8002546 <to_prev_intersection+0xd52>
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].visited)
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	2328      	movs	r3, #40	@ 0x28
 8002444:	33ff      	adds	r3, #255	@ 0xff
 8002446:	56d3      	ldrsb	r3, [r2, r3]
 8002448:	1e59      	subs	r1, r3, #1
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	2394      	movs	r3, #148	@ 0x94
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	56d3      	ldrsb	r3, [r2, r3]
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	001a      	movs	r2, r3
 8002456:	00d2      	lsls	r2, r2, #3
 8002458:	18d2      	adds	r2, r2, r3
 800245a:	000b      	movs	r3, r1
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	185b      	adds	r3, r3, r1
 8002460:	00d9      	lsls	r1, r3, #3
 8002462:	185b      	adds	r3, r3, r1
 8002464:	18d3      	adds	r3, r2, r3
 8002466:	18c3      	adds	r3, r0, r3
 8002468:	3304      	adds	r3, #4
 800246a:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 800246c:	2b00      	cmp	r3, #0
 800246e:	d06a      	beq.n	8002546 <to_prev_intersection+0xd52>
        {
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	2328      	movs	r3, #40	@ 0x28
 8002474:	33ff      	adds	r3, #255	@ 0xff
 8002476:	56d3      	ldrsb	r3, [r2, r3]
 8002478:	1e59      	subs	r1, r3, #1
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	2394      	movs	r3, #148	@ 0x94
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	56d3      	ldrsb	r3, [r2, r3]
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	001a      	movs	r2, r3
 8002486:	00d2      	lsls	r2, r2, #3
 8002488:	18d2      	adds	r2, r2, r3
 800248a:	000b      	movs	r3, r1
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	185b      	adds	r3, r3, r1
 8002490:	00d9      	lsls	r1, r3, #3
 8002492:	185b      	adds	r3, r3, r1
 8002494:	18d3      	adds	r3, r2, r3
 8002496:	18c3      	adds	r3, r0, r3
 8002498:	3305      	adds	r3, #5
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	2328      	movs	r3, #40	@ 0x28
 80024a2:	33ff      	adds	r3, #255	@ 0xff
 80024a4:	56d3      	ldrsb	r3, [r2, r3]
 80024a6:	1e59      	subs	r1, r3, #1
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	2394      	movs	r3, #148	@ 0x94
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	56d3      	ldrsb	r3, [r2, r3]
 80024b0:	001c      	movs	r4, r3
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	2328      	movs	r3, #40	@ 0x28
 80024b6:	33ff      	adds	r3, #255	@ 0xff
 80024b8:	56d5      	ldrsb	r5, [r2, r3]
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	0022      	movs	r2, r4
 80024be:	00d2      	lsls	r2, r2, #3
 80024c0:	1912      	adds	r2, r2, r4
 80024c2:	000b      	movs	r3, r1
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	185b      	adds	r3, r3, r1
 80024c8:	00d9      	lsls	r1, r3, #3
 80024ca:	185b      	adds	r3, r3, r1
 80024cc:	18d3      	adds	r3, r2, r3
 80024ce:	18c3      	adds	r3, r0, r3
 80024d0:	3306      	adds	r3, #6
 80024d2:	1c2a      	adds	r2, r5, #0
 80024d4:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	2328      	movs	r3, #40	@ 0x28
 80024da:	33ff      	adds	r3, #255	@ 0xff
 80024dc:	56d3      	ldrsb	r3, [r2, r3]
 80024de:	1e59      	subs	r1, r3, #1
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	2394      	movs	r3, #148	@ 0x94
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	56d3      	ldrsb	r3, [r2, r3]
 80024e8:	001c      	movs	r4, r3
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	2394      	movs	r3, #148	@ 0x94
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	56d5      	ldrsb	r5, [r2, r3]
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	0022      	movs	r2, r4
 80024f6:	00d2      	lsls	r2, r2, #3
 80024f8:	1912      	adds	r2, r2, r4
 80024fa:	000b      	movs	r3, r1
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	185b      	adds	r3, r3, r1
 8002500:	00d9      	lsls	r1, r3, #3
 8002502:	185b      	adds	r3, r3, r1
 8002504:	18d3      	adds	r3, r2, r3
 8002506:	18c3      	adds	r3, r0, r3
 8002508:	3307      	adds	r3, #7
 800250a:	1c2a      	adds	r2, r5, #0
 800250c:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]--;
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	2328      	movs	r3, #40	@ 0x28
 8002512:	33ff      	adds	r3, #255	@ 0xff
 8002514:	56d3      	ldrsb	r3, [r2, r3]
 8002516:	b2db      	uxtb	r3, r3
 8002518:	3b01      	subs	r3, #1
 800251a:	b2db      	uxtb	r3, r3
 800251c:	b259      	sxtb	r1, r3
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	2328      	movs	r3, #40	@ 0x28
 8002522:	33ff      	adds	r3, #255	@ 0xff
 8002524:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	0018      	movs	r0, r3
 800252a:	f7ff f8dc 	bl	80016e6 <enq>
            maze->bfs_loc[0]++;
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	2328      	movs	r3, #40	@ 0x28
 8002532:	33ff      	adds	r3, #255	@ 0xff
 8002534:	56d3      	ldrsb	r3, [r2, r3]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	3301      	adds	r3, #1
 800253a:	b2db      	uxtb	r3, r3
 800253c:	b259      	sxtb	r1, r3
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	2328      	movs	r3, #40	@ 0x28
 8002542:	33ff      	adds	r3, #255	@ 0xff
 8002544:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] < maze_y_len-1 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	2394      	movs	r3, #148	@ 0x94
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	56d3      	ldrsb	r3, [r2, r3]
 800254e:	2b01      	cmp	r3, #1
 8002550:	dd00      	ble.n	8002554 <to_prev_intersection+0xd60>
 8002552:	e0b7      	b.n	80026c4 <to_prev_intersection+0xed0>
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	2328      	movs	r3, #40	@ 0x28
 8002558:	33ff      	adds	r3, #255	@ 0xff
 800255a:	56d3      	ldrsb	r3, [r2, r3]
 800255c:	0018      	movs	r0, r3
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	2394      	movs	r3, #148	@ 0x94
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	56d3      	ldrsb	r3, [r2, r3]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	001a      	movs	r2, r3
 800256a:	00d2      	lsls	r2, r2, #3
 800256c:	18d2      	adds	r2, r2, r3
 800256e:	0003      	movs	r3, r0
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	181b      	adds	r3, r3, r0
 8002574:	00d8      	lsls	r0, r3, #3
 8002576:	181b      	adds	r3, r3, r0
 8002578:	18d3      	adds	r3, r2, r3
 800257a:	18cb      	adds	r3, r1, r3
 800257c:	3302      	adds	r3, #2
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d000      	beq.n	8002586 <to_prev_intersection+0xd92>
 8002584:	e09e      	b.n	80026c4 <to_prev_intersection+0xed0>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	2328      	movs	r3, #40	@ 0x28
 800258a:	33ff      	adds	r3, #255	@ 0xff
 800258c:	56d3      	ldrsb	r3, [r2, r3]
 800258e:	0018      	movs	r0, r3
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	2394      	movs	r3, #148	@ 0x94
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	56d3      	ldrsb	r3, [r2, r3]
 8002598:	3301      	adds	r3, #1
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	001a      	movs	r2, r3
 800259e:	00d2      	lsls	r2, r2, #3
 80025a0:	18d2      	adds	r2, r2, r3
 80025a2:	0003      	movs	r3, r0
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	181b      	adds	r3, r3, r0
 80025a8:	00d8      	lsls	r0, r3, #3
 80025aa:	181b      	adds	r3, r3, r0
 80025ac:	18d3      	adds	r3, r2, r3
 80025ae:	18cb      	adds	r3, r1, r3
 80025b0:	3305      	adds	r3, #5
 80025b2:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] < maze_y_len-1 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d000      	beq.n	80025ba <to_prev_intersection+0xdc6>
 80025b8:	e084      	b.n	80026c4 <to_prev_intersection+0xed0>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].visited)
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	2328      	movs	r3, #40	@ 0x28
 80025be:	33ff      	adds	r3, #255	@ 0xff
 80025c0:	56d3      	ldrsb	r3, [r2, r3]
 80025c2:	0018      	movs	r0, r3
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	2394      	movs	r3, #148	@ 0x94
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	56d3      	ldrsb	r3, [r2, r3]
 80025cc:	3301      	adds	r3, #1
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	001a      	movs	r2, r3
 80025d2:	00d2      	lsls	r2, r2, #3
 80025d4:	18d2      	adds	r2, r2, r3
 80025d6:	0003      	movs	r3, r0
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	181b      	adds	r3, r3, r0
 80025dc:	00d8      	lsls	r0, r3, #3
 80025de:	181b      	adds	r3, r3, r0
 80025e0:	18d3      	adds	r3, r2, r3
 80025e2:	18cb      	adds	r3, r1, r3
 80025e4:	3304      	adds	r3, #4
 80025e6:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d06b      	beq.n	80026c4 <to_prev_intersection+0xed0>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited = 1;
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	2328      	movs	r3, #40	@ 0x28
 80025f0:	33ff      	adds	r3, #255	@ 0xff
 80025f2:	56d3      	ldrsb	r3, [r2, r3]
 80025f4:	0018      	movs	r0, r3
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	2394      	movs	r3, #148	@ 0x94
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	56d3      	ldrsb	r3, [r2, r3]
 80025fe:	3301      	adds	r3, #1
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	001a      	movs	r2, r3
 8002604:	00d2      	lsls	r2, r2, #3
 8002606:	18d2      	adds	r2, r2, r3
 8002608:	0003      	movs	r3, r0
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	181b      	adds	r3, r3, r0
 800260e:	00d8      	lsls	r0, r3, #3
 8002610:	181b      	adds	r3, r3, r0
 8002612:	18d3      	adds	r3, r2, r3
 8002614:	18cb      	adds	r3, r1, r3
 8002616:	3305      	adds	r3, #5
 8002618:	2201      	movs	r2, #1
 800261a:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[0] = maze->bfs_loc[0];
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	2328      	movs	r3, #40	@ 0x28
 8002620:	33ff      	adds	r3, #255	@ 0xff
 8002622:	56d3      	ldrsb	r3, [r2, r3]
 8002624:	0018      	movs	r0, r3
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	2394      	movs	r3, #148	@ 0x94
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	56d3      	ldrsb	r3, [r2, r3]
 800262e:	3301      	adds	r3, #1
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	2228      	movs	r2, #40	@ 0x28
 8002634:	32ff      	adds	r2, #255	@ 0xff
 8002636:	568c      	ldrsb	r4, [r1, r2]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	001a      	movs	r2, r3
 800263c:	00d2      	lsls	r2, r2, #3
 800263e:	18d2      	adds	r2, r2, r3
 8002640:	0003      	movs	r3, r0
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	181b      	adds	r3, r3, r0
 8002646:	00d8      	lsls	r0, r3, #3
 8002648:	181b      	adds	r3, r3, r0
 800264a:	18d3      	adds	r3, r2, r3
 800264c:	18cb      	adds	r3, r1, r3
 800264e:	3306      	adds	r3, #6
 8002650:	1c22      	adds	r2, r4, #0
 8002652:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[1] = maze->bfs_loc[1];
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	2328      	movs	r3, #40	@ 0x28
 8002658:	33ff      	adds	r3, #255	@ 0xff
 800265a:	56d3      	ldrsb	r3, [r2, r3]
 800265c:	0018      	movs	r0, r3
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	2394      	movs	r3, #148	@ 0x94
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	56d3      	ldrsb	r3, [r2, r3]
 8002666:	3301      	adds	r3, #1
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	2294      	movs	r2, #148	@ 0x94
 800266c:	0052      	lsls	r2, r2, #1
 800266e:	568c      	ldrsb	r4, [r1, r2]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	001a      	movs	r2, r3
 8002674:	00d2      	lsls	r2, r2, #3
 8002676:	18d2      	adds	r2, r2, r3
 8002678:	0003      	movs	r3, r0
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	181b      	adds	r3, r3, r0
 800267e:	00d8      	lsls	r0, r3, #3
 8002680:	181b      	adds	r3, r3, r0
 8002682:	18d3      	adds	r3, r2, r3
 8002684:	18cb      	adds	r3, r1, r3
 8002686:	3307      	adds	r3, #7
 8002688:	1c22      	adds	r2, r4, #0
 800268a:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]++;
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	2394      	movs	r3, #148	@ 0x94
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	56d3      	ldrsb	r3, [r2, r3]
 8002694:	b2db      	uxtb	r3, r3
 8002696:	3301      	adds	r3, #1
 8002698:	b2db      	uxtb	r3, r3
 800269a:	b259      	sxtb	r1, r3
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	2394      	movs	r3, #148	@ 0x94
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7ff f81d 	bl	80016e6 <enq>
            maze->bfs_loc[1]--;
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	2394      	movs	r3, #148	@ 0x94
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	56d3      	ldrsb	r3, [r2, r3]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	3b01      	subs	r3, #1
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	b259      	sxtb	r1, r3
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	2394      	movs	r3, #148	@ 0x94
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[0] < maze_x_len-1 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	2328      	movs	r3, #40	@ 0x28
 80026c8:	33ff      	adds	r3, #255	@ 0xff
 80026ca:	56d3      	ldrsb	r3, [r2, r3]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	dd00      	ble.n	80026d2 <to_prev_intersection+0xede>
 80026d0:	e0b4      	b.n	800283c <to_prev_intersection+0x1048>
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	2328      	movs	r3, #40	@ 0x28
 80026d6:	33ff      	adds	r3, #255	@ 0xff
 80026d8:	56d3      	ldrsb	r3, [r2, r3]
 80026da:	0018      	movs	r0, r3
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	2394      	movs	r3, #148	@ 0x94
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	56d3      	ldrsb	r3, [r2, r3]
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	001a      	movs	r2, r3
 80026e8:	00d2      	lsls	r2, r2, #3
 80026ea:	18d2      	adds	r2, r2, r3
 80026ec:	0003      	movs	r3, r0
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	181b      	adds	r3, r3, r0
 80026f2:	00d8      	lsls	r0, r3, #3
 80026f4:	181b      	adds	r3, r3, r0
 80026f6:	18d3      	adds	r3, r2, r3
 80026f8:	18cb      	adds	r3, r1, r3
 80026fa:	3301      	adds	r3, #1
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d000      	beq.n	8002704 <to_prev_intersection+0xf10>
 8002702:	e09b      	b.n	800283c <to_prev_intersection+0x1048>
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	2328      	movs	r3, #40	@ 0x28
 8002708:	33ff      	adds	r3, #255	@ 0xff
 800270a:	56d3      	ldrsb	r3, [r2, r3]
 800270c:	1c59      	adds	r1, r3, #1
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	2394      	movs	r3, #148	@ 0x94
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	56d3      	ldrsb	r3, [r2, r3]
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	001a      	movs	r2, r3
 800271a:	00d2      	lsls	r2, r2, #3
 800271c:	18d2      	adds	r2, r2, r3
 800271e:	000b      	movs	r3, r1
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	185b      	adds	r3, r3, r1
 8002724:	00d9      	lsls	r1, r3, #3
 8002726:	185b      	adds	r3, r3, r1
 8002728:	18d3      	adds	r3, r2, r3
 800272a:	18c3      	adds	r3, r0, r3
 800272c:	3305      	adds	r3, #5
 800272e:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] < maze_x_len-1 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 8002730:	2b00      	cmp	r3, #0
 8002732:	d000      	beq.n	8002736 <to_prev_intersection+0xf42>
 8002734:	e082      	b.n	800283c <to_prev_intersection+0x1048>
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].visited)
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	2328      	movs	r3, #40	@ 0x28
 800273a:	33ff      	adds	r3, #255	@ 0xff
 800273c:	56d3      	ldrsb	r3, [r2, r3]
 800273e:	1c59      	adds	r1, r3, #1
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	2394      	movs	r3, #148	@ 0x94
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	56d3      	ldrsb	r3, [r2, r3]
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	001a      	movs	r2, r3
 800274c:	00d2      	lsls	r2, r2, #3
 800274e:	18d2      	adds	r2, r2, r3
 8002750:	000b      	movs	r3, r1
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	185b      	adds	r3, r3, r1
 8002756:	00d9      	lsls	r1, r3, #3
 8002758:	185b      	adds	r3, r3, r1
 800275a:	18d3      	adds	r3, r2, r3
 800275c:	18c3      	adds	r3, r0, r3
 800275e:	3304      	adds	r3, #4
 8002760:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 8002762:	2b00      	cmp	r3, #0
 8002764:	d06a      	beq.n	800283c <to_prev_intersection+0x1048>
        {
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	2328      	movs	r3, #40	@ 0x28
 800276a:	33ff      	adds	r3, #255	@ 0xff
 800276c:	56d3      	ldrsb	r3, [r2, r3]
 800276e:	1c59      	adds	r1, r3, #1
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	2394      	movs	r3, #148	@ 0x94
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	56d3      	ldrsb	r3, [r2, r3]
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	001a      	movs	r2, r3
 800277c:	00d2      	lsls	r2, r2, #3
 800277e:	18d2      	adds	r2, r2, r3
 8002780:	000b      	movs	r3, r1
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	185b      	adds	r3, r3, r1
 8002786:	00d9      	lsls	r1, r3, #3
 8002788:	185b      	adds	r3, r3, r1
 800278a:	18d3      	adds	r3, r2, r3
 800278c:	18c3      	adds	r3, r0, r3
 800278e:	3305      	adds	r3, #5
 8002790:	2201      	movs	r2, #1
 8002792:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	2328      	movs	r3, #40	@ 0x28
 8002798:	33ff      	adds	r3, #255	@ 0xff
 800279a:	56d3      	ldrsb	r3, [r2, r3]
 800279c:	1c59      	adds	r1, r3, #1
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	2394      	movs	r3, #148	@ 0x94
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	56d3      	ldrsb	r3, [r2, r3]
 80027a6:	001c      	movs	r4, r3
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	2328      	movs	r3, #40	@ 0x28
 80027ac:	33ff      	adds	r3, #255	@ 0xff
 80027ae:	56d5      	ldrsb	r5, [r2, r3]
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	0022      	movs	r2, r4
 80027b4:	00d2      	lsls	r2, r2, #3
 80027b6:	1912      	adds	r2, r2, r4
 80027b8:	000b      	movs	r3, r1
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	185b      	adds	r3, r3, r1
 80027be:	00d9      	lsls	r1, r3, #3
 80027c0:	185b      	adds	r3, r3, r1
 80027c2:	18d3      	adds	r3, r2, r3
 80027c4:	18c3      	adds	r3, r0, r3
 80027c6:	3306      	adds	r3, #6
 80027c8:	1c2a      	adds	r2, r5, #0
 80027ca:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	2328      	movs	r3, #40	@ 0x28
 80027d0:	33ff      	adds	r3, #255	@ 0xff
 80027d2:	56d3      	ldrsb	r3, [r2, r3]
 80027d4:	1c59      	adds	r1, r3, #1
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	2394      	movs	r3, #148	@ 0x94
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	56d3      	ldrsb	r3, [r2, r3]
 80027de:	001c      	movs	r4, r3
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	2394      	movs	r3, #148	@ 0x94
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	56d5      	ldrsb	r5, [r2, r3]
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	0022      	movs	r2, r4
 80027ec:	00d2      	lsls	r2, r2, #3
 80027ee:	1912      	adds	r2, r2, r4
 80027f0:	000b      	movs	r3, r1
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	185b      	adds	r3, r3, r1
 80027f6:	00d9      	lsls	r1, r3, #3
 80027f8:	185b      	adds	r3, r3, r1
 80027fa:	18d3      	adds	r3, r2, r3
 80027fc:	18c3      	adds	r3, r0, r3
 80027fe:	3307      	adds	r3, #7
 8002800:	1c2a      	adds	r2, r5, #0
 8002802:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]++;
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	2328      	movs	r3, #40	@ 0x28
 8002808:	33ff      	adds	r3, #255	@ 0xff
 800280a:	56d3      	ldrsb	r3, [r2, r3]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	3301      	adds	r3, #1
 8002810:	b2db      	uxtb	r3, r3
 8002812:	b259      	sxtb	r1, r3
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	2328      	movs	r3, #40	@ 0x28
 8002818:	33ff      	adds	r3, #255	@ 0xff
 800281a:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	0018      	movs	r0, r3
 8002820:	f7fe ff61 	bl	80016e6 <enq>
            maze->bfs_loc[0]--;
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	2328      	movs	r3, #40	@ 0x28
 8002828:	33ff      	adds	r3, #255	@ 0xff
 800282a:	56d3      	ldrsb	r3, [r2, r3]
 800282c:	b2db      	uxtb	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	b259      	sxtb	r1, r3
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	2328      	movs	r3, #40	@ 0x28
 8002838:	33ff      	adds	r3, #255	@ 0xff
 800283a:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	2394      	movs	r3, #148	@ 0x94
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	56d3      	ldrsb	r3, [r2, r3]
 8002844:	2b00      	cmp	r3, #0
 8002846:	dc00      	bgt.n	800284a <to_prev_intersection+0x1056>
 8002848:	e0b7      	b.n	80029ba <to_prev_intersection+0x11c6>
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	2328      	movs	r3, #40	@ 0x28
 800284e:	33ff      	adds	r3, #255	@ 0xff
 8002850:	56d3      	ldrsb	r3, [r2, r3]
 8002852:	0018      	movs	r0, r3
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	2394      	movs	r3, #148	@ 0x94
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	56d3      	ldrsb	r3, [r2, r3]
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	001a      	movs	r2, r3
 8002860:	00d2      	lsls	r2, r2, #3
 8002862:	18d2      	adds	r2, r2, r3
 8002864:	0003      	movs	r3, r0
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	181b      	adds	r3, r3, r0
 800286a:	00d8      	lsls	r0, r3, #3
 800286c:	181b      	adds	r3, r3, r0
 800286e:	18d3      	adds	r3, r2, r3
 8002870:	18cb      	adds	r3, r1, r3
 8002872:	3303      	adds	r3, #3
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d000      	beq.n	800287c <to_prev_intersection+0x1088>
 800287a:	e09e      	b.n	80029ba <to_prev_intersection+0x11c6>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	2328      	movs	r3, #40	@ 0x28
 8002880:	33ff      	adds	r3, #255	@ 0xff
 8002882:	56d3      	ldrsb	r3, [r2, r3]
 8002884:	0018      	movs	r0, r3
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	2394      	movs	r3, #148	@ 0x94
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	56d3      	ldrsb	r3, [r2, r3]
 800288e:	3b01      	subs	r3, #1
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	001a      	movs	r2, r3
 8002894:	00d2      	lsls	r2, r2, #3
 8002896:	18d2      	adds	r2, r2, r3
 8002898:	0003      	movs	r3, r0
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	181b      	adds	r3, r3, r0
 800289e:	00d8      	lsls	r0, r3, #3
 80028a0:	181b      	adds	r3, r3, r0
 80028a2:	18d3      	adds	r3, r2, r3
 80028a4:	18cb      	adds	r3, r1, r3
 80028a6:	3305      	adds	r3, #5
 80028a8:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d000      	beq.n	80028b0 <to_prev_intersection+0x10bc>
 80028ae:	e084      	b.n	80029ba <to_prev_intersection+0x11c6>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].visited)
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	2328      	movs	r3, #40	@ 0x28
 80028b4:	33ff      	adds	r3, #255	@ 0xff
 80028b6:	56d3      	ldrsb	r3, [r2, r3]
 80028b8:	0018      	movs	r0, r3
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	2394      	movs	r3, #148	@ 0x94
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	56d3      	ldrsb	r3, [r2, r3]
 80028c2:	3b01      	subs	r3, #1
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	001a      	movs	r2, r3
 80028c8:	00d2      	lsls	r2, r2, #3
 80028ca:	18d2      	adds	r2, r2, r3
 80028cc:	0003      	movs	r3, r0
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	181b      	adds	r3, r3, r0
 80028d2:	00d8      	lsls	r0, r3, #3
 80028d4:	181b      	adds	r3, r3, r0
 80028d6:	18d3      	adds	r3, r2, r3
 80028d8:	18cb      	adds	r3, r1, r3
 80028da:	3304      	adds	r3, #4
 80028dc:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d06b      	beq.n	80029ba <to_prev_intersection+0x11c6>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited = 1;
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	2328      	movs	r3, #40	@ 0x28
 80028e6:	33ff      	adds	r3, #255	@ 0xff
 80028e8:	56d3      	ldrsb	r3, [r2, r3]
 80028ea:	0018      	movs	r0, r3
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	2394      	movs	r3, #148	@ 0x94
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	56d3      	ldrsb	r3, [r2, r3]
 80028f4:	3b01      	subs	r3, #1
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	001a      	movs	r2, r3
 80028fa:	00d2      	lsls	r2, r2, #3
 80028fc:	18d2      	adds	r2, r2, r3
 80028fe:	0003      	movs	r3, r0
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	181b      	adds	r3, r3, r0
 8002904:	00d8      	lsls	r0, r3, #3
 8002906:	181b      	adds	r3, r3, r0
 8002908:	18d3      	adds	r3, r2, r3
 800290a:	18cb      	adds	r3, r1, r3
 800290c:	3305      	adds	r3, #5
 800290e:	2201      	movs	r2, #1
 8002910:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[0] = maze->bfs_loc[0];
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	2328      	movs	r3, #40	@ 0x28
 8002916:	33ff      	adds	r3, #255	@ 0xff
 8002918:	56d3      	ldrsb	r3, [r2, r3]
 800291a:	0018      	movs	r0, r3
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	2394      	movs	r3, #148	@ 0x94
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	56d3      	ldrsb	r3, [r2, r3]
 8002924:	3b01      	subs	r3, #1
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	2228      	movs	r2, #40	@ 0x28
 800292a:	32ff      	adds	r2, #255	@ 0xff
 800292c:	568c      	ldrsb	r4, [r1, r2]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	001a      	movs	r2, r3
 8002932:	00d2      	lsls	r2, r2, #3
 8002934:	18d2      	adds	r2, r2, r3
 8002936:	0003      	movs	r3, r0
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	181b      	adds	r3, r3, r0
 800293c:	00d8      	lsls	r0, r3, #3
 800293e:	181b      	adds	r3, r3, r0
 8002940:	18d3      	adds	r3, r2, r3
 8002942:	18cb      	adds	r3, r1, r3
 8002944:	3306      	adds	r3, #6
 8002946:	1c22      	adds	r2, r4, #0
 8002948:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[1] = maze->bfs_loc[1];
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	2328      	movs	r3, #40	@ 0x28
 800294e:	33ff      	adds	r3, #255	@ 0xff
 8002950:	56d3      	ldrsb	r3, [r2, r3]
 8002952:	0018      	movs	r0, r3
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	2394      	movs	r3, #148	@ 0x94
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	56d3      	ldrsb	r3, [r2, r3]
 800295c:	3b01      	subs	r3, #1
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	2294      	movs	r2, #148	@ 0x94
 8002962:	0052      	lsls	r2, r2, #1
 8002964:	568c      	ldrsb	r4, [r1, r2]
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	001a      	movs	r2, r3
 800296a:	00d2      	lsls	r2, r2, #3
 800296c:	18d2      	adds	r2, r2, r3
 800296e:	0003      	movs	r3, r0
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	181b      	adds	r3, r3, r0
 8002974:	00d8      	lsls	r0, r3, #3
 8002976:	181b      	adds	r3, r3, r0
 8002978:	18d3      	adds	r3, r2, r3
 800297a:	18cb      	adds	r3, r1, r3
 800297c:	3307      	adds	r3, #7
 800297e:	1c22      	adds	r2, r4, #0
 8002980:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]--;
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	2394      	movs	r3, #148	@ 0x94
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	56d3      	ldrsb	r3, [r2, r3]
 800298a:	b2db      	uxtb	r3, r3
 800298c:	3b01      	subs	r3, #1
 800298e:	b2db      	uxtb	r3, r3
 8002990:	b259      	sxtb	r1, r3
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	2394      	movs	r3, #148	@ 0x94
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f7fe fea2 	bl	80016e6 <enq>
            maze->bfs_loc[1]++;
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	2394      	movs	r3, #148	@ 0x94
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	56d3      	ldrsb	r3, [r2, r3]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	3301      	adds	r3, #1
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	b259      	sxtb	r1, r3
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	2394      	movs	r3, #148	@ 0x94
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	54d1      	strb	r1, [r2, r3]
    while (maze->q_r - maze->q_f + 1 > 0)
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	2326      	movs	r3, #38	@ 0x26
 80029be:	33ff      	adds	r3, #255	@ 0xff
 80029c0:	56d3      	ldrsb	r3, [r2, r3]
 80029c2:	0019      	movs	r1, r3
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	2393      	movs	r3, #147	@ 0x93
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	56d3      	ldrsb	r3, [r2, r3]
 80029cc:	1acb      	subs	r3, r1, r3
 80029ce:	d401      	bmi.n	80029d4 <to_prev_intersection+0x11e0>
 80029d0:	f7ff f811 	bl	80019f6 <to_prev_intersection+0x202>
 80029d4:	e000      	b.n	80029d8 <to_prev_intersection+0x11e4>
            return;
 80029d6:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 80029d8:	46bd      	mov	sp, r7
 80029da:	b013      	add	sp, #76	@ 0x4c
 80029dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080029de <DFS_explore>:

void DFS_explore(struct Maze* maze, struct Maze* sim_maze){
 80029de:	b590      	push	{r4, r7, lr}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	6039      	str	r1, [r7, #0]
	while (!maze->exploration_done)
 80029e8:	e1c7      	b.n	8002d7a <DFS_explore+0x39c>
	    {
	        if (!maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2251      	movs	r2, #81	@ 0x51
 80029ee:	569b      	ldrsb	r3, [r3, r2]
 80029f0:	0018      	movs	r0, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2252      	movs	r2, #82	@ 0x52
 80029f6:	569b      	ldrsb	r3, [r3, r2]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	001a      	movs	r2, r3
 80029fc:	00d2      	lsls	r2, r2, #3
 80029fe:	18d2      	adds	r2, r2, r3
 8002a00:	0003      	movs	r3, r0
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	181b      	adds	r3, r3, r0
 8002a06:	00d8      	lsls	r0, r3, #3
 8002a08:	181b      	adds	r3, r3, r0
 8002a0a:	18d3      	adds	r3, r2, r3
 8002a0c:	18cb      	adds	r3, r1, r3
 8002a0e:	3304      	adds	r3, #4
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d114      	bne.n	8002a40 <DFS_explore+0x62>
	        {
	            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2251      	movs	r2, #81	@ 0x51
 8002a1a:	569b      	ldrsb	r3, [r3, r2]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2252      	movs	r2, #82	@ 0x52
 8002a22:	569b      	ldrsb	r3, [r3, r2]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	001a      	movs	r2, r3
 8002a28:	00d2      	lsls	r2, r2, #3
 8002a2a:	18d2      	adds	r2, r2, r3
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	181b      	adds	r3, r3, r0
 8002a32:	00d8      	lsls	r0, r3, #3
 8002a34:	181b      	adds	r3, r3, r0
 8002a36:	18d3      	adds	r3, r2, r3
 8002a38:	18cb      	adds	r3, r1, r3
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
	        }
	        update_adjacents(maze);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7fe fc70 	bl	8001328 <update_adjacents>
	        update_walls(maze,sim_maze);
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	0011      	movs	r1, r2
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f7fe f8e8 	bl	8000c24 <update_walls>

	        //  Move ahead if no other route:
	        if (SIM_wall_front(sim_maze)==0 && SIM_wall_left(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	0018      	movs	r0, r3
 8002a58:	f7fd ffee 	bl	8000a38 <SIM_wall_front>
 8002a5c:	1e03      	subs	r3, r0, #0
 8002a5e:	d114      	bne.n	8002a8a <DFS_explore+0xac>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	0018      	movs	r0, r3
 8002a64:	f7fd fef2 	bl	800084c <SIM_wall_left>
 8002a68:	0003      	movs	r3, r0
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d10d      	bne.n	8002a8a <DFS_explore+0xac>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	0018      	movs	r0, r3
 8002a72:	f7fd ff66 	bl	8000942 <SIM_wall_right>
 8002a76:	0003      	movs	r3, r0
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d106      	bne.n	8002a8a <DFS_explore+0xac>
	        {
	            move_forward(maze,sim_maze);
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0011      	movs	r1, r2
 8002a82:	0018      	movs	r0, r3
 8002a84:	f7fe fd6f 	bl	8001566 <move_forward>
 8002a88:	e177      	b.n	8002d7a <DFS_explore+0x39c>
	        }
	        else if (SIM_wall_left(sim_maze)==1 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==0)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f7fd fedd 	bl	800084c <SIM_wall_left>
 8002a92:	0003      	movs	r3, r0
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d119      	bne.n	8002acc <DFS_explore+0xee>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f7fd ffcc 	bl	8000a38 <SIM_wall_front>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d112      	bne.n	8002acc <DFS_explore+0xee>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7fd ff4a 	bl	8000942 <SIM_wall_right>
 8002aae:	1e03      	subs	r3, r0, #0
 8002ab0:	d10c      	bne.n	8002acc <DFS_explore+0xee>
	        {
	            turn_right(maze,sim_maze);
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7fe fddc 	bl	8001676 <turn_right>
	            move_forward(maze,sim_maze);
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	0011      	movs	r1, r2
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	f7fe fd4e 	bl	8001566 <move_forward>
 8002aca:	e156      	b.n	8002d7a <DFS_explore+0x39c>
	        }
	        else if (SIM_wall_left(sim_maze)==0 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f7fd febc 	bl	800084c <SIM_wall_left>
 8002ad4:	1e03      	subs	r3, r0, #0
 8002ad6:	d11a      	bne.n	8002b0e <DFS_explore+0x130>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	0018      	movs	r0, r3
 8002adc:	f7fd ffac 	bl	8000a38 <SIM_wall_front>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d113      	bne.n	8002b0e <DFS_explore+0x130>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f7fd ff2a 	bl	8000942 <SIM_wall_right>
 8002aee:	0003      	movs	r3, r0
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d10c      	bne.n	8002b0e <DFS_explore+0x130>
	        {
	            turn_left(maze,sim_maze);
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	0011      	movs	r1, r2
 8002afa:	0018      	movs	r0, r3
 8002afc:	f7fe fd83 	bl	8001606 <turn_left>
	            move_forward(maze,sim_maze);
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	0011      	movs	r1, r2
 8002b06:	0018      	movs	r0, r3
 8002b08:	f7fe fd2d 	bl	8001566 <move_forward>
 8002b0c:	e135      	b.n	8002d7a <DFS_explore+0x39c>
	        }
	        //  Dead End
	        else if (SIM_wall_front(sim_maze)==1 && SIM_wall_left(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	0018      	movs	r0, r3
 8002b12:	f7fd ff91 	bl	8000a38 <SIM_wall_front>
 8002b16:	0003      	movs	r3, r0
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d114      	bne.n	8002b46 <DFS_explore+0x168>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f7fd fe94 	bl	800084c <SIM_wall_left>
 8002b24:	0003      	movs	r3, r0
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d10d      	bne.n	8002b46 <DFS_explore+0x168>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f7fd ff08 	bl	8000942 <SIM_wall_right>
 8002b32:	0003      	movs	r3, r0
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d106      	bne.n	8002b46 <DFS_explore+0x168>
	        {
	            // Go back to previous intersection
	            to_prev_intersection(maze,sim_maze);
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	0011      	movs	r1, r2
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7fe fe58 	bl	80017f4 <to_prev_intersection>
 8002b44:	e119      	b.n	8002d7a <DFS_explore+0x39c>
	        }
	        //  Intersection found
	        else
	        {
	            if (maze->ISLen > 0 && maze->ISLen < intersection_stack_max_len && // Add bounds check
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	22c0      	movs	r2, #192	@ 0xc0
 8002b4a:	569b      	ldrsb	r3, [r3, r2]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	dd5d      	ble.n	8002c0c <DFS_explore+0x22e>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	22c0      	movs	r2, #192	@ 0xc0
 8002b54:	569b      	ldrsb	r3, [r3, r2]
 8002b56:	2b31      	cmp	r3, #49	@ 0x31
 8002b58:	dc58      	bgt.n	8002c0c <DFS_explore+0x22e>
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	22c0      	movs	r2, #192	@ 0xc0
 8002b5e:	569b      	ldrsb	r3, [r3, r2]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	332c      	adds	r3, #44	@ 0x2c
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	18d3      	adds	r3, r2, r3
 8002b6a:	3304      	adds	r3, #4
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	569a      	ldrsb	r2, [r3, r2]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2151      	movs	r1, #81	@ 0x51
 8002b74:	565b      	ldrsb	r3, [r3, r1]
	            if (maze->ISLen > 0 && maze->ISLen < intersection_stack_max_len && // Add bounds check
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d10f      	bne.n	8002b9a <DFS_explore+0x1bc>
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	22c0      	movs	r2, #192	@ 0xc0
 8002b7e:	569b      	ldrsb	r3, [r3, r2]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	215d      	movs	r1, #93	@ 0x5d
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	18d3      	adds	r3, r2, r3
 8002b8a:	185b      	adds	r3, r3, r1
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	569a      	ldrsb	r2, [r3, r2]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2152      	movs	r1, #82	@ 0x52
 8002b94:	565b      	ldrsb	r3, [r3, r1]
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d038      	beq.n	8002c0c <DFS_explore+0x22e>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2251      	movs	r2, #81	@ 0x51
 8002b9e:	569a      	ldrsb	r2, [r3, r2]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	232c      	movs	r3, #44	@ 0x2c
 8002ba4:	33ff      	adds	r3, #255	@ 0xff
 8002ba6:	56cb      	ldrsb	r3, [r1, r3]
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d108      	bne.n	8002bbe <DFS_explore+0x1e0>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2252      	movs	r2, #82	@ 0x52
 8002bb0:	569a      	ldrsb	r2, [r3, r2]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	2396      	movs	r3, #150	@ 0x96
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	56cb      	ldrsb	r3, [r1, r3]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d026      	beq.n	8002c0c <DFS_explore+0x22e>
	            {
	                maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	22c0      	movs	r2, #192	@ 0xc0
 8002bc2:	569b      	ldrsb	r3, [r3, r2]
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2251      	movs	r2, #81	@ 0x51
 8002bca:	5699      	ldrsb	r1, [r3, r2]
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	0003      	movs	r3, r0
 8002bd0:	332c      	adds	r3, #44	@ 0x2c
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	18d3      	adds	r3, r2, r3
 8002bd6:	3304      	adds	r3, #4
 8002bd8:	1c0a      	adds	r2, r1, #0
 8002bda:	701a      	strb	r2, [r3, #0]
	                maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	22c0      	movs	r2, #192	@ 0xc0
 8002be0:	569b      	ldrsb	r3, [r3, r2]
 8002be2:	001c      	movs	r4, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2252      	movs	r2, #82	@ 0x52
 8002be8:	5698      	ldrsb	r0, [r3, r2]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	215d      	movs	r1, #93	@ 0x5d
 8002bee:	0063      	lsls	r3, r4, #1
 8002bf0:	18d3      	adds	r3, r2, r3
 8002bf2:	185b      	adds	r3, r3, r1
 8002bf4:	1c02      	adds	r2, r0, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
	                maze->ISLen++;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	22c0      	movs	r2, #192	@ 0xc0
 8002bfc:	569b      	ldrsb	r3, [r3, r2]
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	b259      	sxtb	r1, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	22c0      	movs	r2, #192	@ 0xc0
 8002c0a:	5499      	strb	r1, [r3, r2]
	            }

	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f7fd fe1c 	bl	800084c <SIM_wall_left>
 8002c14:	1e03      	subs	r3, r0, #0
 8002c16:	d136      	bne.n	8002c86 <DFS_explore+0x2a8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2257      	movs	r2, #87	@ 0x57
 8002c1c:	569b      	ldrsb	r3, [r3, r2]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	db31      	blt.n	8002c86 <DFS_explore+0x2a8>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2257      	movs	r2, #87	@ 0x57
 8002c26:	569b      	ldrsb	r3, [r3, r2]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	dc2c      	bgt.n	8002c86 <DFS_explore+0x2a8>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2258      	movs	r2, #88	@ 0x58
 8002c30:	569b      	ldrsb	r3, [r3, r2]
	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	db27      	blt.n	8002c86 <DFS_explore+0x2a8>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2258      	movs	r2, #88	@ 0x58
 8002c3a:	569b      	ldrsb	r3, [r3, r2]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	dc22      	bgt.n	8002c86 <DFS_explore+0x2a8>
	                maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited==0)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2257      	movs	r2, #87	@ 0x57
 8002c44:	569b      	ldrsb	r3, [r3, r2]
 8002c46:	0018      	movs	r0, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2258      	movs	r2, #88	@ 0x58
 8002c4c:	569b      	ldrsb	r3, [r3, r2]
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	001a      	movs	r2, r3
 8002c52:	00d2      	lsls	r2, r2, #3
 8002c54:	18d2      	adds	r2, r2, r3
 8002c56:	0003      	movs	r3, r0
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	181b      	adds	r3, r3, r0
 8002c5c:	00d8      	lsls	r0, r3, #3
 8002c5e:	181b      	adds	r3, r3, r0
 8002c60:	18d3      	adds	r3, r2, r3
 8002c62:	18cb      	adds	r3, r1, r3
 8002c64:	3304      	adds	r3, #4
 8002c66:	781b      	ldrb	r3, [r3, #0]
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_y_len &&
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10c      	bne.n	8002c86 <DFS_explore+0x2a8>
	            {
	                turn_left(maze,sim_maze);
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	0011      	movs	r1, r2
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fe fcc7 	bl	8001606 <turn_left>
	                move_forward(maze,sim_maze);
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	0011      	movs	r1, r2
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f7fe fc71 	bl	8001566 <move_forward>
	                continue;
 8002c84:	e079      	b.n	8002d7a <DFS_explore+0x39c>
	            }
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_x_len &&
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7fd fed5 	bl	8000a38 <SIM_wall_front>
 8002c8e:	1e03      	subs	r3, r0, #0
 8002c90:	d130      	bne.n	8002cf4 <DFS_explore+0x316>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2255      	movs	r2, #85	@ 0x55
 8002c96:	569b      	ldrsb	r3, [r3, r2]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	db2b      	blt.n	8002cf4 <DFS_explore+0x316>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2255      	movs	r2, #85	@ 0x55
 8002ca0:	569b      	ldrsb	r3, [r3, r2]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	dc26      	bgt.n	8002cf4 <DFS_explore+0x316>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2256      	movs	r2, #86	@ 0x56
 8002caa:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_x_len &&
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	db21      	blt.n	8002cf4 <DFS_explore+0x316>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2256      	movs	r2, #86	@ 0x56
 8002cb4:	569b      	ldrsb	r3, [r3, r2]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	dc1c      	bgt.n	8002cf4 <DFS_explore+0x316>
	                     maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited==0)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2255      	movs	r2, #85	@ 0x55
 8002cbe:	569b      	ldrsb	r3, [r3, r2]
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2256      	movs	r2, #86	@ 0x56
 8002cc6:	569b      	ldrsb	r3, [r3, r2]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	001a      	movs	r2, r3
 8002ccc:	00d2      	lsls	r2, r2, #3
 8002cce:	18d2      	adds	r2, r2, r3
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	181b      	adds	r3, r3, r0
 8002cd6:	00d8      	lsls	r0, r3, #3
 8002cd8:	181b      	adds	r3, r3, r0
 8002cda:	18d3      	adds	r3, r2, r3
 8002cdc:	18cb      	adds	r3, r1, r3
 8002cde:	3304      	adds	r3, #4
 8002ce0:	781b      	ldrb	r3, [r3, #0]
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d106      	bne.n	8002cf4 <DFS_explore+0x316>
	            {
	                move_forward(maze,sim_maze);
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f7fe fc3a 	bl	8001566 <move_forward>
	                continue;
 8002cf2:	e042      	b.n	8002d7a <DFS_explore+0x39c>
	            }
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f7fd fe23 	bl	8000942 <SIM_wall_right>
 8002cfc:	1e03      	subs	r3, r0, #0
 8002cfe:	d136      	bne.n	8002d6e <DFS_explore+0x390>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2259      	movs	r2, #89	@ 0x59
 8002d04:	569b      	ldrsb	r3, [r3, r2]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	db31      	blt.n	8002d6e <DFS_explore+0x390>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2259      	movs	r2, #89	@ 0x59
 8002d0e:	569b      	ldrsb	r3, [r3, r2]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	dc2c      	bgt.n	8002d6e <DFS_explore+0x390>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	225a      	movs	r2, #90	@ 0x5a
 8002d18:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	db27      	blt.n	8002d6e <DFS_explore+0x390>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	225a      	movs	r2, #90	@ 0x5a
 8002d22:	569b      	ldrsb	r3, [r3, r2]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	dc22      	bgt.n	8002d6e <DFS_explore+0x390>
	                     maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited==0)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2259      	movs	r2, #89	@ 0x59
 8002d2c:	569b      	ldrsb	r3, [r3, r2]
 8002d2e:	0018      	movs	r0, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	225a      	movs	r2, #90	@ 0x5a
 8002d34:	569b      	ldrsb	r3, [r3, r2]
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	001a      	movs	r2, r3
 8002d3a:	00d2      	lsls	r2, r2, #3
 8002d3c:	18d2      	adds	r2, r2, r3
 8002d3e:	0003      	movs	r3, r0
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	181b      	adds	r3, r3, r0
 8002d44:	00d8      	lsls	r0, r3, #3
 8002d46:	181b      	adds	r3, r3, r0
 8002d48:	18d3      	adds	r3, r2, r3
 8002d4a:	18cb      	adds	r3, r1, r3
 8002d4c:	3304      	adds	r3, #4
 8002d4e:	781b      	ldrb	r3, [r3, #0]
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_y_len &&
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10c      	bne.n	8002d6e <DFS_explore+0x390>
	            {
	                turn_right(maze,sim_maze);
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	0011      	movs	r1, r2
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f7fe fc8b 	bl	8001676 <turn_right>
	                move_forward(maze,sim_maze);
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	0011      	movs	r1, r2
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7fe fbfd 	bl	8001566 <move_forward>
	                continue;
 8002d6c:	e005      	b.n	8002d7a <DFS_explore+0x39c>
	            }
	            else
	            {
	                // Go back to previous intersection
	                to_prev_intersection(maze,sim_maze);
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	0011      	movs	r1, r2
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7fe fd3d 	bl	80017f4 <to_prev_intersection>
	while (!maze->exploration_done)
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	232e      	movs	r3, #46	@ 0x2e
 8002d7e:	33ff      	adds	r3, #255	@ 0xff
 8002d80:	56d3      	ldrsb	r3, [r2, r3]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d100      	bne.n	8002d88 <DFS_explore+0x3aa>
 8002d86:	e630      	b.n	80029ea <DFS_explore+0xc>
	            }
	        }
	    }
}
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b003      	add	sp, #12
 8002d90:	bd90      	pop	{r4, r7, pc}
	...

08002d94 <flood_fill>:

void flood_fill(struct Maze* maze, struct Maze* sim_maze){
 8002d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
	   // prepare BFS: clear previous bfs flags/parents and reset queue
	    for (int8_t i = 0; i < maze_x_len; i++)
 8002d9e:	2317      	movs	r3, #23
 8002da0:	18fb      	adds	r3, r7, r3
 8002da2:	2200      	movs	r2, #0
 8002da4:	701a      	strb	r2, [r3, #0]
 8002da6:	e031      	b.n	8002e0c <flood_fill+0x78>
	        for (int8_t j = 0; j < maze_y_len; j++)
 8002da8:	2316      	movs	r3, #22
 8002daa:	18fb      	adds	r3, r7, r3
 8002dac:	2200      	movs	r2, #0
 8002dae:	701a      	strb	r2, [r3, #0]
 8002db0:	e01d      	b.n	8002dee <flood_fill+0x5a>
	        {
	            maze->cells[i][j].bfs_visited = 0;
 8002db2:	2317      	movs	r3, #23
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	2100      	movs	r1, #0
 8002db8:	5659      	ldrsb	r1, [r3, r1]
 8002dba:	2416      	movs	r4, #22
 8002dbc:	193b      	adds	r3, r7, r4
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b25b      	sxtb	r3, r3
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	001a      	movs	r2, r3
 8002dc6:	00d2      	lsls	r2, r2, #3
 8002dc8:	18d2      	adds	r2, r2, r3
 8002dca:	000b      	movs	r3, r1
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	185b      	adds	r3, r3, r1
 8002dd0:	00d9      	lsls	r1, r3, #3
 8002dd2:	185b      	adds	r3, r3, r1
 8002dd4:	18d3      	adds	r3, r2, r3
 8002dd6:	18c3      	adds	r3, r0, r3
 8002dd8:	3305      	adds	r3, #5
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
	        for (int8_t j = 0; j < maze_y_len; j++)
 8002dde:	193b      	adds	r3, r7, r4
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	b25b      	sxtb	r3, r3
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	3301      	adds	r3, #1
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	193b      	adds	r3, r7, r4
 8002dec:	701a      	strb	r2, [r3, #0]
 8002dee:	2316      	movs	r3, #22
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	b25b      	sxtb	r3, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	dddb      	ble.n	8002db2 <flood_fill+0x1e>
	    for (int8_t i = 0; i < maze_x_len; i++)
 8002dfa:	2117      	movs	r1, #23
 8002dfc:	187b      	adds	r3, r7, r1
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	b25b      	sxtb	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	3301      	adds	r3, #1
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	701a      	strb	r2, [r3, #0]
 8002e0c:	2317      	movs	r3, #23
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b25b      	sxtb	r3, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	ddc7      	ble.n	8002da8 <flood_fill+0x14>
	        }

	    maze->q_f = -1;
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	2393      	movs	r3, #147	@ 0x93
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	21ff      	movs	r1, #255	@ 0xff
 8002e20:	54d1      	strb	r1, [r2, r3]
	    maze->q_r = -1;
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	2326      	movs	r3, #38	@ 0x26
 8002e26:	33ff      	adds	r3, #255	@ 0xff
 8002e28:	21ff      	movs	r1, #255	@ 0xff
 8002e2a:	54d1      	strb	r1, [r2, r3]

	    maze->bfs_loc[0] = maze->dest[0];
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	2397      	movs	r3, #151	@ 0x97
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	56d1      	ldrsb	r1, [r2, r3]
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	2328      	movs	r3, #40	@ 0x28
 8002e38:	33ff      	adds	r3, #255	@ 0xff
 8002e3a:	54d1      	strb	r1, [r2, r3]
	    maze->bfs_loc[1] = maze->dest[1];
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	2330      	movs	r3, #48	@ 0x30
 8002e40:	33ff      	adds	r3, #255	@ 0xff
 8002e42:	56d1      	ldrsb	r1, [r2, r3]
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	2394      	movs	r3, #148	@ 0x94
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	54d1      	strb	r1, [r2, r3]

	    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_visited = 1;
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	2328      	movs	r3, #40	@ 0x28
 8002e50:	33ff      	adds	r3, #255	@ 0xff
 8002e52:	56d3      	ldrsb	r3, [r2, r3]
 8002e54:	0018      	movs	r0, r3
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	2394      	movs	r3, #148	@ 0x94
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	56d3      	ldrsb	r3, [r2, r3]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	001a      	movs	r2, r3
 8002e62:	00d2      	lsls	r2, r2, #3
 8002e64:	18d2      	adds	r2, r2, r3
 8002e66:	0003      	movs	r3, r0
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	181b      	adds	r3, r3, r0
 8002e6c:	00d8      	lsls	r0, r3, #3
 8002e6e:	181b      	adds	r3, r3, r0
 8002e70:	18d3      	adds	r3, r2, r3
 8002e72:	18cb      	adds	r3, r1, r3
 8002e74:	3305      	adds	r3, #5
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]
	    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost = 0;
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	2328      	movs	r3, #40	@ 0x28
 8002e7e:	33ff      	adds	r3, #255	@ 0xff
 8002e80:	56d3      	ldrsb	r3, [r2, r3]
 8002e82:	0018      	movs	r0, r3
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	2394      	movs	r3, #148	@ 0x94
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	56d3      	ldrsb	r3, [r2, r3]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	001a      	movs	r2, r3
 8002e90:	00d2      	lsls	r2, r2, #3
 8002e92:	18d2      	adds	r2, r2, r3
 8002e94:	0003      	movs	r3, r0
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	181b      	adds	r3, r3, r0
 8002e9a:	00d8      	lsls	r0, r3, #3
 8002e9c:	181b      	adds	r3, r3, r0
 8002e9e:	18d3      	adds	r3, r2, r3
 8002ea0:	18cb      	adds	r3, r1, r3
 8002ea2:	3308      	adds	r3, #8
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]

	    enq(maze);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f7fe fc1b 	bl	80016e6 <enq>

	    while (maze->q_r - maze->q_f + 1 > 0)
 8002eb0:	f000 fbc6 	bl	8003640 <flood_fill+0x8ac>
	    {
	        deq(maze);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	f7fe fc5a 	bl	8001770 <deq>

	        if (maze->bfs_loc[0] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft==0 &&
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	2328      	movs	r3, #40	@ 0x28
 8002ec0:	33ff      	adds	r3, #255	@ 0xff
 8002ec2:	56d3      	ldrsb	r3, [r2, r3]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	dc00      	bgt.n	8002eca <flood_fill+0x136>
 8002ec8:	e0e5      	b.n	8003096 <flood_fill+0x302>
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	2328      	movs	r3, #40	@ 0x28
 8002ece:	33ff      	adds	r3, #255	@ 0xff
 8002ed0:	56d3      	ldrsb	r3, [r2, r3]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	2394      	movs	r3, #148	@ 0x94
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	56d3      	ldrsb	r3, [r2, r3]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	001a      	movs	r2, r3
 8002ee0:	00d2      	lsls	r2, r2, #3
 8002ee2:	18d2      	adds	r2, r2, r3
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	181b      	adds	r3, r3, r0
 8002eea:	00d8      	lsls	r0, r3, #3
 8002eec:	181b      	adds	r3, r3, r0
 8002eee:	18d3      	adds	r3, r2, r3
 8002ef0:	5c5b      	ldrb	r3, [r3, r1]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d000      	beq.n	8002ef8 <flood_fill+0x164>
 8002ef6:	e0ce      	b.n	8003096 <flood_fill+0x302>
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited==0 &&
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	2328      	movs	r3, #40	@ 0x28
 8002efc:	33ff      	adds	r3, #255	@ 0xff
 8002efe:	56d3      	ldrsb	r3, [r2, r3]
 8002f00:	1e59      	subs	r1, r3, #1
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	2394      	movs	r3, #148	@ 0x94
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	56d3      	ldrsb	r3, [r2, r3]
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	00d2      	lsls	r2, r2, #3
 8002f10:	18d2      	adds	r2, r2, r3
 8002f12:	000b      	movs	r3, r1
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	185b      	adds	r3, r3, r1
 8002f18:	00d9      	lsls	r1, r3, #3
 8002f1a:	185b      	adds	r3, r3, r1
 8002f1c:	18d3      	adds	r3, r2, r3
 8002f1e:	18c3      	adds	r3, r0, r3
 8002f20:	3305      	adds	r3, #5
 8002f22:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[0] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft==0 &&
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d000      	beq.n	8002f2a <flood_fill+0x196>
 8002f28:	e0b5      	b.n	8003096 <flood_fill+0x302>
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].visited==1)
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	2328      	movs	r3, #40	@ 0x28
 8002f2e:	33ff      	adds	r3, #255	@ 0xff
 8002f30:	56d3      	ldrsb	r3, [r2, r3]
 8002f32:	1e59      	subs	r1, r3, #1
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	2394      	movs	r3, #148	@ 0x94
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	56d3      	ldrsb	r3, [r2, r3]
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	001a      	movs	r2, r3
 8002f40:	00d2      	lsls	r2, r2, #3
 8002f42:	18d2      	adds	r2, r2, r3
 8002f44:	000b      	movs	r3, r1
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	185b      	adds	r3, r3, r1
 8002f4a:	00d9      	lsls	r1, r3, #3
 8002f4c:	185b      	adds	r3, r3, r1
 8002f4e:	18d3      	adds	r3, r2, r3
 8002f50:	18c3      	adds	r3, r0, r3
 8002f52:	3304      	adds	r3, #4
 8002f54:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited==0 &&
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d000      	beq.n	8002f5c <flood_fill+0x1c8>
 8002f5a:	e09c      	b.n	8003096 <flood_fill+0x302>
	        {
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	2328      	movs	r3, #40	@ 0x28
 8002f60:	33ff      	adds	r3, #255	@ 0xff
 8002f62:	56d3      	ldrsb	r3, [r2, r3]
 8002f64:	1e59      	subs	r1, r3, #1
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	2394      	movs	r3, #148	@ 0x94
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	56d3      	ldrsb	r3, [r2, r3]
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	001a      	movs	r2, r3
 8002f72:	00d2      	lsls	r2, r2, #3
 8002f74:	18d2      	adds	r2, r2, r3
 8002f76:	000b      	movs	r3, r1
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	185b      	adds	r3, r3, r1
 8002f7c:	00d9      	lsls	r1, r3, #3
 8002f7e:	185b      	adds	r3, r3, r1
 8002f80:	18d3      	adds	r3, r2, r3
 8002f82:	18c3      	adds	r3, r0, r3
 8002f84:	3305      	adds	r3, #5
 8002f86:	2201      	movs	r2, #1
 8002f88:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	2328      	movs	r3, #40	@ 0x28
 8002f8e:	33ff      	adds	r3, #255	@ 0xff
 8002f90:	56d3      	ldrsb	r3, [r2, r3]
 8002f92:	1e59      	subs	r1, r3, #1
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	2394      	movs	r3, #148	@ 0x94
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	56d3      	ldrsb	r3, [r2, r3]
 8002f9c:	001c      	movs	r4, r3
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	2328      	movs	r3, #40	@ 0x28
 8002fa2:	33ff      	adds	r3, #255	@ 0xff
 8002fa4:	56d5      	ldrsb	r5, [r2, r3]
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	0022      	movs	r2, r4
 8002faa:	00d2      	lsls	r2, r2, #3
 8002fac:	1912      	adds	r2, r2, r4
 8002fae:	000b      	movs	r3, r1
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	185b      	adds	r3, r3, r1
 8002fb4:	00d9      	lsls	r1, r3, #3
 8002fb6:	185b      	adds	r3, r3, r1
 8002fb8:	18d3      	adds	r3, r2, r3
 8002fba:	18c3      	adds	r3, r0, r3
 8002fbc:	3306      	adds	r3, #6
 8002fbe:	1c2a      	adds	r2, r5, #0
 8002fc0:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	2328      	movs	r3, #40	@ 0x28
 8002fc6:	33ff      	adds	r3, #255	@ 0xff
 8002fc8:	56d3      	ldrsb	r3, [r2, r3]
 8002fca:	1e59      	subs	r1, r3, #1
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	2394      	movs	r3, #148	@ 0x94
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	56d3      	ldrsb	r3, [r2, r3]
 8002fd4:	001c      	movs	r4, r3
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	2394      	movs	r3, #148	@ 0x94
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	56d5      	ldrsb	r5, [r2, r3]
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	0022      	movs	r2, r4
 8002fe2:	00d2      	lsls	r2, r2, #3
 8002fe4:	1912      	adds	r2, r2, r4
 8002fe6:	000b      	movs	r3, r1
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	185b      	adds	r3, r3, r1
 8002fec:	00d9      	lsls	r1, r3, #3
 8002fee:	185b      	adds	r3, r3, r1
 8002ff0:	18d3      	adds	r3, r2, r3
 8002ff2:	18c3      	adds	r3, r0, r3
 8002ff4:	3307      	adds	r3, #7
 8002ff6:	1c2a      	adds	r2, r5, #0
 8002ff8:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	2328      	movs	r3, #40	@ 0x28
 8002ffe:	33ff      	adds	r3, #255	@ 0xff
 8003000:	56d3      	ldrsb	r3, [r2, r3]
 8003002:	0018      	movs	r0, r3
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2394      	movs	r3, #148	@ 0x94
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	56d3      	ldrsb	r3, [r2, r3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	001a      	movs	r2, r3
 8003010:	00d2      	lsls	r2, r2, #3
 8003012:	18d2      	adds	r2, r2, r3
 8003014:	0003      	movs	r3, r0
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	181b      	adds	r3, r3, r0
 800301a:	00d8      	lsls	r0, r3, #3
 800301c:	181b      	adds	r3, r3, r0
 800301e:	18d3      	adds	r3, r2, r3
 8003020:	18cb      	adds	r3, r1, r3
 8003022:	3308      	adds	r3, #8
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	b25b      	sxtb	r3, r3
 8003028:	b2db      	uxtb	r3, r3
 800302a:	3301      	adds	r3, #1
 800302c:	b2d8      	uxtb	r0, r3
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	2328      	movs	r3, #40	@ 0x28
 8003032:	33ff      	adds	r3, #255	@ 0xff
 8003034:	56d3      	ldrsb	r3, [r2, r3]
 8003036:	1e59      	subs	r1, r3, #1
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	2394      	movs	r3, #148	@ 0x94
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	56d3      	ldrsb	r3, [r2, r3]
 8003040:	b244      	sxtb	r4, r0
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	001a      	movs	r2, r3
 8003046:	00d2      	lsls	r2, r2, #3
 8003048:	18d2      	adds	r2, r2, r3
 800304a:	000b      	movs	r3, r1
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	185b      	adds	r3, r3, r1
 8003050:	00d9      	lsls	r1, r3, #3
 8003052:	185b      	adds	r3, r3, r1
 8003054:	18d3      	adds	r3, r2, r3
 8003056:	18c3      	adds	r3, r0, r3
 8003058:	3308      	adds	r3, #8
 800305a:	1c22      	adds	r2, r4, #0
 800305c:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[0]--;
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	2328      	movs	r3, #40	@ 0x28
 8003062:	33ff      	adds	r3, #255	@ 0xff
 8003064:	56d3      	ldrsb	r3, [r2, r3]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b2db      	uxtb	r3, r3
 800306c:	b259      	sxtb	r1, r3
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	2328      	movs	r3, #40	@ 0x28
 8003072:	33ff      	adds	r3, #255	@ 0xff
 8003074:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	0018      	movs	r0, r3
 800307a:	f7fe fb34 	bl	80016e6 <enq>
	            maze->bfs_loc[0]++;
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	2328      	movs	r3, #40	@ 0x28
 8003082:	33ff      	adds	r3, #255	@ 0xff
 8003084:	56d3      	ldrsb	r3, [r2, r3]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	3301      	adds	r3, #1
 800308a:	b2db      	uxtb	r3, r3
 800308c:	b259      	sxtb	r1, r3
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	2328      	movs	r3, #40	@ 0x28
 8003092:	33ff      	adds	r3, #255	@ 0xff
 8003094:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[1] < maze_y_len-1 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront==0 &&
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	2394      	movs	r3, #148	@ 0x94
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	56d3      	ldrsb	r3, [r2, r3]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	dd00      	ble.n	80030a4 <flood_fill+0x310>
 80030a2:	e0eb      	b.n	800327c <flood_fill+0x4e8>
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	2328      	movs	r3, #40	@ 0x28
 80030a8:	33ff      	adds	r3, #255	@ 0xff
 80030aa:	56d3      	ldrsb	r3, [r2, r3]
 80030ac:	0018      	movs	r0, r3
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	2394      	movs	r3, #148	@ 0x94
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	56d3      	ldrsb	r3, [r2, r3]
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	001a      	movs	r2, r3
 80030ba:	00d2      	lsls	r2, r2, #3
 80030bc:	18d2      	adds	r2, r2, r3
 80030be:	0003      	movs	r3, r0
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	181b      	adds	r3, r3, r0
 80030c4:	00d8      	lsls	r0, r3, #3
 80030c6:	181b      	adds	r3, r3, r0
 80030c8:	18d3      	adds	r3, r2, r3
 80030ca:	18cb      	adds	r3, r1, r3
 80030cc:	3302      	adds	r3, #2
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d000      	beq.n	80030d6 <flood_fill+0x342>
 80030d4:	e0d2      	b.n	800327c <flood_fill+0x4e8>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited==0 &&
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	2328      	movs	r3, #40	@ 0x28
 80030da:	33ff      	adds	r3, #255	@ 0xff
 80030dc:	56d3      	ldrsb	r3, [r2, r3]
 80030de:	0018      	movs	r0, r3
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	2394      	movs	r3, #148	@ 0x94
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	56d3      	ldrsb	r3, [r2, r3]
 80030e8:	3301      	adds	r3, #1
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	001a      	movs	r2, r3
 80030ee:	00d2      	lsls	r2, r2, #3
 80030f0:	18d2      	adds	r2, r2, r3
 80030f2:	0003      	movs	r3, r0
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	181b      	adds	r3, r3, r0
 80030f8:	00d8      	lsls	r0, r3, #3
 80030fa:	181b      	adds	r3, r3, r0
 80030fc:	18d3      	adds	r3, r2, r3
 80030fe:	18cb      	adds	r3, r1, r3
 8003100:	3305      	adds	r3, #5
 8003102:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[1] < maze_y_len-1 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront==0 &&
 8003104:	2b00      	cmp	r3, #0
 8003106:	d000      	beq.n	800310a <flood_fill+0x376>
 8003108:	e0b8      	b.n	800327c <flood_fill+0x4e8>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].visited==1)
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	2328      	movs	r3, #40	@ 0x28
 800310e:	33ff      	adds	r3, #255	@ 0xff
 8003110:	56d3      	ldrsb	r3, [r2, r3]
 8003112:	0018      	movs	r0, r3
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	2394      	movs	r3, #148	@ 0x94
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	56d3      	ldrsb	r3, [r2, r3]
 800311c:	3301      	adds	r3, #1
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	001a      	movs	r2, r3
 8003122:	00d2      	lsls	r2, r2, #3
 8003124:	18d2      	adds	r2, r2, r3
 8003126:	0003      	movs	r3, r0
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	181b      	adds	r3, r3, r0
 800312c:	00d8      	lsls	r0, r3, #3
 800312e:	181b      	adds	r3, r3, r0
 8003130:	18d3      	adds	r3, r2, r3
 8003132:	18cb      	adds	r3, r1, r3
 8003134:	3304      	adds	r3, #4
 8003136:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited==0 &&
 8003138:	2b01      	cmp	r3, #1
 800313a:	d000      	beq.n	800313e <flood_fill+0x3aa>
 800313c:	e09e      	b.n	800327c <flood_fill+0x4e8>
	        {
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited = 1;
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	2328      	movs	r3, #40	@ 0x28
 8003142:	33ff      	adds	r3, #255	@ 0xff
 8003144:	56d3      	ldrsb	r3, [r2, r3]
 8003146:	0018      	movs	r0, r3
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	2394      	movs	r3, #148	@ 0x94
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	56d3      	ldrsb	r3, [r2, r3]
 8003150:	3301      	adds	r3, #1
 8003152:	6879      	ldr	r1, [r7, #4]
 8003154:	001a      	movs	r2, r3
 8003156:	00d2      	lsls	r2, r2, #3
 8003158:	18d2      	adds	r2, r2, r3
 800315a:	0003      	movs	r3, r0
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	181b      	adds	r3, r3, r0
 8003160:	00d8      	lsls	r0, r3, #3
 8003162:	181b      	adds	r3, r3, r0
 8003164:	18d3      	adds	r3, r2, r3
 8003166:	18cb      	adds	r3, r1, r3
 8003168:	3305      	adds	r3, #5
 800316a:	2201      	movs	r2, #1
 800316c:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[0] = maze->bfs_loc[0];
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	2328      	movs	r3, #40	@ 0x28
 8003172:	33ff      	adds	r3, #255	@ 0xff
 8003174:	56d3      	ldrsb	r3, [r2, r3]
 8003176:	0018      	movs	r0, r3
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	2394      	movs	r3, #148	@ 0x94
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	56d3      	ldrsb	r3, [r2, r3]
 8003180:	3301      	adds	r3, #1
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	2228      	movs	r2, #40	@ 0x28
 8003186:	32ff      	adds	r2, #255	@ 0xff
 8003188:	568c      	ldrsb	r4, [r1, r2]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	001a      	movs	r2, r3
 800318e:	00d2      	lsls	r2, r2, #3
 8003190:	18d2      	adds	r2, r2, r3
 8003192:	0003      	movs	r3, r0
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	181b      	adds	r3, r3, r0
 8003198:	00d8      	lsls	r0, r3, #3
 800319a:	181b      	adds	r3, r3, r0
 800319c:	18d3      	adds	r3, r2, r3
 800319e:	18cb      	adds	r3, r1, r3
 80031a0:	3306      	adds	r3, #6
 80031a2:	1c22      	adds	r2, r4, #0
 80031a4:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[1] = maze->bfs_loc[1];
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	2328      	movs	r3, #40	@ 0x28
 80031aa:	33ff      	adds	r3, #255	@ 0xff
 80031ac:	56d3      	ldrsb	r3, [r2, r3]
 80031ae:	0018      	movs	r0, r3
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	2394      	movs	r3, #148	@ 0x94
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	56d3      	ldrsb	r3, [r2, r3]
 80031b8:	3301      	adds	r3, #1
 80031ba:	6879      	ldr	r1, [r7, #4]
 80031bc:	2294      	movs	r2, #148	@ 0x94
 80031be:	0052      	lsls	r2, r2, #1
 80031c0:	568c      	ldrsb	r4, [r1, r2]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	001a      	movs	r2, r3
 80031c6:	00d2      	lsls	r2, r2, #3
 80031c8:	18d2      	adds	r2, r2, r3
 80031ca:	0003      	movs	r3, r0
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	181b      	adds	r3, r3, r0
 80031d0:	00d8      	lsls	r0, r3, #3
 80031d2:	181b      	adds	r3, r3, r0
 80031d4:	18d3      	adds	r3, r2, r3
 80031d6:	18cb      	adds	r3, r1, r3
 80031d8:	3307      	adds	r3, #7
 80031da:	1c22      	adds	r2, r4, #0
 80031dc:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	2328      	movs	r3, #40	@ 0x28
 80031e2:	33ff      	adds	r3, #255	@ 0xff
 80031e4:	56d3      	ldrsb	r3, [r2, r3]
 80031e6:	0018      	movs	r0, r3
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	2394      	movs	r3, #148	@ 0x94
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	56d3      	ldrsb	r3, [r2, r3]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	001a      	movs	r2, r3
 80031f4:	00d2      	lsls	r2, r2, #3
 80031f6:	18d2      	adds	r2, r2, r3
 80031f8:	0003      	movs	r3, r0
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	181b      	adds	r3, r3, r0
 80031fe:	00d8      	lsls	r0, r3, #3
 8003200:	181b      	adds	r3, r3, r0
 8003202:	18d3      	adds	r3, r2, r3
 8003204:	18cb      	adds	r3, r1, r3
 8003206:	3308      	adds	r3, #8
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	b25b      	sxtb	r3, r3
 800320c:	b2db      	uxtb	r3, r3
 800320e:	3301      	adds	r3, #1
 8003210:	b2d9      	uxtb	r1, r3
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	2328      	movs	r3, #40	@ 0x28
 8003216:	33ff      	adds	r3, #255	@ 0xff
 8003218:	56d3      	ldrsb	r3, [r2, r3]
 800321a:	0018      	movs	r0, r3
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	2394      	movs	r3, #148	@ 0x94
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	56d3      	ldrsb	r3, [r2, r3]
 8003224:	3301      	adds	r3, #1
 8003226:	b24c      	sxtb	r4, r1
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	001a      	movs	r2, r3
 800322c:	00d2      	lsls	r2, r2, #3
 800322e:	18d2      	adds	r2, r2, r3
 8003230:	0003      	movs	r3, r0
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	181b      	adds	r3, r3, r0
 8003236:	00d8      	lsls	r0, r3, #3
 8003238:	181b      	adds	r3, r3, r0
 800323a:	18d3      	adds	r3, r2, r3
 800323c:	18cb      	adds	r3, r1, r3
 800323e:	3308      	adds	r3, #8
 8003240:	1c22      	adds	r2, r4, #0
 8003242:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[1]++;
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	2394      	movs	r3, #148	@ 0x94
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	56d3      	ldrsb	r3, [r2, r3]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	3301      	adds	r3, #1
 8003250:	b2db      	uxtb	r3, r3
 8003252:	b259      	sxtb	r1, r3
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	2394      	movs	r3, #148	@ 0x94
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	0018      	movs	r0, r3
 8003260:	f7fe fa41 	bl	80016e6 <enq>
	            maze->bfs_loc[1]--;
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	2394      	movs	r3, #148	@ 0x94
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	56d3      	ldrsb	r3, [r2, r3]
 800326c:	b2db      	uxtb	r3, r3
 800326e:	3b01      	subs	r3, #1
 8003270:	b2db      	uxtb	r3, r3
 8003272:	b259      	sxtb	r1, r3
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	2394      	movs	r3, #148	@ 0x94
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[0] < maze_x_len-1 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight==0 &&
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	2328      	movs	r3, #40	@ 0x28
 8003280:	33ff      	adds	r3, #255	@ 0xff
 8003282:	56d3      	ldrsb	r3, [r2, r3]
 8003284:	2b01      	cmp	r3, #1
 8003286:	dd00      	ble.n	800328a <flood_fill+0x4f6>
 8003288:	e0e7      	b.n	800345a <flood_fill+0x6c6>
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	2328      	movs	r3, #40	@ 0x28
 800328e:	33ff      	adds	r3, #255	@ 0xff
 8003290:	56d3      	ldrsb	r3, [r2, r3]
 8003292:	0018      	movs	r0, r3
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	2394      	movs	r3, #148	@ 0x94
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	56d3      	ldrsb	r3, [r2, r3]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	001a      	movs	r2, r3
 80032a0:	00d2      	lsls	r2, r2, #3
 80032a2:	18d2      	adds	r2, r2, r3
 80032a4:	0003      	movs	r3, r0
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	181b      	adds	r3, r3, r0
 80032aa:	00d8      	lsls	r0, r3, #3
 80032ac:	181b      	adds	r3, r3, r0
 80032ae:	18d3      	adds	r3, r2, r3
 80032b0:	18cb      	adds	r3, r1, r3
 80032b2:	3301      	adds	r3, #1
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d000      	beq.n	80032bc <flood_fill+0x528>
 80032ba:	e0ce      	b.n	800345a <flood_fill+0x6c6>
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited==0 &&
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	2328      	movs	r3, #40	@ 0x28
 80032c0:	33ff      	adds	r3, #255	@ 0xff
 80032c2:	56d3      	ldrsb	r3, [r2, r3]
 80032c4:	1c59      	adds	r1, r3, #1
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	2394      	movs	r3, #148	@ 0x94
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	56d3      	ldrsb	r3, [r2, r3]
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	001a      	movs	r2, r3
 80032d2:	00d2      	lsls	r2, r2, #3
 80032d4:	18d2      	adds	r2, r2, r3
 80032d6:	000b      	movs	r3, r1
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	185b      	adds	r3, r3, r1
 80032dc:	00d9      	lsls	r1, r3, #3
 80032de:	185b      	adds	r3, r3, r1
 80032e0:	18d3      	adds	r3, r2, r3
 80032e2:	18c3      	adds	r3, r0, r3
 80032e4:	3305      	adds	r3, #5
 80032e6:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[0] < maze_x_len-1 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight==0 &&
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d000      	beq.n	80032ee <flood_fill+0x55a>
 80032ec:	e0b5      	b.n	800345a <flood_fill+0x6c6>
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].visited==1)
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	2328      	movs	r3, #40	@ 0x28
 80032f2:	33ff      	adds	r3, #255	@ 0xff
 80032f4:	56d3      	ldrsb	r3, [r2, r3]
 80032f6:	1c59      	adds	r1, r3, #1
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	2394      	movs	r3, #148	@ 0x94
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	56d3      	ldrsb	r3, [r2, r3]
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	001a      	movs	r2, r3
 8003304:	00d2      	lsls	r2, r2, #3
 8003306:	18d2      	adds	r2, r2, r3
 8003308:	000b      	movs	r3, r1
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	185b      	adds	r3, r3, r1
 800330e:	00d9      	lsls	r1, r3, #3
 8003310:	185b      	adds	r3, r3, r1
 8003312:	18d3      	adds	r3, r2, r3
 8003314:	18c3      	adds	r3, r0, r3
 8003316:	3304      	adds	r3, #4
 8003318:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited==0 &&
 800331a:	2b01      	cmp	r3, #1
 800331c:	d000      	beq.n	8003320 <flood_fill+0x58c>
 800331e:	e09c      	b.n	800345a <flood_fill+0x6c6>
	        {
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited = 1;
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	2328      	movs	r3, #40	@ 0x28
 8003324:	33ff      	adds	r3, #255	@ 0xff
 8003326:	56d3      	ldrsb	r3, [r2, r3]
 8003328:	1c59      	adds	r1, r3, #1
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	2394      	movs	r3, #148	@ 0x94
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	56d3      	ldrsb	r3, [r2, r3]
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	001a      	movs	r2, r3
 8003336:	00d2      	lsls	r2, r2, #3
 8003338:	18d2      	adds	r2, r2, r3
 800333a:	000b      	movs	r3, r1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	185b      	adds	r3, r3, r1
 8003340:	00d9      	lsls	r1, r3, #3
 8003342:	185b      	adds	r3, r3, r1
 8003344:	18d3      	adds	r3, r2, r3
 8003346:	18c3      	adds	r3, r0, r3
 8003348:	3305      	adds	r3, #5
 800334a:	2201      	movs	r2, #1
 800334c:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	2328      	movs	r3, #40	@ 0x28
 8003352:	33ff      	adds	r3, #255	@ 0xff
 8003354:	56d3      	ldrsb	r3, [r2, r3]
 8003356:	1c59      	adds	r1, r3, #1
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	2394      	movs	r3, #148	@ 0x94
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	56d3      	ldrsb	r3, [r2, r3]
 8003360:	001c      	movs	r4, r3
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	2328      	movs	r3, #40	@ 0x28
 8003366:	33ff      	adds	r3, #255	@ 0xff
 8003368:	56d5      	ldrsb	r5, [r2, r3]
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	0022      	movs	r2, r4
 800336e:	00d2      	lsls	r2, r2, #3
 8003370:	1912      	adds	r2, r2, r4
 8003372:	000b      	movs	r3, r1
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	185b      	adds	r3, r3, r1
 8003378:	00d9      	lsls	r1, r3, #3
 800337a:	185b      	adds	r3, r3, r1
 800337c:	18d3      	adds	r3, r2, r3
 800337e:	18c3      	adds	r3, r0, r3
 8003380:	3306      	adds	r3, #6
 8003382:	1c2a      	adds	r2, r5, #0
 8003384:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	2328      	movs	r3, #40	@ 0x28
 800338a:	33ff      	adds	r3, #255	@ 0xff
 800338c:	56d3      	ldrsb	r3, [r2, r3]
 800338e:	1c59      	adds	r1, r3, #1
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	2394      	movs	r3, #148	@ 0x94
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	56d3      	ldrsb	r3, [r2, r3]
 8003398:	001c      	movs	r4, r3
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	2394      	movs	r3, #148	@ 0x94
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	56d5      	ldrsb	r5, [r2, r3]
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	0022      	movs	r2, r4
 80033a6:	00d2      	lsls	r2, r2, #3
 80033a8:	1912      	adds	r2, r2, r4
 80033aa:	000b      	movs	r3, r1
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	185b      	adds	r3, r3, r1
 80033b0:	00d9      	lsls	r1, r3, #3
 80033b2:	185b      	adds	r3, r3, r1
 80033b4:	18d3      	adds	r3, r2, r3
 80033b6:	18c3      	adds	r3, r0, r3
 80033b8:	3307      	adds	r3, #7
 80033ba:	1c2a      	adds	r2, r5, #0
 80033bc:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	2328      	movs	r3, #40	@ 0x28
 80033c2:	33ff      	adds	r3, #255	@ 0xff
 80033c4:	56d3      	ldrsb	r3, [r2, r3]
 80033c6:	0018      	movs	r0, r3
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	2394      	movs	r3, #148	@ 0x94
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	56d3      	ldrsb	r3, [r2, r3]
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	001a      	movs	r2, r3
 80033d4:	00d2      	lsls	r2, r2, #3
 80033d6:	18d2      	adds	r2, r2, r3
 80033d8:	0003      	movs	r3, r0
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	181b      	adds	r3, r3, r0
 80033de:	00d8      	lsls	r0, r3, #3
 80033e0:	181b      	adds	r3, r3, r0
 80033e2:	18d3      	adds	r3, r2, r3
 80033e4:	18cb      	adds	r3, r1, r3
 80033e6:	3308      	adds	r3, #8
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	b25b      	sxtb	r3, r3
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	3301      	adds	r3, #1
 80033f0:	b2d8      	uxtb	r0, r3
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	2328      	movs	r3, #40	@ 0x28
 80033f6:	33ff      	adds	r3, #255	@ 0xff
 80033f8:	56d3      	ldrsb	r3, [r2, r3]
 80033fa:	1c59      	adds	r1, r3, #1
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	2394      	movs	r3, #148	@ 0x94
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	56d3      	ldrsb	r3, [r2, r3]
 8003404:	b244      	sxtb	r4, r0
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	001a      	movs	r2, r3
 800340a:	00d2      	lsls	r2, r2, #3
 800340c:	18d2      	adds	r2, r2, r3
 800340e:	000b      	movs	r3, r1
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	185b      	adds	r3, r3, r1
 8003414:	00d9      	lsls	r1, r3, #3
 8003416:	185b      	adds	r3, r3, r1
 8003418:	18d3      	adds	r3, r2, r3
 800341a:	18c3      	adds	r3, r0, r3
 800341c:	3308      	adds	r3, #8
 800341e:	1c22      	adds	r2, r4, #0
 8003420:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[0]++;
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	2328      	movs	r3, #40	@ 0x28
 8003426:	33ff      	adds	r3, #255	@ 0xff
 8003428:	56d3      	ldrsb	r3, [r2, r3]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	3301      	adds	r3, #1
 800342e:	b2db      	uxtb	r3, r3
 8003430:	b259      	sxtb	r1, r3
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	2328      	movs	r3, #40	@ 0x28
 8003436:	33ff      	adds	r3, #255	@ 0xff
 8003438:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	0018      	movs	r0, r3
 800343e:	f7fe f952 	bl	80016e6 <enq>
	            maze->bfs_loc[0]--;
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	2328      	movs	r3, #40	@ 0x28
 8003446:	33ff      	adds	r3, #255	@ 0xff
 8003448:	56d3      	ldrsb	r3, [r2, r3]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b2db      	uxtb	r3, r3
 8003450:	b259      	sxtb	r1, r3
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	2328      	movs	r3, #40	@ 0x28
 8003456:	33ff      	adds	r3, #255	@ 0xff
 8003458:	54d1      	strb	r1, [r2, r3]
	        }
	        if (maze->bfs_loc[1] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack==0 &&
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	2394      	movs	r3, #148	@ 0x94
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	56d3      	ldrsb	r3, [r2, r3]
 8003462:	2b00      	cmp	r3, #0
 8003464:	dc00      	bgt.n	8003468 <flood_fill+0x6d4>
 8003466:	e0eb      	b.n	8003640 <flood_fill+0x8ac>
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	2328      	movs	r3, #40	@ 0x28
 800346c:	33ff      	adds	r3, #255	@ 0xff
 800346e:	56d3      	ldrsb	r3, [r2, r3]
 8003470:	0018      	movs	r0, r3
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	2394      	movs	r3, #148	@ 0x94
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	56d3      	ldrsb	r3, [r2, r3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	001a      	movs	r2, r3
 800347e:	00d2      	lsls	r2, r2, #3
 8003480:	18d2      	adds	r2, r2, r3
 8003482:	0003      	movs	r3, r0
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	181b      	adds	r3, r3, r0
 8003488:	00d8      	lsls	r0, r3, #3
 800348a:	181b      	adds	r3, r3, r0
 800348c:	18d3      	adds	r3, r2, r3
 800348e:	18cb      	adds	r3, r1, r3
 8003490:	3303      	adds	r3, #3
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d000      	beq.n	800349a <flood_fill+0x706>
 8003498:	e0d2      	b.n	8003640 <flood_fill+0x8ac>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited==0 &&
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	2328      	movs	r3, #40	@ 0x28
 800349e:	33ff      	adds	r3, #255	@ 0xff
 80034a0:	56d3      	ldrsb	r3, [r2, r3]
 80034a2:	0018      	movs	r0, r3
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	2394      	movs	r3, #148	@ 0x94
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	56d3      	ldrsb	r3, [r2, r3]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	001a      	movs	r2, r3
 80034b2:	00d2      	lsls	r2, r2, #3
 80034b4:	18d2      	adds	r2, r2, r3
 80034b6:	0003      	movs	r3, r0
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	181b      	adds	r3, r3, r0
 80034bc:	00d8      	lsls	r0, r3, #3
 80034be:	181b      	adds	r3, r3, r0
 80034c0:	18d3      	adds	r3, r2, r3
 80034c2:	18cb      	adds	r3, r1, r3
 80034c4:	3305      	adds	r3, #5
 80034c6:	781b      	ldrb	r3, [r3, #0]
	        if (maze->bfs_loc[1] > 0 && maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack==0 &&
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d000      	beq.n	80034ce <flood_fill+0x73a>
 80034cc:	e0b8      	b.n	8003640 <flood_fill+0x8ac>
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].visited==1)
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	2328      	movs	r3, #40	@ 0x28
 80034d2:	33ff      	adds	r3, #255	@ 0xff
 80034d4:	56d3      	ldrsb	r3, [r2, r3]
 80034d6:	0018      	movs	r0, r3
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	2394      	movs	r3, #148	@ 0x94
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	56d3      	ldrsb	r3, [r2, r3]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	001a      	movs	r2, r3
 80034e6:	00d2      	lsls	r2, r2, #3
 80034e8:	18d2      	adds	r2, r2, r3
 80034ea:	0003      	movs	r3, r0
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	181b      	adds	r3, r3, r0
 80034f0:	00d8      	lsls	r0, r3, #3
 80034f2:	181b      	adds	r3, r3, r0
 80034f4:	18d3      	adds	r3, r2, r3
 80034f6:	18cb      	adds	r3, r1, r3
 80034f8:	3304      	adds	r3, #4
 80034fa:	781b      	ldrb	r3, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited==0 &&
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d000      	beq.n	8003502 <flood_fill+0x76e>
 8003500:	e09e      	b.n	8003640 <flood_fill+0x8ac>
	        {
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited = 1;
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	2328      	movs	r3, #40	@ 0x28
 8003506:	33ff      	adds	r3, #255	@ 0xff
 8003508:	56d3      	ldrsb	r3, [r2, r3]
 800350a:	0018      	movs	r0, r3
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	2394      	movs	r3, #148	@ 0x94
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	56d3      	ldrsb	r3, [r2, r3]
 8003514:	3b01      	subs	r3, #1
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	001a      	movs	r2, r3
 800351a:	00d2      	lsls	r2, r2, #3
 800351c:	18d2      	adds	r2, r2, r3
 800351e:	0003      	movs	r3, r0
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	181b      	adds	r3, r3, r0
 8003524:	00d8      	lsls	r0, r3, #3
 8003526:	181b      	adds	r3, r3, r0
 8003528:	18d3      	adds	r3, r2, r3
 800352a:	18cb      	adds	r3, r1, r3
 800352c:	3305      	adds	r3, #5
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[0] = maze->bfs_loc[0];
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	2328      	movs	r3, #40	@ 0x28
 8003536:	33ff      	adds	r3, #255	@ 0xff
 8003538:	56d3      	ldrsb	r3, [r2, r3]
 800353a:	0018      	movs	r0, r3
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	2394      	movs	r3, #148	@ 0x94
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	56d3      	ldrsb	r3, [r2, r3]
 8003544:	3b01      	subs	r3, #1
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	2228      	movs	r2, #40	@ 0x28
 800354a:	32ff      	adds	r2, #255	@ 0xff
 800354c:	568c      	ldrsb	r4, [r1, r2]
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	001a      	movs	r2, r3
 8003552:	00d2      	lsls	r2, r2, #3
 8003554:	18d2      	adds	r2, r2, r3
 8003556:	0003      	movs	r3, r0
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	181b      	adds	r3, r3, r0
 800355c:	00d8      	lsls	r0, r3, #3
 800355e:	181b      	adds	r3, r3, r0
 8003560:	18d3      	adds	r3, r2, r3
 8003562:	18cb      	adds	r3, r1, r3
 8003564:	3306      	adds	r3, #6
 8003566:	1c22      	adds	r2, r4, #0
 8003568:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[1] = maze->bfs_loc[1];
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	2328      	movs	r3, #40	@ 0x28
 800356e:	33ff      	adds	r3, #255	@ 0xff
 8003570:	56d3      	ldrsb	r3, [r2, r3]
 8003572:	0018      	movs	r0, r3
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	2394      	movs	r3, #148	@ 0x94
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	56d3      	ldrsb	r3, [r2, r3]
 800357c:	3b01      	subs	r3, #1
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	2294      	movs	r2, #148	@ 0x94
 8003582:	0052      	lsls	r2, r2, #1
 8003584:	568c      	ldrsb	r4, [r1, r2]
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	001a      	movs	r2, r3
 800358a:	00d2      	lsls	r2, r2, #3
 800358c:	18d2      	adds	r2, r2, r3
 800358e:	0003      	movs	r3, r0
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	181b      	adds	r3, r3, r0
 8003594:	00d8      	lsls	r0, r3, #3
 8003596:	181b      	adds	r3, r3, r0
 8003598:	18d3      	adds	r3, r2, r3
 800359a:	18cb      	adds	r3, r1, r3
 800359c:	3307      	adds	r3, #7
 800359e:	1c22      	adds	r2, r4, #0
 80035a0:	701a      	strb	r2, [r3, #0]
	            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].cost = maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].cost + 1;
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	2328      	movs	r3, #40	@ 0x28
 80035a6:	33ff      	adds	r3, #255	@ 0xff
 80035a8:	56d3      	ldrsb	r3, [r2, r3]
 80035aa:	0018      	movs	r0, r3
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	2394      	movs	r3, #148	@ 0x94
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	56d3      	ldrsb	r3, [r2, r3]
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	001a      	movs	r2, r3
 80035b8:	00d2      	lsls	r2, r2, #3
 80035ba:	18d2      	adds	r2, r2, r3
 80035bc:	0003      	movs	r3, r0
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	181b      	adds	r3, r3, r0
 80035c2:	00d8      	lsls	r0, r3, #3
 80035c4:	181b      	adds	r3, r3, r0
 80035c6:	18d3      	adds	r3, r2, r3
 80035c8:	18cb      	adds	r3, r1, r3
 80035ca:	3308      	adds	r3, #8
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	b25b      	sxtb	r3, r3
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	3301      	adds	r3, #1
 80035d4:	b2d9      	uxtb	r1, r3
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	2328      	movs	r3, #40	@ 0x28
 80035da:	33ff      	adds	r3, #255	@ 0xff
 80035dc:	56d3      	ldrsb	r3, [r2, r3]
 80035de:	0018      	movs	r0, r3
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	2394      	movs	r3, #148	@ 0x94
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	56d3      	ldrsb	r3, [r2, r3]
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b24c      	sxtb	r4, r1
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	001a      	movs	r2, r3
 80035f0:	00d2      	lsls	r2, r2, #3
 80035f2:	18d2      	adds	r2, r2, r3
 80035f4:	0003      	movs	r3, r0
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	181b      	adds	r3, r3, r0
 80035fa:	00d8      	lsls	r0, r3, #3
 80035fc:	181b      	adds	r3, r3, r0
 80035fe:	18d3      	adds	r3, r2, r3
 8003600:	18cb      	adds	r3, r1, r3
 8003602:	3308      	adds	r3, #8
 8003604:	1c22      	adds	r2, r4, #0
 8003606:	701a      	strb	r2, [r3, #0]
	            maze->bfs_loc[1]--;
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	2394      	movs	r3, #148	@ 0x94
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	56d3      	ldrsb	r3, [r2, r3]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b2db      	uxtb	r3, r3
 8003616:	b259      	sxtb	r1, r3
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	2394      	movs	r3, #148	@ 0x94
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	54d1      	strb	r1, [r2, r3]

	            enq(maze);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	0018      	movs	r0, r3
 8003624:	f7fe f85f 	bl	80016e6 <enq>
	            maze->bfs_loc[1]++;
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	2394      	movs	r3, #148	@ 0x94
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	56d3      	ldrsb	r3, [r2, r3]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	3301      	adds	r3, #1
 8003634:	b2db      	uxtb	r3, r3
 8003636:	b259      	sxtb	r1, r3
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	2394      	movs	r3, #148	@ 0x94
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	54d1      	strb	r1, [r2, r3]
	    while (maze->q_r - maze->q_f + 1 > 0)
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	2326      	movs	r3, #38	@ 0x26
 8003644:	33ff      	adds	r3, #255	@ 0xff
 8003646:	56d3      	ldrsb	r3, [r2, r3]
 8003648:	0019      	movs	r1, r3
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	2393      	movs	r3, #147	@ 0x93
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	56d3      	ldrsb	r3, [r2, r3]
 8003652:	1acb      	subs	r3, r1, r3
 8003654:	d401      	bmi.n	800365a <flood_fill+0x8c6>
 8003656:	f7ff fc2d 	bl	8002eb4 <flood_fill+0x120>
	    // log("Starting pathfinding from " + std::to_string(curr_cell[0]) + "," + std::to_string(curr_cell[1]) + " to " + std::to_string(dest[0]) + "," + std::to_string(dest[1]));

	    // Build path by following lowest cost neighbors

	    // Start from current position
	    int8_t tx = maze->curr_cell[0];
 800365a:	2015      	movs	r0, #21
 800365c:	183b      	adds	r3, r7, r0
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	2151      	movs	r1, #81	@ 0x51
 8003662:	5c52      	ldrb	r2, [r2, r1]
 8003664:	701a      	strb	r2, [r3, #0]
	    int8_t ty = maze->curr_cell[1];
 8003666:	2414      	movs	r4, #20
 8003668:	193b      	adds	r3, r7, r4
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	2152      	movs	r1, #82	@ 0x52
 800366e:	5c52      	ldrb	r2, [r2, r1]
 8003670:	701a      	strb	r2, [r3, #0]

	    // Add current cell to path
	    maze->path[maze->plen][0] = tx;
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	23a2      	movs	r3, #162	@ 0xa2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	56d3      	ldrsb	r3, [r2, r3]
 800367a:	001a      	movs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3298      	adds	r2, #152	@ 0x98
 8003680:	0052      	lsls	r2, r2, #1
 8003682:	1839      	adds	r1, r7, r0
 8003684:	7809      	ldrb	r1, [r1, #0]
 8003686:	54d1      	strb	r1, [r2, r3]
	    maze->path[maze->plen][1] = ty;
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	23a2      	movs	r3, #162	@ 0xa2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	56d3      	ldrsb	r3, [r2, r3]
 8003690:	001a      	movs	r2, r3
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	2332      	movs	r3, #50	@ 0x32
 8003696:	33ff      	adds	r3, #255	@ 0xff
 8003698:	0052      	lsls	r2, r2, #1
 800369a:	188a      	adds	r2, r1, r2
 800369c:	18d3      	adds	r3, r2, r3
 800369e:	193a      	adds	r2, r7, r4
 80036a0:	7812      	ldrb	r2, [r2, #0]
 80036a2:	701a      	strb	r2, [r3, #0]
	    maze->plen++;
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	23a2      	movs	r3, #162	@ 0xa2
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	56d3      	ldrsb	r3, [r2, r3]
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	3301      	adds	r3, #1
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	b259      	sxtb	r1, r3
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	23a2      	movs	r3, #162	@ 0xa2
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	54d1      	strb	r1, [r2, r3]

	    // Follow path of decreasing costs until we reach destination
	    while (!(tx == maze->dest[0] && ty == maze->dest[1]))
 80036bc:	e211      	b.n	8003ae2 <flood_fill+0xd4e>
	    {
	        int min_cost = 999;
 80036be:	4be9      	ldr	r3, [pc, #932]	@ (8003a64 <flood_fill+0xcd0>)
 80036c0:	613b      	str	r3, [r7, #16]
	        int8_t next_x = tx;
 80036c2:	260f      	movs	r6, #15
 80036c4:	19bb      	adds	r3, r7, r6
 80036c6:	2415      	movs	r4, #21
 80036c8:	193a      	adds	r2, r7, r4
 80036ca:	7812      	ldrb	r2, [r2, #0]
 80036cc:	701a      	strb	r2, [r3, #0]
	        int8_t next_y = ty;
 80036ce:	230e      	movs	r3, #14
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	2514      	movs	r5, #20
 80036d4:	197a      	adds	r2, r7, r5
 80036d6:	7812      	ldrb	r2, [r2, #0]
 80036d8:	701a      	strb	r2, [r3, #0]
	        int8_t found_next = 0;
 80036da:	220d      	movs	r2, #13
 80036dc:	18bb      	adds	r3, r7, r2
 80036de:	2200      	movs	r2, #0
 80036e0:	701a      	strb	r2, [r3, #0]

	        // Check all four neighbors for the one with minimum cost
	        // Left neighbor
	        if (tx > 0 && maze->cells[tx][ty].wallLeft==0 && maze->cells[tx - 1][ty].visited==1 && maze->cells[tx - 1][ty].cost < min_cost)
 80036e2:	193b      	adds	r3, r7, r4
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	b25b      	sxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	dd66      	ble.n	80037ba <flood_fill+0xa26>
 80036ec:	193b      	adds	r3, r7, r4
 80036ee:	2100      	movs	r1, #0
 80036f0:	5659      	ldrsb	r1, [r3, r1]
 80036f2:	197b      	adds	r3, r7, r5
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	b25b      	sxtb	r3, r3
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	001a      	movs	r2, r3
 80036fc:	00d2      	lsls	r2, r2, #3
 80036fe:	18d2      	adds	r2, r2, r3
 8003700:	000b      	movs	r3, r1
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	185b      	adds	r3, r3, r1
 8003706:	00d9      	lsls	r1, r3, #3
 8003708:	185b      	adds	r3, r3, r1
 800370a:	18d3      	adds	r3, r2, r3
 800370c:	5c1b      	ldrb	r3, [r3, r0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d153      	bne.n	80037ba <flood_fill+0xa26>
 8003712:	193b      	adds	r3, r7, r4
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	b25b      	sxtb	r3, r3
 8003718:	1e59      	subs	r1, r3, #1
 800371a:	197b      	adds	r3, r7, r5
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	b25b      	sxtb	r3, r3
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	001a      	movs	r2, r3
 8003724:	00d2      	lsls	r2, r2, #3
 8003726:	18d2      	adds	r2, r2, r3
 8003728:	000b      	movs	r3, r1
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	185b      	adds	r3, r3, r1
 800372e:	00d9      	lsls	r1, r3, #3
 8003730:	185b      	adds	r3, r3, r1
 8003732:	18d3      	adds	r3, r2, r3
 8003734:	18c3      	adds	r3, r0, r3
 8003736:	3304      	adds	r3, #4
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d13d      	bne.n	80037ba <flood_fill+0xa26>
 800373e:	193b      	adds	r3, r7, r4
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	b25b      	sxtb	r3, r3
 8003744:	1e59      	subs	r1, r3, #1
 8003746:	197b      	adds	r3, r7, r5
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	b25b      	sxtb	r3, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	001a      	movs	r2, r3
 8003750:	00d2      	lsls	r2, r2, #3
 8003752:	18d2      	adds	r2, r2, r3
 8003754:	000b      	movs	r3, r1
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	185b      	adds	r3, r3, r1
 800375a:	00d9      	lsls	r1, r3, #3
 800375c:	185b      	adds	r3, r3, r1
 800375e:	18d3      	adds	r3, r2, r3
 8003760:	18c3      	adds	r3, r0, r3
 8003762:	3308      	adds	r3, #8
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b25b      	sxtb	r3, r3
 8003768:	001a      	movs	r2, r3
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4293      	cmp	r3, r2
 800376e:	dd24      	ble.n	80037ba <flood_fill+0xa26>
	        {
	            min_cost = maze->cells[tx - 1][ty].cost;
 8003770:	193b      	adds	r3, r7, r4
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	b25b      	sxtb	r3, r3
 8003776:	1e59      	subs	r1, r3, #1
 8003778:	197b      	adds	r3, r7, r5
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	b25b      	sxtb	r3, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	001a      	movs	r2, r3
 8003782:	00d2      	lsls	r2, r2, #3
 8003784:	18d2      	adds	r2, r2, r3
 8003786:	000b      	movs	r3, r1
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	185b      	adds	r3, r3, r1
 800378c:	00d9      	lsls	r1, r3, #3
 800378e:	185b      	adds	r3, r3, r1
 8003790:	18d3      	adds	r3, r2, r3
 8003792:	18c3      	adds	r3, r0, r3
 8003794:	3308      	adds	r3, #8
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	b25b      	sxtb	r3, r3
 800379a:	613b      	str	r3, [r7, #16]
	            next_x = tx - 1;
 800379c:	193b      	adds	r3, r7, r4
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b2da      	uxtb	r2, r3
 80037a4:	19bb      	adds	r3, r7, r6
 80037a6:	701a      	strb	r2, [r3, #0]
	            next_y = ty;
 80037a8:	230e      	movs	r3, #14
 80037aa:	18fb      	adds	r3, r7, r3
 80037ac:	197a      	adds	r2, r7, r5
 80037ae:	7812      	ldrb	r2, [r2, #0]
 80037b0:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 80037b2:	220d      	movs	r2, #13
 80037b4:	18bb      	adds	r3, r7, r2
 80037b6:	2201      	movs	r2, #1
 80037b8:	701a      	strb	r2, [r3, #0]
	        }
	        // Front neighbor (North)
	        if (ty < maze_y_len-1 && maze->cells[tx][ty].wallFront==0 && maze->cells[tx][ty + 1].visited==1 && maze->cells[tx][ty + 1].cost < min_cost)
 80037ba:	2414      	movs	r4, #20
 80037bc:	193b      	adds	r3, r7, r4
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	b25b      	sxtb	r3, r3
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	dc6a      	bgt.n	800389c <flood_fill+0xb08>
 80037c6:	2515      	movs	r5, #21
 80037c8:	197b      	adds	r3, r7, r5
 80037ca:	2100      	movs	r1, #0
 80037cc:	5659      	ldrsb	r1, [r3, r1]
 80037ce:	193b      	adds	r3, r7, r4
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	b25b      	sxtb	r3, r3
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	001a      	movs	r2, r3
 80037d8:	00d2      	lsls	r2, r2, #3
 80037da:	18d2      	adds	r2, r2, r3
 80037dc:	000b      	movs	r3, r1
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	185b      	adds	r3, r3, r1
 80037e2:	00d9      	lsls	r1, r3, #3
 80037e4:	185b      	adds	r3, r3, r1
 80037e6:	18d3      	adds	r3, r2, r3
 80037e8:	18c3      	adds	r3, r0, r3
 80037ea:	3302      	adds	r3, #2
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d154      	bne.n	800389c <flood_fill+0xb08>
 80037f2:	197b      	adds	r3, r7, r5
 80037f4:	2100      	movs	r1, #0
 80037f6:	5659      	ldrsb	r1, [r3, r1]
 80037f8:	193b      	adds	r3, r7, r4
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	b25b      	sxtb	r3, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	001a      	movs	r2, r3
 8003804:	00d2      	lsls	r2, r2, #3
 8003806:	18d2      	adds	r2, r2, r3
 8003808:	000b      	movs	r3, r1
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	185b      	adds	r3, r3, r1
 800380e:	00d9      	lsls	r1, r3, #3
 8003810:	185b      	adds	r3, r3, r1
 8003812:	18d3      	adds	r3, r2, r3
 8003814:	18c3      	adds	r3, r0, r3
 8003816:	3304      	adds	r3, #4
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d13e      	bne.n	800389c <flood_fill+0xb08>
 800381e:	197b      	adds	r3, r7, r5
 8003820:	2100      	movs	r1, #0
 8003822:	5659      	ldrsb	r1, [r3, r1]
 8003824:	193b      	adds	r3, r7, r4
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	b25b      	sxtb	r3, r3
 800382a:	3301      	adds	r3, #1
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	001a      	movs	r2, r3
 8003830:	00d2      	lsls	r2, r2, #3
 8003832:	18d2      	adds	r2, r2, r3
 8003834:	000b      	movs	r3, r1
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	185b      	adds	r3, r3, r1
 800383a:	00d9      	lsls	r1, r3, #3
 800383c:	185b      	adds	r3, r3, r1
 800383e:	18d3      	adds	r3, r2, r3
 8003840:	18c3      	adds	r3, r0, r3
 8003842:	3308      	adds	r3, #8
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	b25b      	sxtb	r3, r3
 8003848:	001a      	movs	r2, r3
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4293      	cmp	r3, r2
 800384e:	dd25      	ble.n	800389c <flood_fill+0xb08>
	        {
	            min_cost = maze->cells[tx][ty + 1].cost;
 8003850:	197b      	adds	r3, r7, r5
 8003852:	2100      	movs	r1, #0
 8003854:	5659      	ldrsb	r1, [r3, r1]
 8003856:	193b      	adds	r3, r7, r4
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	b25b      	sxtb	r3, r3
 800385c:	3301      	adds	r3, #1
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	001a      	movs	r2, r3
 8003862:	00d2      	lsls	r2, r2, #3
 8003864:	18d2      	adds	r2, r2, r3
 8003866:	000b      	movs	r3, r1
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	185b      	adds	r3, r3, r1
 800386c:	00d9      	lsls	r1, r3, #3
 800386e:	185b      	adds	r3, r3, r1
 8003870:	18d3      	adds	r3, r2, r3
 8003872:	18c3      	adds	r3, r0, r3
 8003874:	3308      	adds	r3, #8
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	b25b      	sxtb	r3, r3
 800387a:	613b      	str	r3, [r7, #16]
	            next_x = tx;
 800387c:	230f      	movs	r3, #15
 800387e:	18fb      	adds	r3, r7, r3
 8003880:	197a      	adds	r2, r7, r5
 8003882:	7812      	ldrb	r2, [r2, #0]
 8003884:	701a      	strb	r2, [r3, #0]
	            next_y = ty + 1;
 8003886:	193b      	adds	r3, r7, r4
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	3301      	adds	r3, #1
 800388c:	b2da      	uxtb	r2, r3
 800388e:	230e      	movs	r3, #14
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003894:	230d      	movs	r3, #13
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2201      	movs	r2, #1
 800389a:	701a      	strb	r2, [r3, #0]
	        }
	        // Right neighbor
	        if (tx < maze_x_len-1 && maze->cells[tx][ty].wallRight==0 && maze->cells[tx + 1][ty].visited==1 && maze->cells[tx + 1][ty].cost < min_cost)
 800389c:	2415      	movs	r4, #21
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	b25b      	sxtb	r3, r3
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	dc6a      	bgt.n	800397e <flood_fill+0xbea>
 80038a8:	193b      	adds	r3, r7, r4
 80038aa:	2100      	movs	r1, #0
 80038ac:	5659      	ldrsb	r1, [r3, r1]
 80038ae:	2514      	movs	r5, #20
 80038b0:	197b      	adds	r3, r7, r5
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	b25b      	sxtb	r3, r3
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	001a      	movs	r2, r3
 80038ba:	00d2      	lsls	r2, r2, #3
 80038bc:	18d2      	adds	r2, r2, r3
 80038be:	000b      	movs	r3, r1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	185b      	adds	r3, r3, r1
 80038c4:	00d9      	lsls	r1, r3, #3
 80038c6:	185b      	adds	r3, r3, r1
 80038c8:	18d3      	adds	r3, r2, r3
 80038ca:	18c3      	adds	r3, r0, r3
 80038cc:	3301      	adds	r3, #1
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d154      	bne.n	800397e <flood_fill+0xbea>
 80038d4:	193b      	adds	r3, r7, r4
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	b25b      	sxtb	r3, r3
 80038da:	1c59      	adds	r1, r3, #1
 80038dc:	197b      	adds	r3, r7, r5
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	b25b      	sxtb	r3, r3
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	001a      	movs	r2, r3
 80038e6:	00d2      	lsls	r2, r2, #3
 80038e8:	18d2      	adds	r2, r2, r3
 80038ea:	000b      	movs	r3, r1
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	185b      	adds	r3, r3, r1
 80038f0:	00d9      	lsls	r1, r3, #3
 80038f2:	185b      	adds	r3, r3, r1
 80038f4:	18d3      	adds	r3, r2, r3
 80038f6:	18c3      	adds	r3, r0, r3
 80038f8:	3304      	adds	r3, #4
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d13e      	bne.n	800397e <flood_fill+0xbea>
 8003900:	193b      	adds	r3, r7, r4
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	b25b      	sxtb	r3, r3
 8003906:	1c59      	adds	r1, r3, #1
 8003908:	197b      	adds	r3, r7, r5
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	b25b      	sxtb	r3, r3
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	001a      	movs	r2, r3
 8003912:	00d2      	lsls	r2, r2, #3
 8003914:	18d2      	adds	r2, r2, r3
 8003916:	000b      	movs	r3, r1
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	185b      	adds	r3, r3, r1
 800391c:	00d9      	lsls	r1, r3, #3
 800391e:	185b      	adds	r3, r3, r1
 8003920:	18d3      	adds	r3, r2, r3
 8003922:	18c3      	adds	r3, r0, r3
 8003924:	3308      	adds	r3, #8
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	b25b      	sxtb	r3, r3
 800392a:	001a      	movs	r2, r3
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4293      	cmp	r3, r2
 8003930:	dd25      	ble.n	800397e <flood_fill+0xbea>
	        {
	            min_cost = maze->cells[tx + 1][ty].cost;
 8003932:	193b      	adds	r3, r7, r4
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	b25b      	sxtb	r3, r3
 8003938:	1c59      	adds	r1, r3, #1
 800393a:	197b      	adds	r3, r7, r5
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	b25b      	sxtb	r3, r3
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	001a      	movs	r2, r3
 8003944:	00d2      	lsls	r2, r2, #3
 8003946:	18d2      	adds	r2, r2, r3
 8003948:	000b      	movs	r3, r1
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	185b      	adds	r3, r3, r1
 800394e:	00d9      	lsls	r1, r3, #3
 8003950:	185b      	adds	r3, r3, r1
 8003952:	18d3      	adds	r3, r2, r3
 8003954:	18c3      	adds	r3, r0, r3
 8003956:	3308      	adds	r3, #8
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	b25b      	sxtb	r3, r3
 800395c:	613b      	str	r3, [r7, #16]
	            next_x = tx + 1;
 800395e:	193b      	adds	r3, r7, r4
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	3301      	adds	r3, #1
 8003964:	b2da      	uxtb	r2, r3
 8003966:	230f      	movs	r3, #15
 8003968:	18fb      	adds	r3, r7, r3
 800396a:	701a      	strb	r2, [r3, #0]
	            next_y = ty;
 800396c:	230e      	movs	r3, #14
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	197a      	adds	r2, r7, r5
 8003972:	7812      	ldrb	r2, [r2, #0]
 8003974:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003976:	230d      	movs	r3, #13
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	2201      	movs	r2, #1
 800397c:	701a      	strb	r2, [r3, #0]
	        }
	        // Back neighbor (South)
	        if (ty > 0 && maze->cells[tx][ty].wallBack==0 && maze->cells[tx][ty - 1].visited==1 && maze->cells[tx][ty - 1].cost < min_cost)
 800397e:	2414      	movs	r4, #20
 8003980:	193b      	adds	r3, r7, r4
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	b25b      	sxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	dd6e      	ble.n	8003a68 <flood_fill+0xcd4>
 800398a:	2515      	movs	r5, #21
 800398c:	197b      	adds	r3, r7, r5
 800398e:	2100      	movs	r1, #0
 8003990:	5659      	ldrsb	r1, [r3, r1]
 8003992:	193b      	adds	r3, r7, r4
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	b25b      	sxtb	r3, r3
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	001a      	movs	r2, r3
 800399c:	00d2      	lsls	r2, r2, #3
 800399e:	18d2      	adds	r2, r2, r3
 80039a0:	000b      	movs	r3, r1
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	185b      	adds	r3, r3, r1
 80039a6:	00d9      	lsls	r1, r3, #3
 80039a8:	185b      	adds	r3, r3, r1
 80039aa:	18d3      	adds	r3, r2, r3
 80039ac:	18c3      	adds	r3, r0, r3
 80039ae:	3303      	adds	r3, #3
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d158      	bne.n	8003a68 <flood_fill+0xcd4>
 80039b6:	197b      	adds	r3, r7, r5
 80039b8:	2100      	movs	r1, #0
 80039ba:	5659      	ldrsb	r1, [r3, r1]
 80039bc:	193b      	adds	r3, r7, r4
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	b25b      	sxtb	r3, r3
 80039c2:	3b01      	subs	r3, #1
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	001a      	movs	r2, r3
 80039c8:	00d2      	lsls	r2, r2, #3
 80039ca:	18d2      	adds	r2, r2, r3
 80039cc:	000b      	movs	r3, r1
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	185b      	adds	r3, r3, r1
 80039d2:	00d9      	lsls	r1, r3, #3
 80039d4:	185b      	adds	r3, r3, r1
 80039d6:	18d3      	adds	r3, r2, r3
 80039d8:	18c3      	adds	r3, r0, r3
 80039da:	3304      	adds	r3, #4
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d142      	bne.n	8003a68 <flood_fill+0xcd4>
 80039e2:	197b      	adds	r3, r7, r5
 80039e4:	2100      	movs	r1, #0
 80039e6:	5659      	ldrsb	r1, [r3, r1]
 80039e8:	193b      	adds	r3, r7, r4
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	b25b      	sxtb	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	001a      	movs	r2, r3
 80039f4:	00d2      	lsls	r2, r2, #3
 80039f6:	18d2      	adds	r2, r2, r3
 80039f8:	000b      	movs	r3, r1
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	185b      	adds	r3, r3, r1
 80039fe:	00d9      	lsls	r1, r3, #3
 8003a00:	185b      	adds	r3, r3, r1
 8003a02:	18d3      	adds	r3, r2, r3
 8003a04:	18c3      	adds	r3, r0, r3
 8003a06:	3308      	adds	r3, #8
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	b25b      	sxtb	r3, r3
 8003a0c:	001a      	movs	r2, r3
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4293      	cmp	r3, r2
 8003a12:	dd29      	ble.n	8003a68 <flood_fill+0xcd4>
	        {
	            min_cost = maze->cells[tx][ty - 1].cost;
 8003a14:	197b      	adds	r3, r7, r5
 8003a16:	2100      	movs	r1, #0
 8003a18:	5659      	ldrsb	r1, [r3, r1]
 8003a1a:	193b      	adds	r3, r7, r4
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	b25b      	sxtb	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	001a      	movs	r2, r3
 8003a26:	00d2      	lsls	r2, r2, #3
 8003a28:	18d2      	adds	r2, r2, r3
 8003a2a:	000b      	movs	r3, r1
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	185b      	adds	r3, r3, r1
 8003a30:	00d9      	lsls	r1, r3, #3
 8003a32:	185b      	adds	r3, r3, r1
 8003a34:	18d3      	adds	r3, r2, r3
 8003a36:	18c3      	adds	r3, r0, r3
 8003a38:	3308      	adds	r3, #8
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b25b      	sxtb	r3, r3
 8003a3e:	613b      	str	r3, [r7, #16]
	            next_x = tx;
 8003a40:	230f      	movs	r3, #15
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	197a      	adds	r2, r7, r5
 8003a46:	7812      	ldrb	r2, [r2, #0]
 8003a48:	701a      	strb	r2, [r3, #0]
	            next_y = ty - 1;
 8003a4a:	193b      	adds	r3, r7, r4
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	230e      	movs	r3, #14
 8003a54:	18fb      	adds	r3, r7, r3
 8003a56:	701a      	strb	r2, [r3, #0]
	            found_next = 1;
 8003a58:	230d      	movs	r3, #13
 8003a5a:	18fb      	adds	r3, r7, r3
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	701a      	strb	r2, [r3, #0]
 8003a60:	e002      	b.n	8003a68 <flood_fill+0xcd4>
 8003a62:	46c0      	nop			@ (mov r8, r8)
 8003a64:	000003e7 	.word	0x000003e7
	        }

	        if (found_next==0)
 8003a68:	230d      	movs	r3, #13
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	b25b      	sxtb	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d04d      	beq.n	8003b10 <flood_fill+0xd7c>
	            // log("No path found to destination!");
	            return;
	        }

	        // Move to next cell
	        tx = next_x;
 8003a74:	2115      	movs	r1, #21
 8003a76:	187b      	adds	r3, r7, r1
 8003a78:	220f      	movs	r2, #15
 8003a7a:	18ba      	adds	r2, r7, r2
 8003a7c:	7812      	ldrb	r2, [r2, #0]
 8003a7e:	701a      	strb	r2, [r3, #0]
	        ty = next_y;
 8003a80:	2014      	movs	r0, #20
 8003a82:	183b      	adds	r3, r7, r0
 8003a84:	220e      	movs	r2, #14
 8003a86:	18ba      	adds	r2, r7, r2
 8003a88:	7812      	ldrb	r2, [r2, #0]
 8003a8a:	701a      	strb	r2, [r3, #0]
	        maze->path[maze->plen][0] = tx;
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	23a2      	movs	r3, #162	@ 0xa2
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	56d3      	ldrsb	r3, [r2, r3]
 8003a94:	001a      	movs	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3298      	adds	r2, #152	@ 0x98
 8003a9a:	0052      	lsls	r2, r2, #1
 8003a9c:	1879      	adds	r1, r7, r1
 8003a9e:	7809      	ldrb	r1, [r1, #0]
 8003aa0:	54d1      	strb	r1, [r2, r3]
	        maze->path[maze->plen][1] = ty;
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	23a2      	movs	r3, #162	@ 0xa2
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	56d3      	ldrsb	r3, [r2, r3]
 8003aaa:	001a      	movs	r2, r3
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	2332      	movs	r3, #50	@ 0x32
 8003ab0:	33ff      	adds	r3, #255	@ 0xff
 8003ab2:	0052      	lsls	r2, r2, #1
 8003ab4:	188a      	adds	r2, r1, r2
 8003ab6:	18d3      	adds	r3, r2, r3
 8003ab8:	183a      	adds	r2, r7, r0
 8003aba:	7812      	ldrb	r2, [r2, #0]
 8003abc:	701a      	strb	r2, [r3, #0]
	        maze->plen++;
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	23a2      	movs	r3, #162	@ 0xa2
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	56d3      	ldrsb	r3, [r2, r3]
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	b259      	sxtb	r1, r3
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	23a2      	movs	r3, #162	@ 0xa2
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	54d1      	strb	r1, [r2, r3]

	        // Safety check
	        if (maze->plen >= path_len)
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	23a2      	movs	r3, #162	@ 0xa2
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	56d3      	ldrsb	r3, [r2, r3]
 8003ade:	2b09      	cmp	r3, #9
 8003ae0:	dc18      	bgt.n	8003b14 <flood_fill+0xd80>
	    while (!(tx == maze->dest[0] && ty == maze->dest[1]))
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	2397      	movs	r3, #151	@ 0x97
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	56d3      	ldrsb	r3, [r2, r3]
 8003aea:	2215      	movs	r2, #21
 8003aec:	18ba      	adds	r2, r7, r2
 8003aee:	7812      	ldrb	r2, [r2, #0]
 8003af0:	b252      	sxtb	r2, r2
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d000      	beq.n	8003af8 <flood_fill+0xd64>
 8003af6:	e5e2      	b.n	80036be <flood_fill+0x92a>
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	2330      	movs	r3, #48	@ 0x30
 8003afc:	33ff      	adds	r3, #255	@ 0xff
 8003afe:	56d3      	ldrsb	r3, [r2, r3]
 8003b00:	2214      	movs	r2, #20
 8003b02:	18ba      	adds	r2, r7, r2
 8003b04:	7812      	ldrb	r2, [r2, #0]
 8003b06:	b252      	sxtb	r2, r2
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d000      	beq.n	8003b0e <flood_fill+0xd7a>
 8003b0c:	e5d7      	b.n	80036be <flood_fill+0x92a>
 8003b0e:	e002      	b.n	8003b16 <flood_fill+0xd82>
	            return;
 8003b10:	46c0      	nop			@ (mov r8, r8)
 8003b12:	e000      	b.n	8003b16 <flood_fill+0xd82>
	        {
	            // log("Path too long, aborting");
	            return;
 8003b14:	46c0      	nop			@ (mov r8, r8)
//
//            // move forward one step
//            move_forward(maze,sim_maze);
//        }

}
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b007      	add	sp, #28
 8003b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b1c <main>:
static void MX_GPIO_Init(void);
static void MX_RTC_Init(void);
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
int main(void)
{
 8003b1c:	b5b0      	push	{r4, r5, r7, lr}
 8003b1e:	4c1f      	ldr	r4, [pc, #124]	@ (8003b9c <main+0x80>)
 8003b20:	44a5      	add	sp, r4
 8003b22:	af00      	add	r7, sp, #0
  HAL_Init();
 8003b24:	f000 fbd4 	bl	80042d0 <HAL_Init>
  SystemClock_Config();
 8003b28:	f000 f83a 	bl	8003ba0 <SystemClock_Config>
  MX_GPIO_Init();
 8003b2c:	f000 f9ba 	bl	8003ea4 <MX_GPIO_Init>
  MX_RTC_Init();
 8003b30:	f000 f8b0 	bl	8003c94 <MX_RTC_Init>
  MX_SPI1_Init();
 8003b34:	f000 f94e 	bl	8003dd4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003b38:	f000 f984 	bl	8003e44 <MX_USART2_UART_Init>


  struct Maze sim_maze;
  Maze(&sim_maze,0,2);
 8003b3c:	25a6      	movs	r5, #166	@ 0xa6
 8003b3e:	006d      	lsls	r5, r5, #1
 8003b40:	197b      	adds	r3, r7, r5
 8003b42:	2202      	movs	r2, #2
 8003b44:	2100      	movs	r1, #0
 8003b46:	0018      	movs	r0, r3
 8003b48:	f7fc fc9d 	bl	8000486 <Maze>
  Maze_SIM(&sim_maze);
 8003b4c:	197b      	adds	r3, r7, r5
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f7fc fd4f 	bl	80005f2 <Maze_SIM>

  struct Maze maze;
  Maze(&maze,0,2);
 8003b54:	1d3b      	adds	r3, r7, #4
 8003b56:	2202      	movs	r2, #2
 8003b58:	2100      	movs	r1, #0
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f7fc fc93 	bl	8000486 <Maze>

  int a = 1;
 8003b60:	2301      	movs	r3, #1
 8003b62:	24a5      	movs	r4, #165	@ 0xa5
 8003b64:	00a4      	lsls	r4, r4, #2
 8003b66:	193a      	adds	r2, r7, r4
 8003b68:	6013      	str	r3, [r2, #0]
  DFS_explore(&maze,&sim_maze);
 8003b6a:	197a      	adds	r2, r7, r5
 8003b6c:	1d3b      	adds	r3, r7, #4
 8003b6e:	0011      	movs	r1, r2
 8003b70:	0018      	movs	r0, r3
 8003b72:	f7fe ff34 	bl	80029de <DFS_explore>
  a++;
 8003b76:	0022      	movs	r2, r4
 8003b78:	18bb      	adds	r3, r7, r2
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	18b9      	adds	r1, r7, r2
 8003b80:	600b      	str	r3, [r1, #0]
  a++;
 8003b82:	18bb      	adds	r3, r7, r2
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3301      	adds	r3, #1
 8003b88:	18ba      	adds	r2, r7, r2
 8003b8a:	6013      	str	r3, [r2, #0]
  flood_fill(&maze,&sim_maze);
 8003b8c:	197a      	adds	r2, r7, r5
 8003b8e:	1d3b      	adds	r3, r7, #4
 8003b90:	0011      	movs	r1, r2
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff f8fe 	bl	8002d94 <flood_fill>


  while (1)
 8003b98:	46c0      	nop			@ (mov r8, r8)
 8003b9a:	e7fd      	b.n	8003b98 <main+0x7c>
 8003b9c:	fffffd68 	.word	0xfffffd68

08003ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ba0:	b590      	push	{r4, r7, lr}
 8003ba2:	b09d      	sub	sp, #116	@ 0x74
 8003ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ba6:	2438      	movs	r4, #56	@ 0x38
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	0018      	movs	r0, r3
 8003bac:	2338      	movs	r3, #56	@ 0x38
 8003bae:	001a      	movs	r2, r3
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	f003 fbc3 	bl	800733c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bb6:	2324      	movs	r3, #36	@ 0x24
 8003bb8:	18fb      	adds	r3, r7, r3
 8003bba:	0018      	movs	r0, r3
 8003bbc:	2314      	movs	r3, #20
 8003bbe:	001a      	movs	r2, r3
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	f003 fbbb 	bl	800733c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bc6:	003b      	movs	r3, r7
 8003bc8:	0018      	movs	r0, r3
 8003bca:	2324      	movs	r3, #36	@ 0x24
 8003bcc:	001a      	movs	r2, r3
 8003bce:	2100      	movs	r1, #0
 8003bd0:	f003 fbb4 	bl	800733c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c8c <SystemClock_Config+0xec>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2d      	ldr	r2, [pc, #180]	@ (8003c90 <SystemClock_Config+0xf0>)
 8003bda:	401a      	ands	r2, r3
 8003bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8003c8c <SystemClock_Config+0xec>)
 8003bde:	2180      	movs	r1, #128	@ 0x80
 8003be0:	0109      	lsls	r1, r1, #4
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003be6:	0021      	movs	r1, r4
 8003be8:	187b      	adds	r3, r7, r1
 8003bea:	220a      	movs	r2, #10
 8003bec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bee:	187b      	adds	r3, r7, r1
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	2210      	movs	r2, #16
 8003bf8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003bfa:	187b      	adds	r3, r7, r1
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c00:	187b      	adds	r3, r7, r1
 8003c02:	2202      	movs	r2, #2
 8003c04:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003c06:	187b      	adds	r3, r7, r1
 8003c08:	2200      	movs	r2, #0
 8003c0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8003c0c:	187b      	adds	r3, r7, r1
 8003c0e:	2280      	movs	r2, #128	@ 0x80
 8003c10:	0312      	lsls	r2, r2, #12
 8003c12:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	2280      	movs	r2, #128	@ 0x80
 8003c18:	0412      	lsls	r2, r2, #16
 8003c1a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f000 feee 	bl	8004a00 <HAL_RCC_OscConfig>
 8003c24:	1e03      	subs	r3, r0, #0
 8003c26:	d001      	beq.n	8003c2c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003c28:	f000 f9ec 	bl	8004004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c2c:	2124      	movs	r1, #36	@ 0x24
 8003c2e:	187b      	adds	r3, r7, r1
 8003c30:	220f      	movs	r2, #15
 8003c32:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c34:	187b      	adds	r3, r7, r1
 8003c36:	2203      	movs	r2, #3
 8003c38:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c3a:	187b      	adds	r3, r7, r1
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	2200      	movs	r2, #0
 8003c44:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2200      	movs	r2, #0
 8003c4a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	2101      	movs	r1, #1
 8003c50:	0018      	movs	r0, r3
 8003c52:	f001 faa9 	bl	80051a8 <HAL_RCC_ClockConfig>
 8003c56:	1e03      	subs	r3, r0, #0
 8003c58:	d001      	beq.n	8003c5e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003c5a:	f000 f9d3 	bl	8004004 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8003c5e:	003b      	movs	r3, r7
 8003c60:	2222      	movs	r2, #34	@ 0x22
 8003c62:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003c64:	003b      	movs	r3, r7
 8003c66:	2200      	movs	r2, #0
 8003c68:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003c6a:	003b      	movs	r3, r7
 8003c6c:	2280      	movs	r2, #128	@ 0x80
 8003c6e:	0292      	lsls	r2, r2, #10
 8003c70:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c72:	003b      	movs	r3, r7
 8003c74:	0018      	movs	r0, r3
 8003c76:	f001 fc9b 	bl	80055b0 <HAL_RCCEx_PeriphCLKConfig>
 8003c7a:	1e03      	subs	r3, r0, #0
 8003c7c:	d001      	beq.n	8003c82 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8003c7e:	f000 f9c1 	bl	8004004 <Error_Handler>
  }
}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b01d      	add	sp, #116	@ 0x74
 8003c88:	bd90      	pop	{r4, r7, pc}
 8003c8a:	46c0      	nop			@ (mov r8, r8)
 8003c8c:	40007000 	.word	0x40007000
 8003c90:	ffffe7ff 	.word	0xffffe7ff

08003c94 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b090      	sub	sp, #64	@ 0x40
 8003c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003c9a:	232c      	movs	r3, #44	@ 0x2c
 8003c9c:	18fb      	adds	r3, r7, r3
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	2314      	movs	r3, #20
 8003ca2:	001a      	movs	r2, r3
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	f003 fb49 	bl	800733c <memset>
  RTC_DateTypeDef sDate = {0};
 8003caa:	2328      	movs	r3, #40	@ 0x28
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8003cb2:	003b      	movs	r3, r7
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	2328      	movs	r3, #40	@ 0x28
 8003cb8:	001a      	movs	r2, r3
 8003cba:	2100      	movs	r1, #0
 8003cbc:	f003 fb3e 	bl	800733c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003cc0:	4b41      	ldr	r3, [pc, #260]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cc2:	4a42      	ldr	r2, [pc, #264]	@ (8003dcc <MX_RTC_Init+0x138>)
 8003cc4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003cc6:	4b40      	ldr	r3, [pc, #256]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8003ccc:	4b3e      	ldr	r3, [pc, #248]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cce:	221f      	movs	r2, #31
 8003cd0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8003cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cd4:	4a3e      	ldr	r2, [pc, #248]	@ (8003dd0 <MX_RTC_Init+0x13c>)
 8003cd6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003cd8:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003cde:	4b3a      	ldr	r3, [pc, #232]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003ce4:	4b38      	ldr	r3, [pc, #224]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003cea:	4b37      	ldr	r3, [pc, #220]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003cf0:	4b35      	ldr	r3, [pc, #212]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f001 fdb8 	bl	8005868 <HAL_RTC_Init>
 8003cf8:	1e03      	subs	r3, r0, #0
 8003cfa:	d001      	beq.n	8003d00 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8003cfc:	f000 f982 	bl	8004004 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8003d00:	212c      	movs	r1, #44	@ 0x2c
 8003d02:	187b      	adds	r3, r7, r1
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8003d08:	187b      	adds	r3, r7, r1
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8003d0e:	187b      	adds	r3, r7, r1
 8003d10:	2200      	movs	r2, #0
 8003d12:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003d14:	187b      	adds	r3, r7, r1
 8003d16:	2200      	movs	r2, #0
 8003d18:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003d1a:	187b      	adds	r3, r7, r1
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003d20:	1879      	adds	r1, r7, r1
 8003d22:	4b29      	ldr	r3, [pc, #164]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	0018      	movs	r0, r3
 8003d28:	f001 fe3a 	bl	80059a0 <HAL_RTC_SetTime>
 8003d2c:	1e03      	subs	r3, r0, #0
 8003d2e:	d001      	beq.n	8003d34 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8003d30:	f000 f968 	bl	8004004 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003d34:	2128      	movs	r1, #40	@ 0x28
 8003d36:	187b      	adds	r3, r7, r1
 8003d38:	2201      	movs	r2, #1
 8003d3a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003d3c:	187b      	adds	r3, r7, r1
 8003d3e:	2201      	movs	r2, #1
 8003d40:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8003d42:	187b      	adds	r3, r7, r1
 8003d44:	2201      	movs	r2, #1
 8003d46:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8003d48:	187b      	adds	r3, r7, r1
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003d4e:	1879      	adds	r1, r7, r1
 8003d50:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	0018      	movs	r0, r3
 8003d56:	f001 fecd 	bl	8005af4 <HAL_RTC_SetDate>
 8003d5a:	1e03      	subs	r3, r0, #0
 8003d5c:	d001      	beq.n	8003d62 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8003d5e:	f000 f951 	bl	8004004 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8003d62:	003b      	movs	r3, r7
 8003d64:	2200      	movs	r2, #0
 8003d66:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003d68:	003b      	movs	r3, r7
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003d6e:	003b      	movs	r3, r7
 8003d70:	2200      	movs	r2, #0
 8003d72:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003d74:	003b      	movs	r3, r7
 8003d76:	2200      	movs	r2, #0
 8003d78:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003d7a:	003b      	movs	r3, r7
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003d80:	003b      	movs	r3, r7
 8003d82:	2200      	movs	r2, #0
 8003d84:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003d86:	003b      	movs	r3, r7
 8003d88:	2200      	movs	r2, #0
 8003d8a:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8003d8c:	003b      	movs	r3, r7
 8003d8e:	22f0      	movs	r2, #240	@ 0xf0
 8003d90:	0512      	lsls	r2, r2, #20
 8003d92:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003d94:	003b      	movs	r3, r7
 8003d96:	2200      	movs	r2, #0
 8003d98:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8003d9a:	003b      	movs	r3, r7
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	2101      	movs	r1, #1
 8003da0:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8003da2:	003b      	movs	r3, r7
 8003da4:	2280      	movs	r2, #128	@ 0x80
 8003da6:	0052      	lsls	r2, r2, #1
 8003da8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003daa:	0039      	movs	r1, r7
 8003dac:	4b06      	ldr	r3, [pc, #24]	@ (8003dc8 <MX_RTC_Init+0x134>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	0018      	movs	r0, r3
 8003db2:	f001 ff33 	bl	8005c1c <HAL_RTC_SetAlarm_IT>
 8003db6:	1e03      	subs	r3, r0, #0
 8003db8:	d001      	beq.n	8003dbe <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8003dba:	f000 f923 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003dbe:	46c0      	nop			@ (mov r8, r8)
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	b010      	add	sp, #64	@ 0x40
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	46c0      	nop			@ (mov r8, r8)
 8003dc8:	20000028 	.word	0x20000028
 8003dcc:	40002800 	.word	0x40002800
 8003dd0:	000003ff 	.word	0x000003ff

08003dd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003dd8:	4b18      	ldr	r3, [pc, #96]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003dda:	4a19      	ldr	r2, [pc, #100]	@ (8003e40 <MX_SPI1_Init+0x6c>)
 8003ddc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003dde:	4b17      	ldr	r3, [pc, #92]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003de0:	2282      	movs	r2, #130	@ 0x82
 8003de2:	0052      	lsls	r2, r2, #1
 8003de4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003de6:	4b15      	ldr	r3, [pc, #84]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003dec:	4b13      	ldr	r3, [pc, #76]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003df2:	4b12      	ldr	r3, [pc, #72]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003df8:	4b10      	ldr	r3, [pc, #64]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	0092      	lsls	r2, r2, #2
 8003e04:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e08:	2220      	movs	r2, #32
 8003e0a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e12:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e18:	4b08      	ldr	r3, [pc, #32]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003e1e:	4b07      	ldr	r3, [pc, #28]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e20:	2207      	movs	r2, #7
 8003e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e24:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <MX_SPI1_Init+0x68>)
 8003e26:	0018      	movs	r0, r3
 8003e28:	f002 f970 	bl	800610c <HAL_SPI_Init>
 8003e2c:	1e03      	subs	r3, r0, #0
 8003e2e:	d001      	beq.n	8003e34 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003e30:	f000 f8e8 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	46c0      	nop			@ (mov r8, r8)
 8003e3c:	2000004c 	.word	0x2000004c
 8003e40:	40013000 	.word	0x40013000

08003e44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e48:	4b14      	ldr	r3, [pc, #80]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e4a:	4a15      	ldr	r2, [pc, #84]	@ (8003ea0 <MX_USART2_UART_Init+0x5c>)
 8003e4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e4e:	4b13      	ldr	r3, [pc, #76]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e50:	22e1      	movs	r2, #225	@ 0xe1
 8003e52:	0252      	lsls	r2, r2, #9
 8003e54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e56:	4b11      	ldr	r3, [pc, #68]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e62:	4b0e      	ldr	r3, [pc, #56]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e68:	4b0c      	ldr	r3, [pc, #48]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e6a:	220c      	movs	r2, #12
 8003e6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e74:	4b09      	ldr	r3, [pc, #36]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e7a:	4b08      	ldr	r3, [pc, #32]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e80:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e86:	4b05      	ldr	r3, [pc, #20]	@ (8003e9c <MX_USART2_UART_Init+0x58>)
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f002 f9d3 	bl	8006234 <HAL_UART_Init>
 8003e8e:	1e03      	subs	r3, r0, #0
 8003e90:	d001      	beq.n	8003e96 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003e92:	f000 f8b7 	bl	8004004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	200000a4 	.word	0x200000a4
 8003ea0:	40004400 	.word	0x40004400

08003ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ea4:	b590      	push	{r4, r7, lr}
 8003ea6:	b08b      	sub	sp, #44	@ 0x2c
 8003ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eaa:	2414      	movs	r4, #20
 8003eac:	193b      	adds	r3, r7, r4
 8003eae:	0018      	movs	r0, r3
 8003eb0:	2314      	movs	r3, #20
 8003eb2:	001a      	movs	r2, r3
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	f003 fa41 	bl	800733c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eba:	4b4e      	ldr	r3, [pc, #312]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ebe:	4b4d      	ldr	r3, [pc, #308]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	2201      	movs	r2, #1
 8003ecc:	4013      	ands	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ed2:	4b48      	ldr	r3, [pc, #288]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed6:	4b47      	ldr	r3, [pc, #284]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ed8:	2102      	movs	r1, #2
 8003eda:	430a      	orrs	r2, r1
 8003edc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ede:	4b45      	ldr	r3, [pc, #276]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eea:	4b42      	ldr	r3, [pc, #264]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eee:	4b41      	ldr	r3, [pc, #260]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ef0:	2104      	movs	r1, #4
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efa:	2204      	movs	r2, #4
 8003efc:	4013      	ands	r3, r2
 8003efe:	60bb      	str	r3, [r7, #8]
 8003f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f02:	4b3c      	ldr	r3, [pc, #240]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f06:	4b3b      	ldr	r3, [pc, #236]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003f08:	2180      	movs	r1, #128	@ 0x80
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003f0e:	4b39      	ldr	r3, [pc, #228]	@ (8003ff4 <MX_GPIO_Init+0x150>)
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	2280      	movs	r2, #128	@ 0x80
 8003f14:	4013      	ands	r3, r2
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8003f1a:	4937      	ldr	r1, [pc, #220]	@ (8003ff8 <MX_GPIO_Init+0x154>)
 8003f1c:	23a0      	movs	r3, #160	@ 0xa0
 8003f1e:	05db      	lsls	r3, r3, #23
 8003f20:	2200      	movs	r2, #0
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 fd28 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8003f28:	4b34      	ldr	r3, [pc, #208]	@ (8003ffc <MX_GPIO_Init+0x158>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	2107      	movs	r1, #7
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f000 fd22 	bl	8004978 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8003f34:	193b      	adds	r3, r7, r4
 8003f36:	4a30      	ldr	r2, [pc, #192]	@ (8003ff8 <MX_GPIO_Init+0x154>)
 8003f38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f3a:	193b      	adds	r3, r7, r4
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f40:	193b      	adds	r3, r7, r4
 8003f42:	2200      	movs	r2, #0
 8003f44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f46:	193b      	adds	r3, r7, r4
 8003f48:	2202      	movs	r2, #2
 8003f4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f4c:	193a      	adds	r2, r7, r4
 8003f4e:	23a0      	movs	r3, #160	@ 0xa0
 8003f50:	05db      	lsls	r3, r3, #23
 8003f52:	0011      	movs	r1, r2
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 fb91 	bl	800467c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8003f5a:	0021      	movs	r1, r4
 8003f5c:	187b      	adds	r3, r7, r1
 8003f5e:	2213      	movs	r2, #19
 8003f60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f62:	187b      	adds	r3, r7, r1
 8003f64:	2288      	movs	r2, #136	@ 0x88
 8003f66:	0352      	lsls	r2, r2, #13
 8003f68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6a:	187b      	adds	r3, r7, r1
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f70:	000c      	movs	r4, r1
 8003f72:	187b      	adds	r3, r7, r1
 8003f74:	4a22      	ldr	r2, [pc, #136]	@ (8004000 <MX_GPIO_Init+0x15c>)
 8003f76:	0019      	movs	r1, r3
 8003f78:	0010      	movs	r0, r2
 8003f7a:	f000 fb7f 	bl	800467c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8003f7e:	0021      	movs	r1, r4
 8003f80:	187b      	adds	r3, r7, r1
 8003f82:	2280      	movs	r2, #128	@ 0x80
 8003f84:	0192      	lsls	r2, r2, #6
 8003f86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f88:	187b      	adds	r3, r7, r1
 8003f8a:	2288      	movs	r2, #136	@ 0x88
 8003f8c:	0352      	lsls	r2, r2, #13
 8003f8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f90:	187b      	adds	r3, r7, r1
 8003f92:	2200      	movs	r2, #0
 8003f94:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8003f96:	000c      	movs	r4, r1
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <MX_GPIO_Init+0x158>)
 8003f9c:	0019      	movs	r1, r3
 8003f9e:	0010      	movs	r0, r2
 8003fa0:	f000 fb6c 	bl	800467c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8003fa4:	0021      	movs	r1, r4
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	2207      	movs	r2, #7
 8003faa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fac:	187b      	adds	r3, r7, r1
 8003fae:	2201      	movs	r2, #1
 8003fb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	187b      	adds	r3, r7, r1
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fb8:	187b      	adds	r3, r7, r1
 8003fba:	2202      	movs	r2, #2
 8003fbc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fbe:	187b      	adds	r3, r7, r1
 8003fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8003ffc <MX_GPIO_Init+0x158>)
 8003fc2:	0019      	movs	r1, r3
 8003fc4:	0010      	movs	r0, r2
 8003fc6:	f000 fb59 	bl	800467c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2100      	movs	r1, #0
 8003fce:	2005      	movs	r0, #5
 8003fd0:	f000 fa9a 	bl	8004508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003fd4:	2005      	movs	r0, #5
 8003fd6:	f000 faac 	bl	8004532 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2100      	movs	r1, #0
 8003fde:	2007      	movs	r0, #7
 8003fe0:	f000 fa92 	bl	8004508 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003fe4:	2007      	movs	r0, #7
 8003fe6:	f000 faa4 	bl	8004532 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	46bd      	mov	sp, r7
 8003fee:	b00b      	add	sp, #44	@ 0x2c
 8003ff0:	bd90      	pop	{r4, r7, pc}
 8003ff2:	46c0      	nop			@ (mov r8, r8)
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	00009002 	.word	0x00009002
 8003ffc:	50000800 	.word	0x50000800
 8004000:	50000400 	.word	0x50000400

08004004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004008:	b672      	cpsid	i
}
 800400a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800400c:	46c0      	nop			@ (mov r8, r8)
 800400e:	e7fd      	b.n	800400c <Error_Handler+0x8>

08004010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004014:	4b07      	ldr	r3, [pc, #28]	@ (8004034 <HAL_MspInit+0x24>)
 8004016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004018:	4b06      	ldr	r3, [pc, #24]	@ (8004034 <HAL_MspInit+0x24>)
 800401a:	2101      	movs	r1, #1
 800401c:	430a      	orrs	r2, r1
 800401e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004020:	4b04      	ldr	r3, [pc, #16]	@ (8004034 <HAL_MspInit+0x24>)
 8004022:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004024:	4b03      	ldr	r3, [pc, #12]	@ (8004034 <HAL_MspInit+0x24>)
 8004026:	2180      	movs	r1, #128	@ 0x80
 8004028:	0549      	lsls	r1, r1, #21
 800402a:	430a      	orrs	r2, r1
 800402c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800402e:	46c0      	nop			@ (mov r8, r8)
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40021000 	.word	0x40021000

08004038 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a0a      	ldr	r2, [pc, #40]	@ (8004070 <HAL_RTC_MspInit+0x38>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d10e      	bne.n	8004068 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800404a:	4b0a      	ldr	r3, [pc, #40]	@ (8004074 <HAL_RTC_MspInit+0x3c>)
 800404c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800404e:	4b09      	ldr	r3, [pc, #36]	@ (8004074 <HAL_RTC_MspInit+0x3c>)
 8004050:	2180      	movs	r1, #128	@ 0x80
 8004052:	02c9      	lsls	r1, r1, #11
 8004054:	430a      	orrs	r2, r1
 8004056:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8004058:	2200      	movs	r2, #0
 800405a:	2100      	movs	r1, #0
 800405c:	2002      	movs	r0, #2
 800405e:	f000 fa53 	bl	8004508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004062:	2002      	movs	r0, #2
 8004064:	f000 fa65 	bl	8004532 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004068:	46c0      	nop			@ (mov r8, r8)
 800406a:	46bd      	mov	sp, r7
 800406c:	b002      	add	sp, #8
 800406e:	bd80      	pop	{r7, pc}
 8004070:	40002800 	.word	0x40002800
 8004074:	40021000 	.word	0x40021000

08004078 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004078:	b590      	push	{r4, r7, lr}
 800407a:	b08b      	sub	sp, #44	@ 0x2c
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004080:	2414      	movs	r4, #20
 8004082:	193b      	adds	r3, r7, r4
 8004084:	0018      	movs	r0, r3
 8004086:	2314      	movs	r3, #20
 8004088:	001a      	movs	r2, r3
 800408a:	2100      	movs	r1, #0
 800408c:	f003 f956 	bl	800733c <memset>
  if(hspi->Instance==SPI1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a28      	ldr	r2, [pc, #160]	@ (8004138 <HAL_SPI_MspInit+0xc0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d14a      	bne.n	8004130 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800409a:	4b28      	ldr	r3, [pc, #160]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 800409c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800409e:	4b27      	ldr	r3, [pc, #156]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040a0:	2180      	movs	r1, #128	@ 0x80
 80040a2:	0149      	lsls	r1, r1, #5
 80040a4:	430a      	orrs	r2, r1
 80040a6:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040a8:	4b24      	ldr	r3, [pc, #144]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ac:	4b23      	ldr	r3, [pc, #140]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040ae:	2102      	movs	r1, #2
 80040b0:	430a      	orrs	r2, r1
 80040b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80040b4:	4b21      	ldr	r3, [pc, #132]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b8:	2202      	movs	r2, #2
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c0:	4b1e      	ldr	r3, [pc, #120]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040c4:	4b1d      	ldr	r3, [pc, #116]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040c6:	2101      	movs	r1, #1
 80040c8:	430a      	orrs	r2, r1
 80040ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80040cc:	4b1b      	ldr	r3, [pc, #108]	@ (800413c <HAL_SPI_MspInit+0xc4>)
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	2201      	movs	r2, #1
 80040d2:	4013      	ands	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 80040d8:	193b      	adds	r3, r7, r4
 80040da:	2208      	movs	r2, #8
 80040dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040de:	193b      	adds	r3, r7, r4
 80040e0:	2202      	movs	r2, #2
 80040e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e4:	193b      	adds	r3, r7, r4
 80040e6:	2200      	movs	r2, #0
 80040e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ea:	193b      	adds	r3, r7, r4
 80040ec:	2203      	movs	r2, #3
 80040ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80040f0:	193b      	adds	r3, r7, r4
 80040f2:	2200      	movs	r2, #0
 80040f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80040f6:	193b      	adds	r3, r7, r4
 80040f8:	4a11      	ldr	r2, [pc, #68]	@ (8004140 <HAL_SPI_MspInit+0xc8>)
 80040fa:	0019      	movs	r1, r3
 80040fc:	0010      	movs	r0, r2
 80040fe:	f000 fabd 	bl	800467c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8004102:	0021      	movs	r1, r4
 8004104:	187b      	adds	r3, r7, r1
 8004106:	22c0      	movs	r2, #192	@ 0xc0
 8004108:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2202      	movs	r2, #2
 800410e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	187b      	adds	r3, r7, r1
 8004112:	2200      	movs	r2, #0
 8004114:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004116:	187b      	adds	r3, r7, r1
 8004118:	2203      	movs	r2, #3
 800411a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800411c:	187b      	adds	r3, r7, r1
 800411e:	2200      	movs	r2, #0
 8004120:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004122:	187a      	adds	r2, r7, r1
 8004124:	23a0      	movs	r3, #160	@ 0xa0
 8004126:	05db      	lsls	r3, r3, #23
 8004128:	0011      	movs	r1, r2
 800412a:	0018      	movs	r0, r3
 800412c:	f000 faa6 	bl	800467c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004130:	46c0      	nop			@ (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b00b      	add	sp, #44	@ 0x2c
 8004136:	bd90      	pop	{r4, r7, pc}
 8004138:	40013000 	.word	0x40013000
 800413c:	40021000 	.word	0x40021000
 8004140:	50000400 	.word	0x50000400

08004144 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004144:	b590      	push	{r4, r7, lr}
 8004146:	b089      	sub	sp, #36	@ 0x24
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800414c:	240c      	movs	r4, #12
 800414e:	193b      	adds	r3, r7, r4
 8004150:	0018      	movs	r0, r3
 8004152:	2314      	movs	r3, #20
 8004154:	001a      	movs	r2, r3
 8004156:	2100      	movs	r1, #0
 8004158:	f003 f8f0 	bl	800733c <memset>
  if(huart->Instance==USART2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1c      	ldr	r2, [pc, #112]	@ (80041d4 <HAL_UART_MspInit+0x90>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d131      	bne.n	80041ca <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004166:	4b1c      	ldr	r3, [pc, #112]	@ (80041d8 <HAL_UART_MspInit+0x94>)
 8004168:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800416a:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <HAL_UART_MspInit+0x94>)
 800416c:	2180      	movs	r1, #128	@ 0x80
 800416e:	0289      	lsls	r1, r1, #10
 8004170:	430a      	orrs	r2, r1
 8004172:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004174:	4b18      	ldr	r3, [pc, #96]	@ (80041d8 <HAL_UART_MspInit+0x94>)
 8004176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004178:	4b17      	ldr	r3, [pc, #92]	@ (80041d8 <HAL_UART_MspInit+0x94>)
 800417a:	2101      	movs	r1, #1
 800417c:	430a      	orrs	r2, r1
 800417e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004180:	4b15      	ldr	r3, [pc, #84]	@ (80041d8 <HAL_UART_MspInit+0x94>)
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	2201      	movs	r2, #1
 8004186:	4013      	ands	r3, r2
 8004188:	60bb      	str	r3, [r7, #8]
 800418a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800418c:	0021      	movs	r1, r4
 800418e:	187b      	adds	r3, r7, r1
 8004190:	220c      	movs	r2, #12
 8004192:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004194:	187b      	adds	r3, r7, r1
 8004196:	2202      	movs	r2, #2
 8004198:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419a:	187b      	adds	r3, r7, r1
 800419c:	2200      	movs	r2, #0
 800419e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041a0:	187b      	adds	r3, r7, r1
 80041a2:	2203      	movs	r2, #3
 80041a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80041a6:	187b      	adds	r3, r7, r1
 80041a8:	2204      	movs	r2, #4
 80041aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ac:	187a      	adds	r2, r7, r1
 80041ae:	23a0      	movs	r3, #160	@ 0xa0
 80041b0:	05db      	lsls	r3, r3, #23
 80041b2:	0011      	movs	r1, r2
 80041b4:	0018      	movs	r0, r3
 80041b6:	f000 fa61 	bl	800467c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80041ba:	2200      	movs	r2, #0
 80041bc:	2100      	movs	r1, #0
 80041be:	201c      	movs	r0, #28
 80041c0:	f000 f9a2 	bl	8004508 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80041c4:	201c      	movs	r0, #28
 80041c6:	f000 f9b4 	bl	8004532 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	46bd      	mov	sp, r7
 80041ce:	b009      	add	sp, #36	@ 0x24
 80041d0:	bd90      	pop	{r4, r7, pc}
 80041d2:	46c0      	nop			@ (mov r8, r8)
 80041d4:	40004400 	.word	0x40004400
 80041d8:	40021000 	.word	0x40021000

080041dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80041e0:	46c0      	nop			@ (mov r8, r8)
 80041e2:	e7fd      	b.n	80041e0 <NMI_Handler+0x4>

080041e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041e8:	46c0      	nop			@ (mov r8, r8)
 80041ea:	e7fd      	b.n	80041e8 <HardFault_Handler+0x4>

080041ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80041f0:	46c0      	nop			@ (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041fa:	46c0      	nop			@ (mov r8, r8)
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004204:	f000 f8b8 	bl	8004378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004208:	46c0      	nop			@ (mov r8, r8)
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
	...

08004210 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004214:	4b03      	ldr	r3, [pc, #12]	@ (8004224 <RTC_IRQHandler+0x14>)
 8004216:	0018      	movs	r0, r3
 8004218:	f001 fe62 	bl	8005ee0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 800421c:	46c0      	nop			@ (mov r8, r8)
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	20000028 	.word	0x20000028

08004228 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 800422c:	2001      	movs	r0, #1
 800422e:	f000 fbc1 	bl	80049b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8004232:	2002      	movs	r0, #2
 8004234:	f000 fbbe 	bl	80049b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8004242:	2010      	movs	r0, #16
 8004244:	f000 fbb6 	bl	80049b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	019b      	lsls	r3, r3, #6
 800424c:	0018      	movs	r0, r3
 800424e:	f000 fbb1 	bl	80049b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004252:	46c0      	nop			@ (mov r8, r8)
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800425c:	4b03      	ldr	r3, [pc, #12]	@ (800426c <USART2_IRQHandler+0x14>)
 800425e:	0018      	movs	r0, r3
 8004260:	f002 f83c 	bl	80062dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004264:	46c0      	nop			@ (mov r8, r8)
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	200000a4 	.word	0x200000a4

08004270 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004274:	46c0      	nop			@ (mov r8, r8)
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800427c:	480d      	ldr	r0, [pc, #52]	@ (80042b4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800427e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004280:	f7ff fff6 	bl	8004270 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004284:	480c      	ldr	r0, [pc, #48]	@ (80042b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004286:	490d      	ldr	r1, [pc, #52]	@ (80042bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004288:	4a0d      	ldr	r2, [pc, #52]	@ (80042c0 <LoopForever+0xe>)
  movs r3, #0
 800428a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800428c:	e002      	b.n	8004294 <LoopCopyDataInit>

0800428e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800428e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004292:	3304      	adds	r3, #4

08004294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004298:	d3f9      	bcc.n	800428e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800429a:	4a0a      	ldr	r2, [pc, #40]	@ (80042c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800429c:	4c0a      	ldr	r4, [pc, #40]	@ (80042c8 <LoopForever+0x16>)
  movs r3, #0
 800429e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042a0:	e001      	b.n	80042a6 <LoopFillZerobss>

080042a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042a4:	3204      	adds	r2, #4

080042a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042a8:	d3fb      	bcc.n	80042a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80042aa:	f003 f84f 	bl	800734c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042ae:	f7ff fc35 	bl	8003b1c <main>

080042b2 <LoopForever>:

LoopForever:
    b LoopForever
 80042b2:	e7fe      	b.n	80042b2 <LoopForever>
   ldr   r0, =_estack
 80042b4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80042b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80042c0:	08007428 	.word	0x08007428
  ldr r2, =_sbss
 80042c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80042c8:	20000130 	.word	0x20000130

080042cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042cc:	e7fe      	b.n	80042cc <ADC1_COMP_IRQHandler>
	...

080042d0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80042d6:	1dfb      	adds	r3, r7, #7
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80042dc:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <HAL_Init+0x3c>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	4b0a      	ldr	r3, [pc, #40]	@ (800430c <HAL_Init+0x3c>)
 80042e2:	2140      	movs	r1, #64	@ 0x40
 80042e4:	430a      	orrs	r2, r1
 80042e6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042e8:	2000      	movs	r0, #0
 80042ea:	f000 f811 	bl	8004310 <HAL_InitTick>
 80042ee:	1e03      	subs	r3, r0, #0
 80042f0:	d003      	beq.n	80042fa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80042f2:	1dfb      	adds	r3, r7, #7
 80042f4:	2201      	movs	r2, #1
 80042f6:	701a      	strb	r2, [r3, #0]
 80042f8:	e001      	b.n	80042fe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80042fa:	f7ff fe89 	bl	8004010 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80042fe:	1dfb      	adds	r3, r7, #7
 8004300:	781b      	ldrb	r3, [r3, #0]
}
 8004302:	0018      	movs	r0, r3
 8004304:	46bd      	mov	sp, r7
 8004306:	b002      	add	sp, #8
 8004308:	bd80      	pop	{r7, pc}
 800430a:	46c0      	nop			@ (mov r8, r8)
 800430c:	40022000 	.word	0x40022000

08004310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004310:	b590      	push	{r4, r7, lr}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004318:	4b14      	ldr	r3, [pc, #80]	@ (800436c <HAL_InitTick+0x5c>)
 800431a:	681c      	ldr	r4, [r3, #0]
 800431c:	4b14      	ldr	r3, [pc, #80]	@ (8004370 <HAL_InitTick+0x60>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	0019      	movs	r1, r3
 8004322:	23fa      	movs	r3, #250	@ 0xfa
 8004324:	0098      	lsls	r0, r3, #2
 8004326:	f7fb feef 	bl	8000108 <__udivsi3>
 800432a:	0003      	movs	r3, r0
 800432c:	0019      	movs	r1, r3
 800432e:	0020      	movs	r0, r4
 8004330:	f7fb feea 	bl	8000108 <__udivsi3>
 8004334:	0003      	movs	r3, r0
 8004336:	0018      	movs	r0, r3
 8004338:	f000 f90b 	bl	8004552 <HAL_SYSTICK_Config>
 800433c:	1e03      	subs	r3, r0, #0
 800433e:	d001      	beq.n	8004344 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e00f      	b.n	8004364 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b03      	cmp	r3, #3
 8004348:	d80b      	bhi.n	8004362 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	2301      	movs	r3, #1
 800434e:	425b      	negs	r3, r3
 8004350:	2200      	movs	r2, #0
 8004352:	0018      	movs	r0, r3
 8004354:	f000 f8d8 	bl	8004508 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004358:	4b06      	ldr	r3, [pc, #24]	@ (8004374 <HAL_InitTick+0x64>)
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
 8004360:	e000      	b.n	8004364 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
}
 8004364:	0018      	movs	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	b003      	add	sp, #12
 800436a:	bd90      	pop	{r4, r7, pc}
 800436c:	20000000 	.word	0x20000000
 8004370:	20000008 	.word	0x20000008
 8004374:	20000004 	.word	0x20000004

08004378 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800437c:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <HAL_IncTick+0x1c>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	001a      	movs	r2, r3
 8004382:	4b05      	ldr	r3, [pc, #20]	@ (8004398 <HAL_IncTick+0x20>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	18d2      	adds	r2, r2, r3
 8004388:	4b03      	ldr	r3, [pc, #12]	@ (8004398 <HAL_IncTick+0x20>)
 800438a:	601a      	str	r2, [r3, #0]
}
 800438c:	46c0      	nop			@ (mov r8, r8)
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	46c0      	nop			@ (mov r8, r8)
 8004394:	20000008 	.word	0x20000008
 8004398:	2000012c 	.word	0x2000012c

0800439c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
  return uwTick;
 80043a0:	4b02      	ldr	r3, [pc, #8]	@ (80043ac <HAL_GetTick+0x10>)
 80043a2:	681b      	ldr	r3, [r3, #0]
}
 80043a4:	0018      	movs	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	46c0      	nop			@ (mov r8, r8)
 80043ac:	2000012c 	.word	0x2000012c

080043b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	0002      	movs	r2, r0
 80043b8:	1dfb      	adds	r3, r7, #7
 80043ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80043bc:	1dfb      	adds	r3, r7, #7
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80043c2:	d809      	bhi.n	80043d8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043c4:	1dfb      	adds	r3, r7, #7
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	001a      	movs	r2, r3
 80043ca:	231f      	movs	r3, #31
 80043cc:	401a      	ands	r2, r3
 80043ce:	4b04      	ldr	r3, [pc, #16]	@ (80043e0 <__NVIC_EnableIRQ+0x30>)
 80043d0:	2101      	movs	r1, #1
 80043d2:	4091      	lsls	r1, r2
 80043d4:	000a      	movs	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]
  }
}
 80043d8:	46c0      	nop			@ (mov r8, r8)
 80043da:	46bd      	mov	sp, r7
 80043dc:	b002      	add	sp, #8
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	e000e100 	.word	0xe000e100

080043e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043e4:	b590      	push	{r4, r7, lr}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	0002      	movs	r2, r0
 80043ec:	6039      	str	r1, [r7, #0]
 80043ee:	1dfb      	adds	r3, r7, #7
 80043f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80043f2:	1dfb      	adds	r3, r7, #7
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80043f8:	d828      	bhi.n	800444c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043fa:	4a2f      	ldr	r2, [pc, #188]	@ (80044b8 <__NVIC_SetPriority+0xd4>)
 80043fc:	1dfb      	adds	r3, r7, #7
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	b25b      	sxtb	r3, r3
 8004402:	089b      	lsrs	r3, r3, #2
 8004404:	33c0      	adds	r3, #192	@ 0xc0
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	589b      	ldr	r3, [r3, r2]
 800440a:	1dfa      	adds	r2, r7, #7
 800440c:	7812      	ldrb	r2, [r2, #0]
 800440e:	0011      	movs	r1, r2
 8004410:	2203      	movs	r2, #3
 8004412:	400a      	ands	r2, r1
 8004414:	00d2      	lsls	r2, r2, #3
 8004416:	21ff      	movs	r1, #255	@ 0xff
 8004418:	4091      	lsls	r1, r2
 800441a:	000a      	movs	r2, r1
 800441c:	43d2      	mvns	r2, r2
 800441e:	401a      	ands	r2, r3
 8004420:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	019b      	lsls	r3, r3, #6
 8004426:	22ff      	movs	r2, #255	@ 0xff
 8004428:	401a      	ands	r2, r3
 800442a:	1dfb      	adds	r3, r7, #7
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	0018      	movs	r0, r3
 8004430:	2303      	movs	r3, #3
 8004432:	4003      	ands	r3, r0
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004438:	481f      	ldr	r0, [pc, #124]	@ (80044b8 <__NVIC_SetPriority+0xd4>)
 800443a:	1dfb      	adds	r3, r7, #7
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	b25b      	sxtb	r3, r3
 8004440:	089b      	lsrs	r3, r3, #2
 8004442:	430a      	orrs	r2, r1
 8004444:	33c0      	adds	r3, #192	@ 0xc0
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800444a:	e031      	b.n	80044b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800444c:	4a1b      	ldr	r2, [pc, #108]	@ (80044bc <__NVIC_SetPriority+0xd8>)
 800444e:	1dfb      	adds	r3, r7, #7
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	0019      	movs	r1, r3
 8004454:	230f      	movs	r3, #15
 8004456:	400b      	ands	r3, r1
 8004458:	3b08      	subs	r3, #8
 800445a:	089b      	lsrs	r3, r3, #2
 800445c:	3306      	adds	r3, #6
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	18d3      	adds	r3, r2, r3
 8004462:	3304      	adds	r3, #4
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	1dfa      	adds	r2, r7, #7
 8004468:	7812      	ldrb	r2, [r2, #0]
 800446a:	0011      	movs	r1, r2
 800446c:	2203      	movs	r2, #3
 800446e:	400a      	ands	r2, r1
 8004470:	00d2      	lsls	r2, r2, #3
 8004472:	21ff      	movs	r1, #255	@ 0xff
 8004474:	4091      	lsls	r1, r2
 8004476:	000a      	movs	r2, r1
 8004478:	43d2      	mvns	r2, r2
 800447a:	401a      	ands	r2, r3
 800447c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	019b      	lsls	r3, r3, #6
 8004482:	22ff      	movs	r2, #255	@ 0xff
 8004484:	401a      	ands	r2, r3
 8004486:	1dfb      	adds	r3, r7, #7
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	0018      	movs	r0, r3
 800448c:	2303      	movs	r3, #3
 800448e:	4003      	ands	r3, r0
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004494:	4809      	ldr	r0, [pc, #36]	@ (80044bc <__NVIC_SetPriority+0xd8>)
 8004496:	1dfb      	adds	r3, r7, #7
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	001c      	movs	r4, r3
 800449c:	230f      	movs	r3, #15
 800449e:	4023      	ands	r3, r4
 80044a0:	3b08      	subs	r3, #8
 80044a2:	089b      	lsrs	r3, r3, #2
 80044a4:	430a      	orrs	r2, r1
 80044a6:	3306      	adds	r3, #6
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	18c3      	adds	r3, r0, r3
 80044ac:	3304      	adds	r3, #4
 80044ae:	601a      	str	r2, [r3, #0]
}
 80044b0:	46c0      	nop			@ (mov r8, r8)
 80044b2:	46bd      	mov	sp, r7
 80044b4:	b003      	add	sp, #12
 80044b6:	bd90      	pop	{r4, r7, pc}
 80044b8:	e000e100 	.word	0xe000e100
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	1e5a      	subs	r2, r3, #1
 80044cc:	2380      	movs	r3, #128	@ 0x80
 80044ce:	045b      	lsls	r3, r3, #17
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d301      	bcc.n	80044d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044d4:	2301      	movs	r3, #1
 80044d6:	e010      	b.n	80044fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <SysTick_Config+0x44>)
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	3a01      	subs	r2, #1
 80044de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044e0:	2301      	movs	r3, #1
 80044e2:	425b      	negs	r3, r3
 80044e4:	2103      	movs	r1, #3
 80044e6:	0018      	movs	r0, r3
 80044e8:	f7ff ff7c 	bl	80043e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044ec:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <SysTick_Config+0x44>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044f2:	4b04      	ldr	r3, [pc, #16]	@ (8004504 <SysTick_Config+0x44>)
 80044f4:	2207      	movs	r2, #7
 80044f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	0018      	movs	r0, r3
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b002      	add	sp, #8
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	e000e010 	.word	0xe000e010

08004508 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	210f      	movs	r1, #15
 8004514:	187b      	adds	r3, r7, r1
 8004516:	1c02      	adds	r2, r0, #0
 8004518:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	187b      	adds	r3, r7, r1
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	b25b      	sxtb	r3, r3
 8004522:	0011      	movs	r1, r2
 8004524:	0018      	movs	r0, r3
 8004526:	f7ff ff5d 	bl	80043e4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	46bd      	mov	sp, r7
 800452e:	b004      	add	sp, #16
 8004530:	bd80      	pop	{r7, pc}

08004532 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b082      	sub	sp, #8
 8004536:	af00      	add	r7, sp, #0
 8004538:	0002      	movs	r2, r0
 800453a:	1dfb      	adds	r3, r7, #7
 800453c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800453e:	1dfb      	adds	r3, r7, #7
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	b25b      	sxtb	r3, r3
 8004544:	0018      	movs	r0, r3
 8004546:	f7ff ff33 	bl	80043b0 <__NVIC_EnableIRQ>
}
 800454a:	46c0      	nop			@ (mov r8, r8)
 800454c:	46bd      	mov	sp, r7
 800454e:	b002      	add	sp, #8
 8004550:	bd80      	pop	{r7, pc}

08004552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b082      	sub	sp, #8
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0018      	movs	r0, r3
 800455e:	f7ff ffaf 	bl	80044c0 <SysTick_Config>
 8004562:	0003      	movs	r3, r0
}
 8004564:	0018      	movs	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	b002      	add	sp, #8
 800456a:	bd80      	pop	{r7, pc}

0800456c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	230f      	movs	r3, #15
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	2200      	movs	r2, #0
 800457a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2225      	movs	r2, #37	@ 0x25
 8004580:	5c9b      	ldrb	r3, [r3, r2]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d008      	beq.n	800459a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2204      	movs	r2, #4
 800458c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2224      	movs	r2, #36	@ 0x24
 8004592:	2100      	movs	r1, #0
 8004594:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e024      	b.n	80045e4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	210e      	movs	r1, #14
 80045a6:	438a      	bics	r2, r1
 80045a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2101      	movs	r1, #1
 80045b6:	438a      	bics	r2, r1
 80045b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045be:	221c      	movs	r2, #28
 80045c0:	401a      	ands	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c6:	2101      	movs	r1, #1
 80045c8:	4091      	lsls	r1, r2
 80045ca:	000a      	movs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2225      	movs	r2, #37	@ 0x25
 80045d2:	2101      	movs	r1, #1
 80045d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2224      	movs	r2, #36	@ 0x24
 80045da:	2100      	movs	r1, #0
 80045dc:	5499      	strb	r1, [r3, r2]

    return status;
 80045de:	230f      	movs	r3, #15
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80045e4:	0018      	movs	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b004      	add	sp, #16
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f4:	210f      	movs	r1, #15
 80045f6:	187b      	adds	r3, r7, r1
 80045f8:	2200      	movs	r2, #0
 80045fa:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2225      	movs	r2, #37	@ 0x25
 8004600:	5c9b      	ldrb	r3, [r3, r2]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d006      	beq.n	8004616 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2204      	movs	r2, #4
 800460c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800460e:	187b      	adds	r3, r7, r1
 8004610:	2201      	movs	r2, #1
 8004612:	701a      	strb	r2, [r3, #0]
 8004614:	e02a      	b.n	800466c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	210e      	movs	r1, #14
 8004622:	438a      	bics	r2, r1
 8004624:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2101      	movs	r1, #1
 8004632:	438a      	bics	r2, r1
 8004634:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	221c      	movs	r2, #28
 800463c:	401a      	ands	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	2101      	movs	r1, #1
 8004644:	4091      	lsls	r1, r2
 8004646:	000a      	movs	r2, r1
 8004648:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2225      	movs	r2, #37	@ 0x25
 800464e:	2101      	movs	r1, #1
 8004650:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2224      	movs	r2, #36	@ 0x24
 8004656:	2100      	movs	r1, #0
 8004658:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465e:	2b00      	cmp	r3, #0
 8004660:	d004      	beq.n	800466c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	0010      	movs	r0, r2
 800466a:	4798      	blx	r3
    }
  }
  return status;
 800466c:	230f      	movs	r3, #15
 800466e:	18fb      	adds	r3, r7, r3
 8004670:	781b      	ldrb	r3, [r3, #0]
}
 8004672:	0018      	movs	r0, r3
 8004674:	46bd      	mov	sp, r7
 8004676:	b004      	add	sp, #16
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800468e:	2300      	movs	r3, #0
 8004690:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004692:	e155      	b.n	8004940 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2101      	movs	r1, #1
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	4091      	lsls	r1, r2
 800469e:	000a      	movs	r2, r1
 80046a0:	4013      	ands	r3, r2
 80046a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d100      	bne.n	80046ac <HAL_GPIO_Init+0x30>
 80046aa:	e146      	b.n	800493a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	2203      	movs	r2, #3
 80046b2:	4013      	ands	r3, r2
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d005      	beq.n	80046c4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2203      	movs	r2, #3
 80046be:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d130      	bne.n	8004726 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	2203      	movs	r2, #3
 80046d0:	409a      	lsls	r2, r3
 80046d2:	0013      	movs	r3, r2
 80046d4:	43da      	mvns	r2, r3
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4013      	ands	r3, r2
 80046da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	409a      	lsls	r2, r3
 80046e6:	0013      	movs	r3, r2
 80046e8:	693a      	ldr	r2, [r7, #16]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046fa:	2201      	movs	r2, #1
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	409a      	lsls	r2, r3
 8004700:	0013      	movs	r3, r2
 8004702:	43da      	mvns	r2, r3
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	4013      	ands	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	091b      	lsrs	r3, r3, #4
 8004710:	2201      	movs	r2, #1
 8004712:	401a      	ands	r2, r3
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	409a      	lsls	r2, r3
 8004718:	0013      	movs	r3, r2
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2203      	movs	r2, #3
 800472c:	4013      	ands	r3, r2
 800472e:	2b03      	cmp	r3, #3
 8004730:	d017      	beq.n	8004762 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	2203      	movs	r2, #3
 800473e:	409a      	lsls	r2, r3
 8004740:	0013      	movs	r3, r2
 8004742:	43da      	mvns	r2, r3
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	4013      	ands	r3, r2
 8004748:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	689a      	ldr	r2, [r3, #8]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	409a      	lsls	r2, r3
 8004754:	0013      	movs	r3, r2
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2203      	movs	r2, #3
 8004768:	4013      	ands	r3, r2
 800476a:	2b02      	cmp	r3, #2
 800476c:	d123      	bne.n	80047b6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	08da      	lsrs	r2, r3, #3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	3208      	adds	r2, #8
 8004776:	0092      	lsls	r2, r2, #2
 8004778:	58d3      	ldr	r3, [r2, r3]
 800477a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	2207      	movs	r2, #7
 8004780:	4013      	ands	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	220f      	movs	r2, #15
 8004786:	409a      	lsls	r2, r3
 8004788:	0013      	movs	r3, r2
 800478a:	43da      	mvns	r2, r3
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	4013      	ands	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2107      	movs	r1, #7
 800479a:	400b      	ands	r3, r1
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	409a      	lsls	r2, r3
 80047a0:	0013      	movs	r3, r2
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	08da      	lsrs	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3208      	adds	r2, #8
 80047b0:	0092      	lsls	r2, r2, #2
 80047b2:	6939      	ldr	r1, [r7, #16]
 80047b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	2203      	movs	r2, #3
 80047c2:	409a      	lsls	r2, r3
 80047c4:	0013      	movs	r3, r2
 80047c6:	43da      	mvns	r2, r3
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	4013      	ands	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2203      	movs	r2, #3
 80047d4:	401a      	ands	r2, r3
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	409a      	lsls	r2, r3
 80047dc:	0013      	movs	r3, r2
 80047de:	693a      	ldr	r2, [r7, #16]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	23c0      	movs	r3, #192	@ 0xc0
 80047f0:	029b      	lsls	r3, r3, #10
 80047f2:	4013      	ands	r3, r2
 80047f4:	d100      	bne.n	80047f8 <HAL_GPIO_Init+0x17c>
 80047f6:	e0a0      	b.n	800493a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047f8:	4b57      	ldr	r3, [pc, #348]	@ (8004958 <HAL_GPIO_Init+0x2dc>)
 80047fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047fc:	4b56      	ldr	r3, [pc, #344]	@ (8004958 <HAL_GPIO_Init+0x2dc>)
 80047fe:	2101      	movs	r1, #1
 8004800:	430a      	orrs	r2, r1
 8004802:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004804:	4a55      	ldr	r2, [pc, #340]	@ (800495c <HAL_GPIO_Init+0x2e0>)
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	089b      	lsrs	r3, r3, #2
 800480a:	3302      	adds	r3, #2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	589b      	ldr	r3, [r3, r2]
 8004810:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2203      	movs	r2, #3
 8004816:	4013      	ands	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	220f      	movs	r2, #15
 800481c:	409a      	lsls	r2, r3
 800481e:	0013      	movs	r3, r2
 8004820:	43da      	mvns	r2, r3
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4013      	ands	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	23a0      	movs	r3, #160	@ 0xa0
 800482c:	05db      	lsls	r3, r3, #23
 800482e:	429a      	cmp	r2, r3
 8004830:	d01f      	beq.n	8004872 <HAL_GPIO_Init+0x1f6>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a4a      	ldr	r2, [pc, #296]	@ (8004960 <HAL_GPIO_Init+0x2e4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d019      	beq.n	800486e <HAL_GPIO_Init+0x1f2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a49      	ldr	r2, [pc, #292]	@ (8004964 <HAL_GPIO_Init+0x2e8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d013      	beq.n	800486a <HAL_GPIO_Init+0x1ee>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a48      	ldr	r2, [pc, #288]	@ (8004968 <HAL_GPIO_Init+0x2ec>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00d      	beq.n	8004866 <HAL_GPIO_Init+0x1ea>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a47      	ldr	r2, [pc, #284]	@ (800496c <HAL_GPIO_Init+0x2f0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <HAL_GPIO_Init+0x1e6>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a46      	ldr	r2, [pc, #280]	@ (8004970 <HAL_GPIO_Init+0x2f4>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d101      	bne.n	800485e <HAL_GPIO_Init+0x1e2>
 800485a:	2305      	movs	r3, #5
 800485c:	e00a      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 800485e:	2306      	movs	r3, #6
 8004860:	e008      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 8004862:	2304      	movs	r3, #4
 8004864:	e006      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 8004866:	2303      	movs	r3, #3
 8004868:	e004      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 800486a:	2302      	movs	r3, #2
 800486c:	e002      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 800486e:	2301      	movs	r3, #1
 8004870:	e000      	b.n	8004874 <HAL_GPIO_Init+0x1f8>
 8004872:	2300      	movs	r3, #0
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	2103      	movs	r1, #3
 8004878:	400a      	ands	r2, r1
 800487a:	0092      	lsls	r2, r2, #2
 800487c:	4093      	lsls	r3, r2
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004884:	4935      	ldr	r1, [pc, #212]	@ (800495c <HAL_GPIO_Init+0x2e0>)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	089b      	lsrs	r3, r3, #2
 800488a:	3302      	adds	r3, #2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004892:	4b38      	ldr	r3, [pc, #224]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	43da      	mvns	r2, r3
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4013      	ands	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	2380      	movs	r3, #128	@ 0x80
 80048a8:	035b      	lsls	r3, r3, #13
 80048aa:	4013      	ands	r3, r2
 80048ac:	d003      	beq.n	80048b6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80048b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80048bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	43da      	mvns	r2, r3
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4013      	ands	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	2380      	movs	r3, #128	@ 0x80
 80048d2:	039b      	lsls	r3, r3, #14
 80048d4:	4013      	ands	r3, r2
 80048d6:	d003      	beq.n	80048e0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80048e0:	4b24      	ldr	r3, [pc, #144]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80048e6:	4b23      	ldr	r3, [pc, #140]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	43da      	mvns	r2, r3
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4013      	ands	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	2380      	movs	r3, #128	@ 0x80
 80048fc:	029b      	lsls	r3, r3, #10
 80048fe:	4013      	ands	r3, r2
 8004900:	d003      	beq.n	800490a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	4313      	orrs	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800490a:	4b1a      	ldr	r3, [pc, #104]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 800490c:	693a      	ldr	r2, [r7, #16]
 800490e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004910:	4b18      	ldr	r3, [pc, #96]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	43da      	mvns	r2, r3
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4013      	ands	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	2380      	movs	r3, #128	@ 0x80
 8004926:	025b      	lsls	r3, r3, #9
 8004928:	4013      	ands	r3, r2
 800492a:	d003      	beq.n	8004934 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004934:	4b0f      	ldr	r3, [pc, #60]	@ (8004974 <HAL_GPIO_Init+0x2f8>)
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	3301      	adds	r3, #1
 800493e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	40da      	lsrs	r2, r3
 8004948:	1e13      	subs	r3, r2, #0
 800494a:	d000      	beq.n	800494e <HAL_GPIO_Init+0x2d2>
 800494c:	e6a2      	b.n	8004694 <HAL_GPIO_Init+0x18>
  }
}
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	46c0      	nop			@ (mov r8, r8)
 8004952:	46bd      	mov	sp, r7
 8004954:	b006      	add	sp, #24
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40021000 	.word	0x40021000
 800495c:	40010000 	.word	0x40010000
 8004960:	50000400 	.word	0x50000400
 8004964:	50000800 	.word	0x50000800
 8004968:	50000c00 	.word	0x50000c00
 800496c:	50001000 	.word	0x50001000
 8004970:	50001c00 	.word	0x50001c00
 8004974:	40010400 	.word	0x40010400

08004978 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	0008      	movs	r0, r1
 8004982:	0011      	movs	r1, r2
 8004984:	1cbb      	adds	r3, r7, #2
 8004986:	1c02      	adds	r2, r0, #0
 8004988:	801a      	strh	r2, [r3, #0]
 800498a:	1c7b      	adds	r3, r7, #1
 800498c:	1c0a      	adds	r2, r1, #0
 800498e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004990:	1c7b      	adds	r3, r7, #1
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d004      	beq.n	80049a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004998:	1cbb      	adds	r3, r7, #2
 800499a:	881a      	ldrh	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80049a0:	e003      	b.n	80049aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80049a2:	1cbb      	adds	r3, r7, #2
 80049a4:	881a      	ldrh	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049aa:	46c0      	nop			@ (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b002      	add	sp, #8
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	0002      	movs	r2, r0
 80049bc:	1dbb      	adds	r3, r7, #6
 80049be:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80049c0:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	1dba      	adds	r2, r7, #6
 80049c6:	8812      	ldrh	r2, [r2, #0]
 80049c8:	4013      	ands	r3, r2
 80049ca:	d008      	beq.n	80049de <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049cc:	4b06      	ldr	r3, [pc, #24]	@ (80049e8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80049ce:	1dba      	adds	r2, r7, #6
 80049d0:	8812      	ldrh	r2, [r2, #0]
 80049d2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049d4:	1dbb      	adds	r3, r7, #6
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	0018      	movs	r0, r3
 80049da:	f000 f807 	bl	80049ec <HAL_GPIO_EXTI_Callback>
  }
}
 80049de:	46c0      	nop			@ (mov r8, r8)
 80049e0:	46bd      	mov	sp, r7
 80049e2:	b002      	add	sp, #8
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	46c0      	nop			@ (mov r8, r8)
 80049e8:	40010400 	.word	0x40010400

080049ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	0002      	movs	r2, r0
 80049f4:	1dbb      	adds	r3, r7, #6
 80049f6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049f8:	46c0      	nop			@ (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a00:	b5b0      	push	{r4, r5, r7, lr}
 8004a02:	b08a      	sub	sp, #40	@ 0x28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d102      	bne.n	8004a14 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f000 fbbf 	bl	8005192 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a14:	4bc9      	ldr	r3, [pc, #804]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	220c      	movs	r2, #12
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a1e:	4bc7      	ldr	r3, [pc, #796]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	2380      	movs	r3, #128	@ 0x80
 8004a24:	025b      	lsls	r3, r3, #9
 8004a26:	4013      	ands	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4013      	ands	r3, r2
 8004a32:	d100      	bne.n	8004a36 <HAL_RCC_OscConfig+0x36>
 8004a34:	e07e      	b.n	8004b34 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	d007      	beq.n	8004a4c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	2b0c      	cmp	r3, #12
 8004a40:	d112      	bne.n	8004a68 <HAL_RCC_OscConfig+0x68>
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	025b      	lsls	r3, r3, #9
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d10d      	bne.n	8004a68 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	4bbb      	ldr	r3, [pc, #748]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	2380      	movs	r3, #128	@ 0x80
 8004a52:	029b      	lsls	r3, r3, #10
 8004a54:	4013      	ands	r3, r2
 8004a56:	d100      	bne.n	8004a5a <HAL_RCC_OscConfig+0x5a>
 8004a58:	e06b      	b.n	8004b32 <HAL_RCC_OscConfig+0x132>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d167      	bne.n	8004b32 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	f000 fb95 	bl	8005192 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	025b      	lsls	r3, r3, #9
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d107      	bne.n	8004a84 <HAL_RCC_OscConfig+0x84>
 8004a74:	4bb1      	ldr	r3, [pc, #708]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	4bb0      	ldr	r3, [pc, #704]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a7a:	2180      	movs	r1, #128	@ 0x80
 8004a7c:	0249      	lsls	r1, r1, #9
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	e027      	b.n	8004ad4 <HAL_RCC_OscConfig+0xd4>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	23a0      	movs	r3, #160	@ 0xa0
 8004a8a:	02db      	lsls	r3, r3, #11
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d10e      	bne.n	8004aae <HAL_RCC_OscConfig+0xae>
 8004a90:	4baa      	ldr	r3, [pc, #680]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	4ba9      	ldr	r3, [pc, #676]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004a96:	2180      	movs	r1, #128	@ 0x80
 8004a98:	02c9      	lsls	r1, r1, #11
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	4ba7      	ldr	r3, [pc, #668]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4ba6      	ldr	r3, [pc, #664]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004aa4:	2180      	movs	r1, #128	@ 0x80
 8004aa6:	0249      	lsls	r1, r1, #9
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	e012      	b.n	8004ad4 <HAL_RCC_OscConfig+0xd4>
 8004aae:	4ba3      	ldr	r3, [pc, #652]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	4ba2      	ldr	r3, [pc, #648]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004ab4:	49a2      	ldr	r1, [pc, #648]	@ (8004d40 <HAL_RCC_OscConfig+0x340>)
 8004ab6:	400a      	ands	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]
 8004aba:	4ba0      	ldr	r3, [pc, #640]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	2380      	movs	r3, #128	@ 0x80
 8004ac0:	025b      	lsls	r3, r3, #9
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	4b9c      	ldr	r3, [pc, #624]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	4b9b      	ldr	r3, [pc, #620]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004ace:	499d      	ldr	r1, [pc, #628]	@ (8004d44 <HAL_RCC_OscConfig+0x344>)
 8004ad0:	400a      	ands	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d015      	beq.n	8004b08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004adc:	f7ff fc5e 	bl	800439c <HAL_GetTick>
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ae4:	e009      	b.n	8004afa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ae6:	f7ff fc59 	bl	800439c <HAL_GetTick>
 8004aea:	0002      	movs	r2, r0
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b64      	cmp	r3, #100	@ 0x64
 8004af2:	d902      	bls.n	8004afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	f000 fb4c 	bl	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004afa:	4b90      	ldr	r3, [pc, #576]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	2380      	movs	r3, #128	@ 0x80
 8004b00:	029b      	lsls	r3, r3, #10
 8004b02:	4013      	ands	r3, r2
 8004b04:	d0ef      	beq.n	8004ae6 <HAL_RCC_OscConfig+0xe6>
 8004b06:	e015      	b.n	8004b34 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b08:	f7ff fc48 	bl	800439c <HAL_GetTick>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b10:	e008      	b.n	8004b24 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b12:	f7ff fc43 	bl	800439c <HAL_GetTick>
 8004b16:	0002      	movs	r2, r0
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b64      	cmp	r3, #100	@ 0x64
 8004b1e:	d901      	bls.n	8004b24 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e336      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b24:	4b85      	ldr	r3, [pc, #532]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	2380      	movs	r3, #128	@ 0x80
 8004b2a:	029b      	lsls	r3, r3, #10
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d1f0      	bne.n	8004b12 <HAL_RCC_OscConfig+0x112>
 8004b30:	e000      	b.n	8004b34 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b32:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	d100      	bne.n	8004b40 <HAL_RCC_OscConfig+0x140>
 8004b3e:	e099      	b.n	8004c74 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	2220      	movs	r2, #32
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d009      	beq.n	8004b62 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004b4e:	4b7b      	ldr	r3, [pc, #492]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	4b7a      	ldr	r3, [pc, #488]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b54:	2120      	movs	r1, #32
 8004b56:	430a      	orrs	r2, r1
 8004b58:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	4393      	bics	r3, r2
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2b04      	cmp	r3, #4
 8004b66:	d005      	beq.n	8004b74 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	2b0c      	cmp	r3, #12
 8004b6c:	d13e      	bne.n	8004bec <HAL_RCC_OscConfig+0x1ec>
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d13b      	bne.n	8004bec <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004b74:	4b71      	ldr	r3, [pc, #452]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2204      	movs	r2, #4
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	d004      	beq.n	8004b88 <HAL_RCC_OscConfig+0x188>
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e304      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b88:	4b6c      	ldr	r3, [pc, #432]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4a6e      	ldr	r2, [pc, #440]	@ (8004d48 <HAL_RCC_OscConfig+0x348>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	0019      	movs	r1, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	021a      	lsls	r2, r3, #8
 8004b98:	4b68      	ldr	r3, [pc, #416]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004b9e:	4b67      	ldr	r3, [pc, #412]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2209      	movs	r2, #9
 8004ba4:	4393      	bics	r3, r2
 8004ba6:	0019      	movs	r1, r3
 8004ba8:	4b64      	ldr	r3, [pc, #400]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bac:	430a      	orrs	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bb0:	f000 fc42 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8004bb4:	0001      	movs	r1, r0
 8004bb6:	4b61      	ldr	r3, [pc, #388]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	091b      	lsrs	r3, r3, #4
 8004bbc:	220f      	movs	r2, #15
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	4a62      	ldr	r2, [pc, #392]	@ (8004d4c <HAL_RCC_OscConfig+0x34c>)
 8004bc2:	5cd3      	ldrb	r3, [r2, r3]
 8004bc4:	000a      	movs	r2, r1
 8004bc6:	40da      	lsrs	r2, r3
 8004bc8:	4b61      	ldr	r3, [pc, #388]	@ (8004d50 <HAL_RCC_OscConfig+0x350>)
 8004bca:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004bcc:	4b61      	ldr	r3, [pc, #388]	@ (8004d54 <HAL_RCC_OscConfig+0x354>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2513      	movs	r5, #19
 8004bd2:	197c      	adds	r4, r7, r5
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f7ff fb9b 	bl	8004310 <HAL_InitTick>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004bde:	197b      	adds	r3, r7, r5
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d046      	beq.n	8004c74 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004be6:	197b      	adds	r3, r7, r5
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	e2d2      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d027      	beq.n	8004c42 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004bf2:	4b52      	ldr	r3, [pc, #328]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2209      	movs	r2, #9
 8004bf8:	4393      	bics	r3, r2
 8004bfa:	0019      	movs	r1, r3
 8004bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c00:	430a      	orrs	r2, r1
 8004c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c04:	f7ff fbca 	bl	800439c <HAL_GetTick>
 8004c08:	0003      	movs	r3, r0
 8004c0a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c0c:	e008      	b.n	8004c20 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c0e:	f7ff fbc5 	bl	800439c <HAL_GetTick>
 8004c12:	0002      	movs	r2, r0
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e2b8      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c20:	4b46      	ldr	r3, [pc, #280]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2204      	movs	r2, #4
 8004c26:	4013      	ands	r3, r2
 8004c28:	d0f1      	beq.n	8004c0e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c2a:	4b44      	ldr	r3, [pc, #272]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	4a46      	ldr	r2, [pc, #280]	@ (8004d48 <HAL_RCC_OscConfig+0x348>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	0019      	movs	r1, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	021a      	lsls	r2, r3, #8
 8004c3a:	4b40      	ldr	r3, [pc, #256]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	605a      	str	r2, [r3, #4]
 8004c40:	e018      	b.n	8004c74 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c42:	4b3e      	ldr	r3, [pc, #248]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	4b3d      	ldr	r3, [pc, #244]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c48:	2101      	movs	r1, #1
 8004c4a:	438a      	bics	r2, r1
 8004c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c4e:	f7ff fba5 	bl	800439c <HAL_GetTick>
 8004c52:	0003      	movs	r3, r0
 8004c54:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c58:	f7ff fba0 	bl	800439c <HAL_GetTick>
 8004c5c:	0002      	movs	r2, r0
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e293      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c6a:	4b34      	ldr	r3, [pc, #208]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2204      	movs	r2, #4
 8004c70:	4013      	ands	r3, r2
 8004c72:	d1f1      	bne.n	8004c58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2210      	movs	r2, #16
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	d100      	bne.n	8004c80 <HAL_RCC_OscConfig+0x280>
 8004c7e:	e0a2      	b.n	8004dc6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d140      	bne.n	8004d08 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c86:	4b2d      	ldr	r3, [pc, #180]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	2380      	movs	r3, #128	@ 0x80
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4013      	ands	r3, r2
 8004c90:	d005      	beq.n	8004c9e <HAL_RCC_OscConfig+0x29e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e279      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c9e:	4b27      	ldr	r3, [pc, #156]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8004d58 <HAL_RCC_OscConfig+0x358>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	0019      	movs	r1, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cac:	4b23      	ldr	r3, [pc, #140]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cb2:	4b22      	ldr	r3, [pc, #136]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	0a19      	lsrs	r1, r3, #8
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	061a      	lsls	r2, r3, #24
 8004cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	0b5b      	lsrs	r3, r3, #13
 8004ccc:	3301      	adds	r3, #1
 8004cce:	2280      	movs	r2, #128	@ 0x80
 8004cd0:	0212      	lsls	r2, r2, #8
 8004cd2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004cd4:	4b19      	ldr	r3, [pc, #100]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	091b      	lsrs	r3, r3, #4
 8004cda:	210f      	movs	r1, #15
 8004cdc:	400b      	ands	r3, r1
 8004cde:	491b      	ldr	r1, [pc, #108]	@ (8004d4c <HAL_RCC_OscConfig+0x34c>)
 8004ce0:	5ccb      	ldrb	r3, [r1, r3]
 8004ce2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d50 <HAL_RCC_OscConfig+0x350>)
 8004ce6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d54 <HAL_RCC_OscConfig+0x354>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2513      	movs	r5, #19
 8004cee:	197c      	adds	r4, r7, r5
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f7ff fb0d 	bl	8004310 <HAL_InitTick>
 8004cf6:	0003      	movs	r3, r0
 8004cf8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004cfa:	197b      	adds	r3, r7, r5
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d061      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004d02:	197b      	adds	r3, r7, r5
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	e244      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	69db      	ldr	r3, [r3, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d040      	beq.n	8004d92 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d10:	4b0a      	ldr	r3, [pc, #40]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <HAL_RCC_OscConfig+0x33c>)
 8004d16:	2180      	movs	r1, #128	@ 0x80
 8004d18:	0049      	lsls	r1, r1, #1
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1e:	f7ff fb3d 	bl	800439c <HAL_GetTick>
 8004d22:	0003      	movs	r3, r0
 8004d24:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004d26:	e019      	b.n	8004d5c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d28:	f7ff fb38 	bl	800439c <HAL_GetTick>
 8004d2c:	0002      	movs	r2, r0
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d912      	bls.n	8004d5c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e22b      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
 8004d3a:	46c0      	nop			@ (mov r8, r8)
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	fffeffff 	.word	0xfffeffff
 8004d44:	fffbffff 	.word	0xfffbffff
 8004d48:	ffffe0ff 	.word	0xffffe0ff
 8004d4c:	080073ac 	.word	0x080073ac
 8004d50:	20000000 	.word	0x20000000
 8004d54:	20000004 	.word	0x20000004
 8004d58:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004d5c:	4bca      	ldr	r3, [pc, #808]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	2380      	movs	r3, #128	@ 0x80
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4013      	ands	r3, r2
 8004d66:	d0df      	beq.n	8004d28 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d68:	4bc7      	ldr	r3, [pc, #796]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	4ac7      	ldr	r2, [pc, #796]	@ (800508c <HAL_RCC_OscConfig+0x68c>)
 8004d6e:	4013      	ands	r3, r2
 8004d70:	0019      	movs	r1, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d76:	4bc4      	ldr	r3, [pc, #784]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d7c:	4bc2      	ldr	r3, [pc, #776]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	021b      	lsls	r3, r3, #8
 8004d82:	0a19      	lsrs	r1, r3, #8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	061a      	lsls	r2, r3, #24
 8004d8a:	4bbf      	ldr	r3, [pc, #764]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	605a      	str	r2, [r3, #4]
 8004d90:	e019      	b.n	8004dc6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d92:	4bbd      	ldr	r3, [pc, #756]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	4bbc      	ldr	r3, [pc, #752]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004d98:	49bd      	ldr	r1, [pc, #756]	@ (8005090 <HAL_RCC_OscConfig+0x690>)
 8004d9a:	400a      	ands	r2, r1
 8004d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d9e:	f7ff fafd 	bl	800439c <HAL_GetTick>
 8004da2:	0003      	movs	r3, r0
 8004da4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004da8:	f7ff faf8 	bl	800439c <HAL_GetTick>
 8004dac:	0002      	movs	r2, r0
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e1eb      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004dba:	4bb3      	ldr	r3, [pc, #716]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	2380      	movs	r3, #128	@ 0x80
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d1f0      	bne.n	8004da8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2208      	movs	r2, #8
 8004dcc:	4013      	ands	r3, r2
 8004dce:	d036      	beq.n	8004e3e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d019      	beq.n	8004e0c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dd8:	4bab      	ldr	r3, [pc, #684]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004dda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ddc:	4baa      	ldr	r3, [pc, #680]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004dde:	2101      	movs	r1, #1
 8004de0:	430a      	orrs	r2, r1
 8004de2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004de4:	f7ff fada 	bl	800439c <HAL_GetTick>
 8004de8:	0003      	movs	r3, r0
 8004dea:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004dec:	e008      	b.n	8004e00 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dee:	f7ff fad5 	bl	800439c <HAL_GetTick>
 8004df2:	0002      	movs	r2, r0
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e1c8      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e00:	4ba1      	ldr	r3, [pc, #644]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e04:	2202      	movs	r2, #2
 8004e06:	4013      	ands	r3, r2
 8004e08:	d0f1      	beq.n	8004dee <HAL_RCC_OscConfig+0x3ee>
 8004e0a:	e018      	b.n	8004e3e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e0c:	4b9e      	ldr	r3, [pc, #632]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e10:	4b9d      	ldr	r3, [pc, #628]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e12:	2101      	movs	r1, #1
 8004e14:	438a      	bics	r2, r1
 8004e16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e18:	f7ff fac0 	bl	800439c <HAL_GetTick>
 8004e1c:	0003      	movs	r3, r0
 8004e1e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e22:	f7ff fabb 	bl	800439c <HAL_GetTick>
 8004e26:	0002      	movs	r2, r0
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e1ae      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e34:	4b94      	ldr	r3, [pc, #592]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e38:	2202      	movs	r2, #2
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	d1f1      	bne.n	8004e22 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2204      	movs	r2, #4
 8004e44:	4013      	ands	r3, r2
 8004e46:	d100      	bne.n	8004e4a <HAL_RCC_OscConfig+0x44a>
 8004e48:	e0ae      	b.n	8004fa8 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e4a:	2023      	movs	r0, #35	@ 0x23
 8004e4c:	183b      	adds	r3, r7, r0
 8004e4e:	2200      	movs	r2, #0
 8004e50:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e52:	4b8d      	ldr	r3, [pc, #564]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e56:	2380      	movs	r3, #128	@ 0x80
 8004e58:	055b      	lsls	r3, r3, #21
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d109      	bne.n	8004e72 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e5e:	4b8a      	ldr	r3, [pc, #552]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e62:	4b89      	ldr	r3, [pc, #548]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004e64:	2180      	movs	r1, #128	@ 0x80
 8004e66:	0549      	lsls	r1, r1, #21
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004e6c:	183b      	adds	r3, r7, r0
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e72:	4b88      	ldr	r3, [pc, #544]	@ (8005094 <HAL_RCC_OscConfig+0x694>)
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	2380      	movs	r3, #128	@ 0x80
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	d11a      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e7e:	4b85      	ldr	r3, [pc, #532]	@ (8005094 <HAL_RCC_OscConfig+0x694>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	4b84      	ldr	r3, [pc, #528]	@ (8005094 <HAL_RCC_OscConfig+0x694>)
 8004e84:	2180      	movs	r1, #128	@ 0x80
 8004e86:	0049      	lsls	r1, r1, #1
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e8c:	f7ff fa86 	bl	800439c <HAL_GetTick>
 8004e90:	0003      	movs	r3, r0
 8004e92:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e96:	f7ff fa81 	bl	800439c <HAL_GetTick>
 8004e9a:	0002      	movs	r2, r0
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b64      	cmp	r3, #100	@ 0x64
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e174      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ea8:	4b7a      	ldr	r3, [pc, #488]	@ (8005094 <HAL_RCC_OscConfig+0x694>)
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	2380      	movs	r3, #128	@ 0x80
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	2380      	movs	r3, #128	@ 0x80
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d107      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x4d0>
 8004ec0:	4b71      	ldr	r3, [pc, #452]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004ec2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ec4:	4b70      	ldr	r3, [pc, #448]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004ec6:	2180      	movs	r1, #128	@ 0x80
 8004ec8:	0049      	lsls	r1, r1, #1
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ece:	e031      	b.n	8004f34 <HAL_RCC_OscConfig+0x534>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10c      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x4f2>
 8004ed8:	4b6b      	ldr	r3, [pc, #428]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004eda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004edc:	4b6a      	ldr	r3, [pc, #424]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004ede:	496c      	ldr	r1, [pc, #432]	@ (8005090 <HAL_RCC_OscConfig+0x690>)
 8004ee0:	400a      	ands	r2, r1
 8004ee2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ee4:	4b68      	ldr	r3, [pc, #416]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004ee6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ee8:	4b67      	ldr	r3, [pc, #412]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004eea:	496b      	ldr	r1, [pc, #428]	@ (8005098 <HAL_RCC_OscConfig+0x698>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ef0:	e020      	b.n	8004f34 <HAL_RCC_OscConfig+0x534>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	23a0      	movs	r3, #160	@ 0xa0
 8004ef8:	00db      	lsls	r3, r3, #3
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d10e      	bne.n	8004f1c <HAL_RCC_OscConfig+0x51c>
 8004efe:	4b62      	ldr	r3, [pc, #392]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f02:	4b61      	ldr	r3, [pc, #388]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f04:	2180      	movs	r1, #128	@ 0x80
 8004f06:	00c9      	lsls	r1, r1, #3
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f10:	4b5d      	ldr	r3, [pc, #372]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f12:	2180      	movs	r1, #128	@ 0x80
 8004f14:	0049      	lsls	r1, r1, #1
 8004f16:	430a      	orrs	r2, r1
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f1a:	e00b      	b.n	8004f34 <HAL_RCC_OscConfig+0x534>
 8004f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f1e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f20:	4b59      	ldr	r3, [pc, #356]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f22:	495b      	ldr	r1, [pc, #364]	@ (8005090 <HAL_RCC_OscConfig+0x690>)
 8004f24:	400a      	ands	r2, r1
 8004f26:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f28:	4b57      	ldr	r3, [pc, #348]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f2a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f2c:	4b56      	ldr	r3, [pc, #344]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f2e:	495a      	ldr	r1, [pc, #360]	@ (8005098 <HAL_RCC_OscConfig+0x698>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d015      	beq.n	8004f68 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f3c:	f7ff fa2e 	bl	800439c <HAL_GetTick>
 8004f40:	0003      	movs	r3, r0
 8004f42:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f44:	e009      	b.n	8004f5a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f46:	f7ff fa29 	bl	800439c <HAL_GetTick>
 8004f4a:	0002      	movs	r2, r0
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	4a52      	ldr	r2, [pc, #328]	@ (800509c <HAL_RCC_OscConfig+0x69c>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e11b      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f5a:	4b4b      	ldr	r3, [pc, #300]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f5e:	2380      	movs	r3, #128	@ 0x80
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	4013      	ands	r3, r2
 8004f64:	d0ef      	beq.n	8004f46 <HAL_RCC_OscConfig+0x546>
 8004f66:	e014      	b.n	8004f92 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f68:	f7ff fa18 	bl	800439c <HAL_GetTick>
 8004f6c:	0003      	movs	r3, r0
 8004f6e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f70:	e009      	b.n	8004f86 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f72:	f7ff fa13 	bl	800439c <HAL_GetTick>
 8004f76:	0002      	movs	r2, r0
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	4a47      	ldr	r2, [pc, #284]	@ (800509c <HAL_RCC_OscConfig+0x69c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e105      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f86:	4b40      	ldr	r3, [pc, #256]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f8a:	2380      	movs	r3, #128	@ 0x80
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4013      	ands	r3, r2
 8004f90:	d1ef      	bne.n	8004f72 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f92:	2323      	movs	r3, #35	@ 0x23
 8004f94:	18fb      	adds	r3, r7, r3
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d105      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f9c:	4b3a      	ldr	r3, [pc, #232]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004f9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fa0:	4b39      	ldr	r3, [pc, #228]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004fa2:	493f      	ldr	r1, [pc, #252]	@ (80050a0 <HAL_RCC_OscConfig+0x6a0>)
 8004fa4:	400a      	ands	r2, r1
 8004fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2220      	movs	r2, #32
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d049      	beq.n	8005046 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d026      	beq.n	8005008 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004fba:	4b33      	ldr	r3, [pc, #204]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	4b32      	ldr	r3, [pc, #200]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	609a      	str	r2, [r3, #8]
 8004fc6:	4b30      	ldr	r3, [pc, #192]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004fc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fca:	4b2f      	ldr	r3, [pc, #188]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004fcc:	2101      	movs	r1, #1
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004fd2:	4b34      	ldr	r3, [pc, #208]	@ (80050a4 <HAL_RCC_OscConfig+0x6a4>)
 8004fd4:	6a1a      	ldr	r2, [r3, #32]
 8004fd6:	4b33      	ldr	r3, [pc, #204]	@ (80050a4 <HAL_RCC_OscConfig+0x6a4>)
 8004fd8:	2180      	movs	r1, #128	@ 0x80
 8004fda:	0189      	lsls	r1, r1, #6
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7ff f9dc 	bl	800439c <HAL_GetTick>
 8004fe4:	0003      	movs	r3, r0
 8004fe6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004fe8:	e008      	b.n	8004ffc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fea:	f7ff f9d7 	bl	800439c <HAL_GetTick>
 8004fee:	0002      	movs	r2, r0
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e0ca      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ffc:	4b22      	ldr	r3, [pc, #136]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	2202      	movs	r2, #2
 8005002:	4013      	ands	r3, r2
 8005004:	d0f1      	beq.n	8004fea <HAL_RCC_OscConfig+0x5ea>
 8005006:	e01e      	b.n	8005046 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005008:	4b1f      	ldr	r3, [pc, #124]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	4b1e      	ldr	r3, [pc, #120]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 800500e:	2101      	movs	r1, #1
 8005010:	438a      	bics	r2, r1
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	4b23      	ldr	r3, [pc, #140]	@ (80050a4 <HAL_RCC_OscConfig+0x6a4>)
 8005016:	6a1a      	ldr	r2, [r3, #32]
 8005018:	4b22      	ldr	r3, [pc, #136]	@ (80050a4 <HAL_RCC_OscConfig+0x6a4>)
 800501a:	4923      	ldr	r1, [pc, #140]	@ (80050a8 <HAL_RCC_OscConfig+0x6a8>)
 800501c:	400a      	ands	r2, r1
 800501e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005020:	f7ff f9bc 	bl	800439c <HAL_GetTick>
 8005024:	0003      	movs	r3, r0
 8005026:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005028:	e008      	b.n	800503c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800502a:	f7ff f9b7 	bl	800439c <HAL_GetTick>
 800502e:	0002      	movs	r2, r0
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e0aa      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800503c:	4b12      	ldr	r3, [pc, #72]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	2202      	movs	r2, #2
 8005042:	4013      	ands	r3, r2
 8005044:	d1f1      	bne.n	800502a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800504a:	2b00      	cmp	r3, #0
 800504c:	d100      	bne.n	8005050 <HAL_RCC_OscConfig+0x650>
 800504e:	e09f      	b.n	8005190 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	2b0c      	cmp	r3, #12
 8005054:	d100      	bne.n	8005058 <HAL_RCC_OscConfig+0x658>
 8005056:	e078      	b.n	800514a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505c:	2b02      	cmp	r3, #2
 800505e:	d159      	bne.n	8005114 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005060:	4b09      	ldr	r3, [pc, #36]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	4b08      	ldr	r3, [pc, #32]	@ (8005088 <HAL_RCC_OscConfig+0x688>)
 8005066:	4911      	ldr	r1, [pc, #68]	@ (80050ac <HAL_RCC_OscConfig+0x6ac>)
 8005068:	400a      	ands	r2, r1
 800506a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506c:	f7ff f996 	bl	800439c <HAL_GetTick>
 8005070:	0003      	movs	r3, r0
 8005072:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005074:	e01c      	b.n	80050b0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005076:	f7ff f991 	bl	800439c <HAL_GetTick>
 800507a:	0002      	movs	r2, r0
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d915      	bls.n	80050b0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e084      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
 8005088:	40021000 	.word	0x40021000
 800508c:	ffff1fff 	.word	0xffff1fff
 8005090:	fffffeff 	.word	0xfffffeff
 8005094:	40007000 	.word	0x40007000
 8005098:	fffffbff 	.word	0xfffffbff
 800509c:	00001388 	.word	0x00001388
 80050a0:	efffffff 	.word	0xefffffff
 80050a4:	40010000 	.word	0x40010000
 80050a8:	ffffdfff 	.word	0xffffdfff
 80050ac:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050b0:	4b3a      	ldr	r3, [pc, #232]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	2380      	movs	r3, #128	@ 0x80
 80050b6:	049b      	lsls	r3, r3, #18
 80050b8:	4013      	ands	r3, r2
 80050ba:	d1dc      	bne.n	8005076 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050bc:	4b37      	ldr	r3, [pc, #220]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4a37      	ldr	r2, [pc, #220]	@ (80051a0 <HAL_RCC_OscConfig+0x7a0>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	0019      	movs	r1, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d4:	431a      	orrs	r2, r3
 80050d6:	4b31      	ldr	r3, [pc, #196]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 80050d8:	430a      	orrs	r2, r1
 80050da:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050dc:	4b2f      	ldr	r3, [pc, #188]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	4b2e      	ldr	r3, [pc, #184]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 80050e2:	2180      	movs	r1, #128	@ 0x80
 80050e4:	0449      	lsls	r1, r1, #17
 80050e6:	430a      	orrs	r2, r1
 80050e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ea:	f7ff f957 	bl	800439c <HAL_GetTick>
 80050ee:	0003      	movs	r3, r0
 80050f0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050f4:	f7ff f952 	bl	800439c <HAL_GetTick>
 80050f8:	0002      	movs	r2, r0
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e045      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005106:	4b25      	ldr	r3, [pc, #148]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	2380      	movs	r3, #128	@ 0x80
 800510c:	049b      	lsls	r3, r3, #18
 800510e:	4013      	ands	r3, r2
 8005110:	d0f0      	beq.n	80050f4 <HAL_RCC_OscConfig+0x6f4>
 8005112:	e03d      	b.n	8005190 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005114:	4b21      	ldr	r3, [pc, #132]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b20      	ldr	r3, [pc, #128]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 800511a:	4922      	ldr	r1, [pc, #136]	@ (80051a4 <HAL_RCC_OscConfig+0x7a4>)
 800511c:	400a      	ands	r2, r1
 800511e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005120:	f7ff f93c 	bl	800439c <HAL_GetTick>
 8005124:	0003      	movs	r3, r0
 8005126:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800512a:	f7ff f937 	bl	800439c <HAL_GetTick>
 800512e:	0002      	movs	r2, r0
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e02a      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800513c:	4b17      	ldr	r3, [pc, #92]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	2380      	movs	r3, #128	@ 0x80
 8005142:	049b      	lsls	r3, r3, #18
 8005144:	4013      	ands	r3, r2
 8005146:	d1f0      	bne.n	800512a <HAL_RCC_OscConfig+0x72a>
 8005148:	e022      	b.n	8005190 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e01d      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005156:	4b11      	ldr	r3, [pc, #68]	@ (800519c <HAL_RCC_OscConfig+0x79c>)
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	2380      	movs	r3, #128	@ 0x80
 8005160:	025b      	lsls	r3, r3, #9
 8005162:	401a      	ands	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	429a      	cmp	r2, r3
 800516a:	d10f      	bne.n	800518c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	23f0      	movs	r3, #240	@ 0xf0
 8005170:	039b      	lsls	r3, r3, #14
 8005172:	401a      	ands	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005178:	429a      	cmp	r2, r3
 800517a:	d107      	bne.n	800518c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	23c0      	movs	r3, #192	@ 0xc0
 8005180:	041b      	lsls	r3, r3, #16
 8005182:	401a      	ands	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005188:	429a      	cmp	r2, r3
 800518a:	d001      	beq.n	8005190 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e000      	b.n	8005192 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	0018      	movs	r0, r3
 8005194:	46bd      	mov	sp, r7
 8005196:	b00a      	add	sp, #40	@ 0x28
 8005198:	bdb0      	pop	{r4, r5, r7, pc}
 800519a:	46c0      	nop			@ (mov r8, r8)
 800519c:	40021000 	.word	0x40021000
 80051a0:	ff02ffff 	.word	0xff02ffff
 80051a4:	feffffff 	.word	0xfeffffff

080051a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051a8:	b5b0      	push	{r4, r5, r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e128      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051bc:	4b96      	ldr	r3, [pc, #600]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2201      	movs	r2, #1
 80051c2:	4013      	ands	r3, r2
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d91e      	bls.n	8005208 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ca:	4b93      	ldr	r3, [pc, #588]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2201      	movs	r2, #1
 80051d0:	4393      	bics	r3, r2
 80051d2:	0019      	movs	r1, r3
 80051d4:	4b90      	ldr	r3, [pc, #576]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80051dc:	f7ff f8de 	bl	800439c <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e4:	e009      	b.n	80051fa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051e6:	f7ff f8d9 	bl	800439c <HAL_GetTick>
 80051ea:	0002      	movs	r2, r0
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	4a8a      	ldr	r2, [pc, #552]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d901      	bls.n	80051fa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e109      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051fa:	4b87      	ldr	r3, [pc, #540]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2201      	movs	r2, #1
 8005200:	4013      	ands	r3, r2
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	429a      	cmp	r2, r3
 8005206:	d1ee      	bne.n	80051e6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2202      	movs	r2, #2
 800520e:	4013      	ands	r3, r2
 8005210:	d009      	beq.n	8005226 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005212:	4b83      	ldr	r3, [pc, #524]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	22f0      	movs	r2, #240	@ 0xf0
 8005218:	4393      	bics	r3, r2
 800521a:	0019      	movs	r1, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	4b7f      	ldr	r3, [pc, #508]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 8005222:	430a      	orrs	r2, r1
 8005224:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2201      	movs	r2, #1
 800522c:	4013      	ands	r3, r2
 800522e:	d100      	bne.n	8005232 <HAL_RCC_ClockConfig+0x8a>
 8005230:	e089      	b.n	8005346 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d107      	bne.n	800524a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800523a:	4b79      	ldr	r3, [pc, #484]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	2380      	movs	r3, #128	@ 0x80
 8005240:	029b      	lsls	r3, r3, #10
 8005242:	4013      	ands	r3, r2
 8005244:	d120      	bne.n	8005288 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e0e1      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2b03      	cmp	r3, #3
 8005250:	d107      	bne.n	8005262 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005252:	4b73      	ldr	r3, [pc, #460]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	2380      	movs	r3, #128	@ 0x80
 8005258:	049b      	lsls	r3, r3, #18
 800525a:	4013      	ands	r3, r2
 800525c:	d114      	bne.n	8005288 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e0d5      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d106      	bne.n	8005278 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800526a:	4b6d      	ldr	r3, [pc, #436]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2204      	movs	r2, #4
 8005270:	4013      	ands	r3, r2
 8005272:	d109      	bne.n	8005288 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e0ca      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005278:	4b69      	ldr	r3, [pc, #420]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	2380      	movs	r3, #128	@ 0x80
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4013      	ands	r3, r2
 8005282:	d101      	bne.n	8005288 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e0c2      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005288:	4b65      	ldr	r3, [pc, #404]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2203      	movs	r2, #3
 800528e:	4393      	bics	r3, r2
 8005290:	0019      	movs	r1, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	4b62      	ldr	r3, [pc, #392]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 8005298:	430a      	orrs	r2, r1
 800529a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800529c:	f7ff f87e 	bl	800439c <HAL_GetTick>
 80052a0:	0003      	movs	r3, r0
 80052a2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d111      	bne.n	80052d0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052ac:	e009      	b.n	80052c2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ae:	f7ff f875 	bl	800439c <HAL_GetTick>
 80052b2:	0002      	movs	r2, r0
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	4a58      	ldr	r2, [pc, #352]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e0a5      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052c2:	4b57      	ldr	r3, [pc, #348]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	220c      	movs	r2, #12
 80052c8:	4013      	ands	r3, r2
 80052ca:	2b08      	cmp	r3, #8
 80052cc:	d1ef      	bne.n	80052ae <HAL_RCC_ClockConfig+0x106>
 80052ce:	e03a      	b.n	8005346 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d111      	bne.n	80052fc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d8:	e009      	b.n	80052ee <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052da:	f7ff f85f 	bl	800439c <HAL_GetTick>
 80052de:	0002      	movs	r2, r0
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	4a4d      	ldr	r2, [pc, #308]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e08f      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	220c      	movs	r2, #12
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b0c      	cmp	r3, #12
 80052f8:	d1ef      	bne.n	80052da <HAL_RCC_ClockConfig+0x132>
 80052fa:	e024      	b.n	8005346 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d11b      	bne.n	800533c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005304:	e009      	b.n	800531a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005306:	f7ff f849 	bl	800439c <HAL_GetTick>
 800530a:	0002      	movs	r2, r0
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	4a42      	ldr	r2, [pc, #264]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d901      	bls.n	800531a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e079      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800531a:	4b41      	ldr	r3, [pc, #260]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	220c      	movs	r2, #12
 8005320:	4013      	ands	r3, r2
 8005322:	2b04      	cmp	r3, #4
 8005324:	d1ef      	bne.n	8005306 <HAL_RCC_ClockConfig+0x15e>
 8005326:	e00e      	b.n	8005346 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005328:	f7ff f838 	bl	800439c <HAL_GetTick>
 800532c:	0002      	movs	r2, r0
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	4a3a      	ldr	r2, [pc, #232]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e068      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800533c:	4b38      	ldr	r3, [pc, #224]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	220c      	movs	r2, #12
 8005342:	4013      	ands	r3, r2
 8005344:	d1f0      	bne.n	8005328 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005346:	4b34      	ldr	r3, [pc, #208]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2201      	movs	r2, #1
 800534c:	4013      	ands	r3, r2
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d21e      	bcs.n	8005392 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005354:	4b30      	ldr	r3, [pc, #192]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2201      	movs	r2, #1
 800535a:	4393      	bics	r3, r2
 800535c:	0019      	movs	r1, r3
 800535e:	4b2e      	ldr	r3, [pc, #184]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005366:	f7ff f819 	bl	800439c <HAL_GetTick>
 800536a:	0003      	movs	r3, r0
 800536c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536e:	e009      	b.n	8005384 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005370:	f7ff f814 	bl	800439c <HAL_GetTick>
 8005374:	0002      	movs	r2, r0
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	4a28      	ldr	r2, [pc, #160]	@ (800541c <HAL_RCC_ClockConfig+0x274>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e044      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005384:	4b24      	ldr	r3, [pc, #144]	@ (8005418 <HAL_RCC_ClockConfig+0x270>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2201      	movs	r2, #1
 800538a:	4013      	ands	r3, r2
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	429a      	cmp	r2, r3
 8005390:	d1ee      	bne.n	8005370 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2204      	movs	r2, #4
 8005398:	4013      	ands	r3, r2
 800539a:	d009      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800539c:	4b20      	ldr	r3, [pc, #128]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	4a20      	ldr	r2, [pc, #128]	@ (8005424 <HAL_RCC_ClockConfig+0x27c>)
 80053a2:	4013      	ands	r3, r2
 80053a4:	0019      	movs	r1, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68da      	ldr	r2, [r3, #12]
 80053aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80053ac:	430a      	orrs	r2, r1
 80053ae:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2208      	movs	r2, #8
 80053b6:	4013      	ands	r3, r2
 80053b8:	d00a      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053ba:	4b19      	ldr	r3, [pc, #100]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	4a1a      	ldr	r2, [pc, #104]	@ (8005428 <HAL_RCC_ClockConfig+0x280>)
 80053c0:	4013      	ands	r3, r2
 80053c2:	0019      	movs	r1, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	00da      	lsls	r2, r3, #3
 80053ca:	4b15      	ldr	r3, [pc, #84]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80053cc:	430a      	orrs	r2, r1
 80053ce:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053d0:	f000 f832 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 80053d4:	0001      	movs	r1, r0
 80053d6:	4b12      	ldr	r3, [pc, #72]	@ (8005420 <HAL_RCC_ClockConfig+0x278>)
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	091b      	lsrs	r3, r3, #4
 80053dc:	220f      	movs	r2, #15
 80053de:	4013      	ands	r3, r2
 80053e0:	4a12      	ldr	r2, [pc, #72]	@ (800542c <HAL_RCC_ClockConfig+0x284>)
 80053e2:	5cd3      	ldrb	r3, [r2, r3]
 80053e4:	000a      	movs	r2, r1
 80053e6:	40da      	lsrs	r2, r3
 80053e8:	4b11      	ldr	r3, [pc, #68]	@ (8005430 <HAL_RCC_ClockConfig+0x288>)
 80053ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80053ec:	4b11      	ldr	r3, [pc, #68]	@ (8005434 <HAL_RCC_ClockConfig+0x28c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	250b      	movs	r5, #11
 80053f2:	197c      	adds	r4, r7, r5
 80053f4:	0018      	movs	r0, r3
 80053f6:	f7fe ff8b 	bl	8004310 <HAL_InitTick>
 80053fa:	0003      	movs	r3, r0
 80053fc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80053fe:	197b      	adds	r3, r7, r5
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d002      	beq.n	800540c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005406:	197b      	adds	r3, r7, r5
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	e000      	b.n	800540e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	0018      	movs	r0, r3
 8005410:	46bd      	mov	sp, r7
 8005412:	b004      	add	sp, #16
 8005414:	bdb0      	pop	{r4, r5, r7, pc}
 8005416:	46c0      	nop			@ (mov r8, r8)
 8005418:	40022000 	.word	0x40022000
 800541c:	00001388 	.word	0x00001388
 8005420:	40021000 	.word	0x40021000
 8005424:	fffff8ff 	.word	0xfffff8ff
 8005428:	ffffc7ff 	.word	0xffffc7ff
 800542c:	080073ac 	.word	0x080073ac
 8005430:	20000000 	.word	0x20000000
 8005434:	20000004 	.word	0x20000004

08005438 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800543e:	4b3c      	ldr	r3, [pc, #240]	@ (8005530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	220c      	movs	r2, #12
 8005448:	4013      	ands	r3, r2
 800544a:	2b0c      	cmp	r3, #12
 800544c:	d013      	beq.n	8005476 <HAL_RCC_GetSysClockFreq+0x3e>
 800544e:	d85c      	bhi.n	800550a <HAL_RCC_GetSysClockFreq+0xd2>
 8005450:	2b04      	cmp	r3, #4
 8005452:	d002      	beq.n	800545a <HAL_RCC_GetSysClockFreq+0x22>
 8005454:	2b08      	cmp	r3, #8
 8005456:	d00b      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x38>
 8005458:	e057      	b.n	800550a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800545a:	4b35      	ldr	r3, [pc, #212]	@ (8005530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2210      	movs	r2, #16
 8005460:	4013      	ands	r3, r2
 8005462:	d002      	beq.n	800546a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005464:	4b33      	ldr	r3, [pc, #204]	@ (8005534 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005466:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005468:	e05d      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800546a:	4b33      	ldr	r3, [pc, #204]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x100>)
 800546c:	613b      	str	r3, [r7, #16]
      break;
 800546e:	e05a      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005470:	4b32      	ldr	r3, [pc, #200]	@ (800553c <HAL_RCC_GetSysClockFreq+0x104>)
 8005472:	613b      	str	r3, [r7, #16]
      break;
 8005474:	e057      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	0c9b      	lsrs	r3, r3, #18
 800547a:	220f      	movs	r2, #15
 800547c:	4013      	ands	r3, r2
 800547e:	4a30      	ldr	r2, [pc, #192]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 8005480:	5cd3      	ldrb	r3, [r2, r3]
 8005482:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	0d9b      	lsrs	r3, r3, #22
 8005488:	2203      	movs	r2, #3
 800548a:	4013      	ands	r3, r2
 800548c:	3301      	adds	r3, #1
 800548e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005490:	4b27      	ldr	r3, [pc, #156]	@ (8005530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	2380      	movs	r3, #128	@ 0x80
 8005496:	025b      	lsls	r3, r3, #9
 8005498:	4013      	ands	r3, r2
 800549a:	d00f      	beq.n	80054bc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800549c:	68b9      	ldr	r1, [r7, #8]
 800549e:	000a      	movs	r2, r1
 80054a0:	0152      	lsls	r2, r2, #5
 80054a2:	1a52      	subs	r2, r2, r1
 80054a4:	0193      	lsls	r3, r2, #6
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	185b      	adds	r3, r3, r1
 80054ac:	025b      	lsls	r3, r3, #9
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	0018      	movs	r0, r3
 80054b2:	f7fa fe29 	bl	8000108 <__udivsi3>
 80054b6:	0003      	movs	r3, r0
 80054b8:	617b      	str	r3, [r7, #20]
 80054ba:	e023      	b.n	8005504 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80054bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005530 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2210      	movs	r2, #16
 80054c2:	4013      	ands	r3, r2
 80054c4:	d00f      	beq.n	80054e6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	000a      	movs	r2, r1
 80054ca:	0152      	lsls	r2, r2, #5
 80054cc:	1a52      	subs	r2, r2, r1
 80054ce:	0193      	lsls	r3, r2, #6
 80054d0:	1a9b      	subs	r3, r3, r2
 80054d2:	00db      	lsls	r3, r3, #3
 80054d4:	185b      	adds	r3, r3, r1
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	0018      	movs	r0, r3
 80054dc:	f7fa fe14 	bl	8000108 <__udivsi3>
 80054e0:	0003      	movs	r3, r0
 80054e2:	617b      	str	r3, [r7, #20]
 80054e4:	e00e      	b.n	8005504 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80054e6:	68b9      	ldr	r1, [r7, #8]
 80054e8:	000a      	movs	r2, r1
 80054ea:	0152      	lsls	r2, r2, #5
 80054ec:	1a52      	subs	r2, r2, r1
 80054ee:	0193      	lsls	r3, r2, #6
 80054f0:	1a9b      	subs	r3, r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	185b      	adds	r3, r3, r1
 80054f6:	029b      	lsls	r3, r3, #10
 80054f8:	6879      	ldr	r1, [r7, #4]
 80054fa:	0018      	movs	r0, r3
 80054fc:	f7fa fe04 	bl	8000108 <__udivsi3>
 8005500:	0003      	movs	r3, r0
 8005502:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	613b      	str	r3, [r7, #16]
      break;
 8005508:	e00d      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800550a:	4b09      	ldr	r3, [pc, #36]	@ (8005530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	0b5b      	lsrs	r3, r3, #13
 8005510:	2207      	movs	r2, #7
 8005512:	4013      	ands	r3, r2
 8005514:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	3301      	adds	r3, #1
 800551a:	2280      	movs	r2, #128	@ 0x80
 800551c:	0212      	lsls	r2, r2, #8
 800551e:	409a      	lsls	r2, r3
 8005520:	0013      	movs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]
      break;
 8005524:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005526:	693b      	ldr	r3, [r7, #16]
}
 8005528:	0018      	movs	r0, r3
 800552a:	46bd      	mov	sp, r7
 800552c:	b006      	add	sp, #24
 800552e:	bd80      	pop	{r7, pc}
 8005530:	40021000 	.word	0x40021000
 8005534:	003d0900 	.word	0x003d0900
 8005538:	00f42400 	.word	0x00f42400
 800553c:	007a1200 	.word	0x007a1200
 8005540:	080073c4 	.word	0x080073c4

08005544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005548:	4b02      	ldr	r3, [pc, #8]	@ (8005554 <HAL_RCC_GetHCLKFreq+0x10>)
 800554a:	681b      	ldr	r3, [r3, #0]
}
 800554c:	0018      	movs	r0, r3
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	46c0      	nop			@ (mov r8, r8)
 8005554:	20000000 	.word	0x20000000

08005558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800555c:	f7ff fff2 	bl	8005544 <HAL_RCC_GetHCLKFreq>
 8005560:	0001      	movs	r1, r0
 8005562:	4b06      	ldr	r3, [pc, #24]	@ (800557c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	0a1b      	lsrs	r3, r3, #8
 8005568:	2207      	movs	r2, #7
 800556a:	4013      	ands	r3, r2
 800556c:	4a04      	ldr	r2, [pc, #16]	@ (8005580 <HAL_RCC_GetPCLK1Freq+0x28>)
 800556e:	5cd3      	ldrb	r3, [r2, r3]
 8005570:	40d9      	lsrs	r1, r3
 8005572:	000b      	movs	r3, r1
}
 8005574:	0018      	movs	r0, r3
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	40021000 	.word	0x40021000
 8005580:	080073bc 	.word	0x080073bc

08005584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005588:	f7ff ffdc 	bl	8005544 <HAL_RCC_GetHCLKFreq>
 800558c:	0001      	movs	r1, r0
 800558e:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	0adb      	lsrs	r3, r3, #11
 8005594:	2207      	movs	r2, #7
 8005596:	4013      	ands	r3, r2
 8005598:	4a04      	ldr	r2, [pc, #16]	@ (80055ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800559a:	5cd3      	ldrb	r3, [r2, r3]
 800559c:	40d9      	lsrs	r1, r3
 800559e:	000b      	movs	r3, r1
}
 80055a0:	0018      	movs	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	46c0      	nop			@ (mov r8, r8)
 80055a8:	40021000 	.word	0x40021000
 80055ac:	080073bc 	.word	0x080073bc

080055b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80055b8:	2017      	movs	r0, #23
 80055ba:	183b      	adds	r3, r7, r0
 80055bc:	2200      	movs	r2, #0
 80055be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2220      	movs	r2, #32
 80055c6:	4013      	ands	r3, r2
 80055c8:	d100      	bne.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80055ca:	e0c7      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055cc:	4b9b      	ldr	r3, [pc, #620]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055d0:	2380      	movs	r3, #128	@ 0x80
 80055d2:	055b      	lsls	r3, r3, #21
 80055d4:	4013      	ands	r3, r2
 80055d6:	d109      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055d8:	4b98      	ldr	r3, [pc, #608]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055dc:	4b97      	ldr	r3, [pc, #604]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80055de:	2180      	movs	r1, #128	@ 0x80
 80055e0:	0549      	lsls	r1, r1, #21
 80055e2:	430a      	orrs	r2, r1
 80055e4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80055e6:	183b      	adds	r3, r7, r0
 80055e8:	2201      	movs	r2, #1
 80055ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055ec:	4b94      	ldr	r3, [pc, #592]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	2380      	movs	r3, #128	@ 0x80
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	4013      	ands	r3, r2
 80055f6:	d11a      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055f8:	4b91      	ldr	r3, [pc, #580]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	4b90      	ldr	r3, [pc, #576]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80055fe:	2180      	movs	r1, #128	@ 0x80
 8005600:	0049      	lsls	r1, r1, #1
 8005602:	430a      	orrs	r2, r1
 8005604:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005606:	f7fe fec9 	bl	800439c <HAL_GetTick>
 800560a:	0003      	movs	r3, r0
 800560c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800560e:	e008      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005610:	f7fe fec4 	bl	800439c <HAL_GetTick>
 8005614:	0002      	movs	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b64      	cmp	r3, #100	@ 0x64
 800561c:	d901      	bls.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e107      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005622:	4b87      	ldr	r3, [pc, #540]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	2380      	movs	r3, #128	@ 0x80
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	4013      	ands	r3, r2
 800562c:	d0f0      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800562e:	4b83      	ldr	r3, [pc, #524]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	23c0      	movs	r3, #192	@ 0xc0
 8005634:	039b      	lsls	r3, r3, #14
 8005636:	4013      	ands	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	23c0      	movs	r3, #192	@ 0xc0
 8005640:	039b      	lsls	r3, r3, #14
 8005642:	4013      	ands	r3, r2
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	429a      	cmp	r2, r3
 8005648:	d013      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	23c0      	movs	r3, #192	@ 0xc0
 8005650:	029b      	lsls	r3, r3, #10
 8005652:	401a      	ands	r2, r3
 8005654:	23c0      	movs	r3, #192	@ 0xc0
 8005656:	029b      	lsls	r3, r3, #10
 8005658:	429a      	cmp	r2, r3
 800565a:	d10a      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800565c:	4b77      	ldr	r3, [pc, #476]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	2380      	movs	r3, #128	@ 0x80
 8005662:	029b      	lsls	r3, r3, #10
 8005664:	401a      	ands	r2, r3
 8005666:	2380      	movs	r3, #128	@ 0x80
 8005668:	029b      	lsls	r3, r3, #10
 800566a:	429a      	cmp	r2, r3
 800566c:	d101      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e0df      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005672:	4b72      	ldr	r3, [pc, #456]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005674:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005676:	23c0      	movs	r3, #192	@ 0xc0
 8005678:	029b      	lsls	r3, r3, #10
 800567a:	4013      	ands	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d03b      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	23c0      	movs	r3, #192	@ 0xc0
 800568a:	029b      	lsls	r3, r3, #10
 800568c:	4013      	ands	r3, r2
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	429a      	cmp	r2, r3
 8005692:	d033      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2220      	movs	r2, #32
 800569a:	4013      	ands	r3, r2
 800569c:	d02e      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800569e:	4b67      	ldr	r3, [pc, #412]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056a2:	4a68      	ldr	r2, [pc, #416]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80056a4:	4013      	ands	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056a8:	4b64      	ldr	r3, [pc, #400]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ac:	4b63      	ldr	r3, [pc, #396]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056ae:	2180      	movs	r1, #128	@ 0x80
 80056b0:	0309      	lsls	r1, r1, #12
 80056b2:	430a      	orrs	r2, r1
 80056b4:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056b6:	4b61      	ldr	r3, [pc, #388]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ba:	4b60      	ldr	r3, [pc, #384]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056bc:	4962      	ldr	r1, [pc, #392]	@ (8005848 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056be:	400a      	ands	r2, r1
 80056c0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80056c2:	4b5e      	ldr	r3, [pc, #376]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	2380      	movs	r3, #128	@ 0x80
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	4013      	ands	r3, r2
 80056d0:	d014      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d2:	f7fe fe63 	bl	800439c <HAL_GetTick>
 80056d6:	0003      	movs	r3, r0
 80056d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056da:	e009      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056dc:	f7fe fe5e 	bl	800439c <HAL_GetTick>
 80056e0:	0002      	movs	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	4a59      	ldr	r2, [pc, #356]	@ (800584c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d901      	bls.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e0a0      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056f0:	4b52      	ldr	r3, [pc, #328]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80056f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056f4:	2380      	movs	r3, #128	@ 0x80
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4013      	ands	r3, r2
 80056fa:	d0ef      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2220      	movs	r2, #32
 8005702:	4013      	ands	r3, r2
 8005704:	d01f      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	23c0      	movs	r3, #192	@ 0xc0
 800570c:	029b      	lsls	r3, r3, #10
 800570e:	401a      	ands	r2, r3
 8005710:	23c0      	movs	r3, #192	@ 0xc0
 8005712:	029b      	lsls	r3, r3, #10
 8005714:	429a      	cmp	r2, r3
 8005716:	d10c      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005718:	4b48      	ldr	r3, [pc, #288]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a4c      	ldr	r2, [pc, #304]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800571e:	4013      	ands	r3, r2
 8005720:	0019      	movs	r1, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	23c0      	movs	r3, #192	@ 0xc0
 8005728:	039b      	lsls	r3, r3, #14
 800572a:	401a      	ands	r2, r3
 800572c:	4b43      	ldr	r3, [pc, #268]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800572e:	430a      	orrs	r2, r1
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	4b42      	ldr	r3, [pc, #264]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005734:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	23c0      	movs	r3, #192	@ 0xc0
 800573c:	029b      	lsls	r3, r3, #10
 800573e:	401a      	ands	r2, r3
 8005740:	4b3e      	ldr	r3, [pc, #248]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005742:	430a      	orrs	r2, r1
 8005744:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005746:	2317      	movs	r3, #23
 8005748:	18fb      	adds	r3, r7, r3
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d105      	bne.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005750:	4b3a      	ldr	r3, [pc, #232]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005752:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005754:	4b39      	ldr	r3, [pc, #228]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005756:	493f      	ldr	r1, [pc, #252]	@ (8005854 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8005758:	400a      	ands	r2, r1
 800575a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2201      	movs	r2, #1
 8005762:	4013      	ands	r3, r2
 8005764:	d009      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005766:	4b35      	ldr	r3, [pc, #212]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800576a:	2203      	movs	r2, #3
 800576c:	4393      	bics	r3, r2
 800576e:	0019      	movs	r1, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	4b31      	ldr	r3, [pc, #196]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005776:	430a      	orrs	r2, r1
 8005778:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2202      	movs	r2, #2
 8005780:	4013      	ands	r3, r2
 8005782:	d009      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005784:	4b2d      	ldr	r3, [pc, #180]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005788:	220c      	movs	r2, #12
 800578a:	4393      	bics	r3, r2
 800578c:	0019      	movs	r1, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	68da      	ldr	r2, [r3, #12]
 8005792:	4b2a      	ldr	r3, [pc, #168]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005794:	430a      	orrs	r2, r1
 8005796:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2204      	movs	r2, #4
 800579e:	4013      	ands	r3, r2
 80057a0:	d009      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057a2:	4b26      	ldr	r3, [pc, #152]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a6:	4a2c      	ldr	r2, [pc, #176]	@ (8005858 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80057a8:	4013      	ands	r3, r2
 80057aa:	0019      	movs	r1, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	4b22      	ldr	r3, [pc, #136]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057b2:	430a      	orrs	r2, r1
 80057b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2208      	movs	r2, #8
 80057bc:	4013      	ands	r3, r2
 80057be:	d009      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057c0:	4b1e      	ldr	r3, [pc, #120]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c4:	4a25      	ldr	r2, [pc, #148]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80057c6:	4013      	ands	r3, r2
 80057c8:	0019      	movs	r1, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	695a      	ldr	r2, [r3, #20]
 80057ce:	4b1b      	ldr	r3, [pc, #108]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057d0:	430a      	orrs	r2, r1
 80057d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	2380      	movs	r3, #128	@ 0x80
 80057da:	005b      	lsls	r3, r3, #1
 80057dc:	4013      	ands	r3, r2
 80057de:	d009      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057e0:	4b16      	ldr	r3, [pc, #88]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e4:	4a17      	ldr	r2, [pc, #92]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80057e6:	4013      	ands	r3, r2
 80057e8:	0019      	movs	r1, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	699a      	ldr	r2, [r3, #24]
 80057ee:	4b13      	ldr	r3, [pc, #76]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80057f0:	430a      	orrs	r2, r1
 80057f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2240      	movs	r2, #64	@ 0x40
 80057fa:	4013      	ands	r3, r2
 80057fc:	d009      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057fe:	4b0f      	ldr	r3, [pc, #60]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005802:	4a17      	ldr	r2, [pc, #92]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005804:	4013      	ands	r3, r2
 8005806:	0019      	movs	r1, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a1a      	ldr	r2, [r3, #32]
 800580c:	4b0b      	ldr	r3, [pc, #44]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800580e:	430a      	orrs	r2, r1
 8005810:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2280      	movs	r2, #128	@ 0x80
 8005818:	4013      	ands	r3, r2
 800581a:	d009      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800581c:	4b07      	ldr	r3, [pc, #28]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800581e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005820:	4a10      	ldr	r2, [pc, #64]	@ (8005864 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8005822:	4013      	ands	r3, r2
 8005824:	0019      	movs	r1, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	4b04      	ldr	r3, [pc, #16]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800582c:	430a      	orrs	r2, r1
 800582e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	0018      	movs	r0, r3
 8005834:	46bd      	mov	sp, r7
 8005836:	b006      	add	sp, #24
 8005838:	bd80      	pop	{r7, pc}
 800583a:	46c0      	nop			@ (mov r8, r8)
 800583c:	40021000 	.word	0x40021000
 8005840:	40007000 	.word	0x40007000
 8005844:	fffcffff 	.word	0xfffcffff
 8005848:	fff7ffff 	.word	0xfff7ffff
 800584c:	00001388 	.word	0x00001388
 8005850:	ffcfffff 	.word	0xffcfffff
 8005854:	efffffff 	.word	0xefffffff
 8005858:	fffff3ff 	.word	0xfffff3ff
 800585c:	ffffcfff 	.word	0xffffcfff
 8005860:	fbffffff 	.word	0xfbffffff
 8005864:	fff3ffff 	.word	0xfff3ffff

08005868 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005868:	b5b0      	push	{r4, r5, r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005870:	230f      	movs	r3, #15
 8005872:	18fb      	adds	r3, r7, r3
 8005874:	2201      	movs	r2, #1
 8005876:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e088      	b.n	8005994 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2221      	movs	r2, #33	@ 0x21
 8005886:	5c9b      	ldrb	r3, [r3, r2]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d107      	bne.n	800589e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2220      	movs	r2, #32
 8005892:	2100      	movs	r1, #0
 8005894:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	0018      	movs	r0, r3
 800589a:	f7fe fbcd 	bl	8004038 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2221      	movs	r2, #33	@ 0x21
 80058a2:	2102      	movs	r1, #2
 80058a4:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	2210      	movs	r2, #16
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b10      	cmp	r3, #16
 80058b2:	d05f      	beq.n	8005974 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	22ca      	movs	r2, #202	@ 0xca
 80058ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2253      	movs	r2, #83	@ 0x53
 80058c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80058c4:	250f      	movs	r5, #15
 80058c6:	197c      	adds	r4, r7, r5
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	0018      	movs	r0, r3
 80058cc:	f000 fb86 	bl	8005fdc <RTC_EnterInitMode>
 80058d0:	0003      	movs	r3, r0
 80058d2:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 80058d4:	0028      	movs	r0, r5
 80058d6:	183b      	adds	r3, r7, r0
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d12c      	bne.n	8005938 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	492c      	ldr	r1, [pc, #176]	@ (800599c <HAL_RTC_Init+0x134>)
 80058ea:	400a      	ands	r2, r1
 80058ec:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6899      	ldr	r1, [r3, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	431a      	orrs	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	430a      	orrs	r2, r1
 800590a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	68d2      	ldr	r2, [r2, #12]
 8005914:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6919      	ldr	r1, [r3, #16]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	041a      	lsls	r2, r3, #16
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800592a:	183c      	adds	r4, r7, r0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	0018      	movs	r0, r3
 8005930:	f000 fb98 	bl	8006064 <RTC_ExitInitMode>
 8005934:	0003      	movs	r3, r0
 8005936:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8005938:	230f      	movs	r3, #15
 800593a:	18fb      	adds	r3, r7, r3
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d113      	bne.n	800596a <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2103      	movs	r1, #3
 800594e:	438a      	bics	r2, r1
 8005950:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	69da      	ldr	r2, [r3, #28]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	431a      	orrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	22ff      	movs	r2, #255	@ 0xff
 8005970:	625a      	str	r2, [r3, #36]	@ 0x24
 8005972:	e003      	b.n	800597c <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005974:	230f      	movs	r3, #15
 8005976:	18fb      	adds	r3, r7, r3
 8005978:	2200      	movs	r2, #0
 800597a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 800597c:	230f      	movs	r3, #15
 800597e:	18fb      	adds	r3, r7, r3
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2221      	movs	r2, #33	@ 0x21
 800598a:	2101      	movs	r1, #1
 800598c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800598e:	230f      	movs	r3, #15
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	781b      	ldrb	r3, [r3, #0]
}
 8005994:	0018      	movs	r0, r3
 8005996:	46bd      	mov	sp, r7
 8005998:	b004      	add	sp, #16
 800599a:	bdb0      	pop	{r4, r5, r7, pc}
 800599c:	ff8fffbf 	.word	0xff8fffbf

080059a0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80059a0:	b5b0      	push	{r4, r5, r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2220      	movs	r2, #32
 80059b4:	5c9b      	ldrb	r3, [r3, r2]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d101      	bne.n	80059be <HAL_RTC_SetTime+0x1e>
 80059ba:	2302      	movs	r3, #2
 80059bc:	e092      	b.n	8005ae4 <HAL_RTC_SetTime+0x144>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2220      	movs	r2, #32
 80059c2:	2101      	movs	r1, #1
 80059c4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2221      	movs	r2, #33	@ 0x21
 80059ca:	2102      	movs	r1, #2
 80059cc:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d125      	bne.n	8005a20 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2240      	movs	r2, #64	@ 0x40
 80059dc:	4013      	ands	r3, r2
 80059de:	d102      	bne.n	80059e6 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2200      	movs	r2, #0
 80059e4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	0018      	movs	r0, r3
 80059ec:	f000 fb64 	bl	80060b8 <RTC_ByteToBcd2>
 80059f0:	0003      	movs	r3, r0
 80059f2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	785b      	ldrb	r3, [r3, #1]
 80059f8:	0018      	movs	r0, r3
 80059fa:	f000 fb5d 	bl	80060b8 <RTC_ByteToBcd2>
 80059fe:	0003      	movs	r3, r0
 8005a00:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005a02:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	789b      	ldrb	r3, [r3, #2]
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f000 fb55 	bl	80060b8 <RTC_ByteToBcd2>
 8005a0e:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005a10:	0022      	movs	r2, r4
 8005a12:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	78db      	ldrb	r3, [r3, #3]
 8005a18:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]
 8005a1e:	e017      	b.n	8005a50 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	2240      	movs	r2, #64	@ 0x40
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d102      	bne.n	8005a32 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	785b      	ldrb	r3, [r3, #1]
 8005a3c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005a3e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005a44:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	78db      	ldrb	r3, [r3, #3]
 8005a4a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	22ca      	movs	r2, #202	@ 0xca
 8005a56:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2253      	movs	r2, #83	@ 0x53
 8005a5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a60:	2513      	movs	r5, #19
 8005a62:	197c      	adds	r4, r7, r5
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	0018      	movs	r0, r3
 8005a68:	f000 fab8 	bl	8005fdc <RTC_EnterInitMode>
 8005a6c:	0003      	movs	r3, r0
 8005a6e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005a70:	0028      	movs	r0, r5
 8005a72:	183b      	adds	r3, r7, r0
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d120      	bne.n	8005abc <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	491a      	ldr	r1, [pc, #104]	@ (8005aec <HAL_RTC_SetTime+0x14c>)
 8005a82:	400a      	ands	r2, r1
 8005a84:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4917      	ldr	r1, [pc, #92]	@ (8005af0 <HAL_RTC_SetTime+0x150>)
 8005a92:	400a      	ands	r2, r1
 8005a94:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6899      	ldr	r1, [r3, #8]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005aae:	183c      	adds	r4, r7, r0
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	f000 fad6 	bl	8006064 <RTC_ExitInitMode>
 8005ab8:	0003      	movs	r3, r0
 8005aba:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005abc:	2313      	movs	r3, #19
 8005abe:	18fb      	adds	r3, r7, r3
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d103      	bne.n	8005ace <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2221      	movs	r2, #33	@ 0x21
 8005aca:	2101      	movs	r1, #1
 8005acc:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	22ff      	movs	r2, #255	@ 0xff
 8005ad4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	2100      	movs	r1, #0
 8005adc:	5499      	strb	r1, [r3, r2]

  return status;
 8005ade:	2313      	movs	r3, #19
 8005ae0:	18fb      	adds	r3, r7, r3
 8005ae2:	781b      	ldrb	r3, [r3, #0]
}
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	b006      	add	sp, #24
 8005aea:	bdb0      	pop	{r4, r5, r7, pc}
 8005aec:	007f7f7f 	.word	0x007f7f7f
 8005af0:	fffbffff 	.word	0xfffbffff

08005af4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005af4:	b5b0      	push	{r4, r5, r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2220      	movs	r2, #32
 8005b08:	5c9b      	ldrb	r3, [r3, r2]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d101      	bne.n	8005b12 <HAL_RTC_SetDate+0x1e>
 8005b0e:	2302      	movs	r3, #2
 8005b10:	e07e      	b.n	8005c10 <HAL_RTC_SetDate+0x11c>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2220      	movs	r2, #32
 8005b16:	2101      	movs	r1, #1
 8005b18:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2221      	movs	r2, #33	@ 0x21
 8005b1e:	2102      	movs	r1, #2
 8005b20:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10e      	bne.n	8005b46 <HAL_RTC_SetDate+0x52>
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	001a      	movs	r2, r3
 8005b2e:	2310      	movs	r3, #16
 8005b30:	4013      	ands	r3, r2
 8005b32:	d008      	beq.n	8005b46 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	785b      	ldrb	r3, [r3, #1]
 8005b38:	2210      	movs	r2, #16
 8005b3a:	4393      	bics	r3, r2
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	330a      	adds	r3, #10
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d11c      	bne.n	8005b86 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	0018      	movs	r0, r3
 8005b52:	f000 fab1 	bl	80060b8 <RTC_ByteToBcd2>
 8005b56:	0003      	movs	r3, r0
 8005b58:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	785b      	ldrb	r3, [r3, #1]
 8005b5e:	0018      	movs	r0, r3
 8005b60:	f000 faaa 	bl	80060b8 <RTC_ByteToBcd2>
 8005b64:	0003      	movs	r3, r0
 8005b66:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b68:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	789b      	ldrb	r3, [r3, #2]
 8005b6e:	0018      	movs	r0, r3
 8005b70:	f000 faa2 	bl	80060b8 <RTC_ByteToBcd2>
 8005b74:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005b76:	0022      	movs	r2, r4
 8005b78:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e00e      	b.n	8005ba4 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	78db      	ldrb	r3, [r3, #3]
 8005b8a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	785b      	ldrb	r3, [r3, #1]
 8005b90:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005b92:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005b98:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	22ca      	movs	r2, #202	@ 0xca
 8005baa:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2253      	movs	r2, #83	@ 0x53
 8005bb2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005bb4:	2513      	movs	r5, #19
 8005bb6:	197c      	adds	r4, r7, r5
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	0018      	movs	r0, r3
 8005bbc:	f000 fa0e 	bl	8005fdc <RTC_EnterInitMode>
 8005bc0:	0003      	movs	r3, r0
 8005bc2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8005bc4:	0028      	movs	r0, r5
 8005bc6:	183b      	adds	r3, r7, r0
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10c      	bne.n	8005be8 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	4910      	ldr	r1, [pc, #64]	@ (8005c18 <HAL_RTC_SetDate+0x124>)
 8005bd6:	400a      	ands	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005bda:	183c      	adds	r4, r7, r0
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	0018      	movs	r0, r3
 8005be0:	f000 fa40 	bl	8006064 <RTC_ExitInitMode>
 8005be4:	0003      	movs	r3, r0
 8005be6:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005be8:	2313      	movs	r3, #19
 8005bea:	18fb      	adds	r3, r7, r3
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2221      	movs	r2, #33	@ 0x21
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	22ff      	movs	r2, #255	@ 0xff
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2220      	movs	r2, #32
 8005c06:	2100      	movs	r1, #0
 8005c08:	5499      	strb	r1, [r3, r2]

  return status;
 8005c0a:	2313      	movs	r3, #19
 8005c0c:	18fb      	adds	r3, r7, r3
 8005c0e:	781b      	ldrb	r3, [r3, #0]
}
 8005c10:	0018      	movs	r0, r3
 8005c12:	46bd      	mov	sp, r7
 8005c14:	b006      	add	sp, #24
 8005c16:	bdb0      	pop	{r4, r5, r7, pc}
 8005c18:	00ffff3f 	.word	0x00ffff3f

08005c1c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005c1c:	b590      	push	{r4, r7, lr}
 8005c1e:	b089      	sub	sp, #36	@ 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005c28:	4ba7      	ldr	r3, [pc, #668]	@ (8005ec8 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	22fa      	movs	r2, #250	@ 0xfa
 8005c2e:	01d1      	lsls	r1, r2, #7
 8005c30:	0018      	movs	r0, r3
 8005c32:	f7fa fa69 	bl	8000108 <__udivsi3>
 8005c36:	0003      	movs	r3, r0
 8005c38:	001a      	movs	r2, r3
 8005c3a:	0013      	movs	r3, r2
 8005c3c:	015b      	lsls	r3, r3, #5
 8005c3e:	1a9b      	subs	r3, r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	189b      	adds	r3, r3, r2
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2220      	movs	r2, #32
 8005c54:	5c9b      	ldrb	r3, [r3, r2]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_RTC_SetAlarm_IT+0x42>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e130      	b.n	8005ec0 <HAL_RTC_SetAlarm_IT+0x2a4>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2220      	movs	r2, #32
 8005c62:	2101      	movs	r1, #1
 8005c64:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2221      	movs	r2, #33	@ 0x21
 8005c6a:	2102      	movs	r1, #2
 8005c6c:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d136      	bne.n	8005ce2 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2240      	movs	r2, #64	@ 0x40
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	d102      	bne.n	8005c86 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	2200      	movs	r2, #0
 8005c84:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	f000 fa14 	bl	80060b8 <RTC_ByteToBcd2>
 8005c90:	0003      	movs	r3, r0
 8005c92:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	785b      	ldrb	r3, [r3, #1]
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f000 fa0d 	bl	80060b8 <RTC_ByteToBcd2>
 8005c9e:	0003      	movs	r3, r0
 8005ca0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005ca2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	789b      	ldrb	r3, [r3, #2]
 8005ca8:	0018      	movs	r0, r3
 8005caa:	f000 fa05 	bl	80060b8 <RTC_ByteToBcd2>
 8005cae:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005cb0:	0022      	movs	r2, r4
 8005cb2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	78db      	ldrb	r3, [r3, #3]
 8005cb8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	5c9b      	ldrb	r3, [r3, r2]
 8005cc4:	0018      	movs	r0, r3
 8005cc6:	f000 f9f7 	bl	80060b8 <RTC_ByteToBcd2>
 8005cca:	0003      	movs	r3, r0
 8005ccc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8005cce:	0022      	movs	r2, r4
 8005cd0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005cd6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	61fb      	str	r3, [r7, #28]
 8005ce0:	e022      	b.n	8005d28 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	2240      	movs	r2, #64	@ 0x40
 8005cea:	4013      	ands	r3, r2
 8005cec:	d102      	bne.n	8005cf4 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	785b      	ldrb	r3, [r3, #1]
 8005cfe:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005d00:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005d06:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	78db      	ldrb	r3, [r3, #3]
 8005d0c:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005d0e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2120      	movs	r1, #32
 8005d14:	5c5b      	ldrb	r3, [r3, r1]
 8005d16:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005d18:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005d1e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005d24:	4313      	orrs	r3, r2
 8005d26:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005d30:	4313      	orrs	r3, r2
 8005d32:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	22ca      	movs	r2, #202	@ 0xca
 8005d3a:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2253      	movs	r2, #83	@ 0x53
 8005d42:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d48:	2380      	movs	r3, #128	@ 0x80
 8005d4a:	005b      	lsls	r3, r3, #1
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d146      	bne.n	8005dde <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	495c      	ldr	r1, [pc, #368]	@ (8005ecc <HAL_RTC_SetAlarm_IT+0x2b0>)
 8005d5c:	400a      	ands	r2, r1
 8005d5e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	22ff      	movs	r2, #255	@ 0xff
 8005d68:	401a      	ands	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4958      	ldr	r1, [pc, #352]	@ (8005ed0 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8005d70:	430a      	orrs	r2, r1
 8005d72:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	3b01      	subs	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10d      	bne.n	8005d9c <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	22ff      	movs	r2, #255	@ 0xff
 8005d86:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2221      	movs	r2, #33	@ 0x21
 8005d8c:	2103      	movs	r1, #3
 8005d8e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2220      	movs	r2, #32
 8005d94:	2100      	movs	r1, #0
 8005d96:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e091      	b.n	8005ec0 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2201      	movs	r2, #1
 8005da4:	4013      	ands	r3, r2
 8005da6:	d0e5      	beq.n	8005d74 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69fa      	ldr	r2, [r7, #28]
 8005dae:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	689a      	ldr	r2, [r3, #8]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2180      	movs	r1, #128	@ 0x80
 8005dc4:	0049      	lsls	r1, r1, #1
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689a      	ldr	r2, [r3, #8]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2180      	movs	r1, #128	@ 0x80
 8005dd6:	0149      	lsls	r1, r1, #5
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	609a      	str	r2, [r3, #8]
 8005ddc:	e055      	b.n	8005e8a <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	493a      	ldr	r1, [pc, #232]	@ (8005ed4 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8005dea:	400a      	ands	r2, r1
 8005dec:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	22ff      	movs	r2, #255	@ 0xff
 8005df6:	401a      	ands	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4936      	ldr	r1, [pc, #216]	@ (8005ed8 <HAL_RTC_SetAlarm_IT+0x2bc>)
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005e02:	4b31      	ldr	r3, [pc, #196]	@ (8005ec8 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	22fa      	movs	r2, #250	@ 0xfa
 8005e08:	01d1      	lsls	r1, r2, #7
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f7fa f97c 	bl	8000108 <__udivsi3>
 8005e10:	0003      	movs	r3, r0
 8005e12:	001a      	movs	r2, r3
 8005e14:	0013      	movs	r3, r2
 8005e16:	015b      	lsls	r3, r3, #5
 8005e18:	1a9b      	subs	r3, r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	189b      	adds	r3, r3, r2
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	3b01      	subs	r3, #1
 8005e26:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10d      	bne.n	8005e4a <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	22ff      	movs	r2, #255	@ 0xff
 8005e34:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2221      	movs	r2, #33	@ 0x21
 8005e3a:	2103      	movs	r1, #3
 8005e3c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2220      	movs	r2, #32
 8005e42:	2100      	movs	r1, #0
 8005e44:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e03a      	b.n	8005ec0 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	2202      	movs	r2, #2
 8005e52:	4013      	ands	r3, r2
 8005e54:	d0e5      	beq.n	8005e22 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2180      	movs	r1, #128	@ 0x80
 8005e72:	0089      	lsls	r1, r1, #2
 8005e74:	430a      	orrs	r2, r1
 8005e76:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689a      	ldr	r2, [r3, #8]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2180      	movs	r1, #128	@ 0x80
 8005e84:	0189      	lsls	r1, r1, #6
 8005e86:	430a      	orrs	r2, r1
 8005e88:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005e8a:	4b14      	ldr	r3, [pc, #80]	@ (8005edc <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	4b13      	ldr	r3, [pc, #76]	@ (8005edc <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e90:	2180      	movs	r1, #128	@ 0x80
 8005e92:	0289      	lsls	r1, r1, #10
 8005e94:	430a      	orrs	r2, r1
 8005e96:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005e98:	4b10      	ldr	r3, [pc, #64]	@ (8005edc <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005edc <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005e9e:	2180      	movs	r1, #128	@ 0x80
 8005ea0:	0289      	lsls	r1, r1, #10
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	22ff      	movs	r2, #255	@ 0xff
 8005eac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2221      	movs	r2, #33	@ 0x21
 8005eb2:	2101      	movs	r1, #1
 8005eb4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	2100      	movs	r1, #0
 8005ebc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	b009      	add	sp, #36	@ 0x24
 8005ec6:	bd90      	pop	{r4, r7, pc}
 8005ec8:	20000000 	.word	0x20000000
 8005ecc:	fffffeff 	.word	0xfffffeff
 8005ed0:	fffffe7f 	.word	0xfffffe7f
 8005ed4:	fffffdff 	.word	0xfffffdff
 8005ed8:	fffffd7f 	.word	0xfffffd7f
 8005edc:	40010400 	.word	0x40010400

08005ee0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005ee8:	4b21      	ldr	r3, [pc, #132]	@ (8005f70 <HAL_RTC_AlarmIRQHandler+0x90>)
 8005eea:	2280      	movs	r2, #128	@ 0x80
 8005eec:	0292      	lsls	r2, r2, #10
 8005eee:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689a      	ldr	r2, [r3, #8]
 8005ef6:	2380      	movs	r3, #128	@ 0x80
 8005ef8:	015b      	lsls	r3, r3, #5
 8005efa:	4013      	ands	r3, r2
 8005efc:	d014      	beq.n	8005f28 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	2380      	movs	r3, #128	@ 0x80
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	4013      	ands	r3, r2
 8005f0a:	d00d      	beq.n	8005f28 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	22ff      	movs	r2, #255	@ 0xff
 8005f14:	401a      	ands	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4916      	ldr	r1, [pc, #88]	@ (8005f74 <HAL_RTC_AlarmIRQHandler+0x94>)
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	0018      	movs	r0, r3
 8005f24:	f000 f82a 	bl	8005f7c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	689a      	ldr	r2, [r3, #8]
 8005f2e:	2380      	movs	r3, #128	@ 0x80
 8005f30:	019b      	lsls	r3, r3, #6
 8005f32:	4013      	ands	r3, r2
 8005f34:	d014      	beq.n	8005f60 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	2380      	movs	r3, #128	@ 0x80
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4013      	ands	r3, r2
 8005f42:	d00d      	beq.n	8005f60 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	22ff      	movs	r2, #255	@ 0xff
 8005f4c:	401a      	ands	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4909      	ldr	r1, [pc, #36]	@ (8005f78 <HAL_RTC_AlarmIRQHandler+0x98>)
 8005f54:	430a      	orrs	r2, r1
 8005f56:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	0018      	movs	r0, r3
 8005f5c:	f000 f8cd 	bl	80060fa <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2221      	movs	r2, #33	@ 0x21
 8005f64:	2101      	movs	r1, #1
 8005f66:	5499      	strb	r1, [r3, r2]
}
 8005f68:	46c0      	nop			@ (mov r8, r8)
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	b002      	add	sp, #8
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	40010400 	.word	0x40010400
 8005f74:	fffffe7f 	.word	0xfffffe7f
 8005f78:	fffffd7f 	.word	0xfffffd7f

08005f7c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005f84:	46c0      	nop			@ (mov r8, r8)
 8005f86:	46bd      	mov	sp, r7
 8005f88:	b002      	add	sp, #8
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd8 <HAL_RTC_WaitForSynchro+0x4c>)
 8005f9e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fa0:	f7fe f9fc 	bl	800439c <HAL_GetTick>
 8005fa4:	0003      	movs	r3, r0
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005fa8:	e00a      	b.n	8005fc0 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005faa:	f7fe f9f7 	bl	800439c <HAL_GetTick>
 8005fae:	0002      	movs	r2, r0
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	1ad2      	subs	r2, r2, r3
 8005fb4:	23fa      	movs	r3, #250	@ 0xfa
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d901      	bls.n	8005fc0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e006      	b.n	8005fce <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	4013      	ands	r3, r2
 8005fca:	d0ee      	beq.n	8005faa <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	0018      	movs	r0, r3
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	b004      	add	sp, #16
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	46c0      	nop			@ (mov r8, r8)
 8005fd8:	0001ff5f 	.word	0x0001ff5f

08005fdc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe8:	230f      	movs	r3, #15
 8005fea:	18fb      	adds	r3, r7, r3
 8005fec:	2200      	movs	r2, #0
 8005fee:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	2240      	movs	r2, #64	@ 0x40
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	d12c      	bne.n	8006056 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68da      	ldr	r2, [r3, #12]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2180      	movs	r1, #128	@ 0x80
 8006008:	430a      	orrs	r2, r1
 800600a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800600c:	f7fe f9c6 	bl	800439c <HAL_GetTick>
 8006010:	0003      	movs	r3, r0
 8006012:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006014:	e014      	b.n	8006040 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006016:	f7fe f9c1 	bl	800439c <HAL_GetTick>
 800601a:	0002      	movs	r2, r0
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	1ad2      	subs	r2, r2, r3
 8006020:	200f      	movs	r0, #15
 8006022:	183b      	adds	r3, r7, r0
 8006024:	1839      	adds	r1, r7, r0
 8006026:	7809      	ldrb	r1, [r1, #0]
 8006028:	7019      	strb	r1, [r3, #0]
 800602a:	23fa      	movs	r3, #250	@ 0xfa
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	429a      	cmp	r2, r3
 8006030:	d906      	bls.n	8006040 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2221      	movs	r2, #33	@ 0x21
 8006036:	2104      	movs	r1, #4
 8006038:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800603a:	183b      	adds	r3, r7, r0
 800603c:	2201      	movs	r2, #1
 800603e:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	2240      	movs	r2, #64	@ 0x40
 8006048:	4013      	ands	r3, r2
 800604a:	d104      	bne.n	8006056 <RTC_EnterInitMode+0x7a>
 800604c:	230f      	movs	r3, #15
 800604e:	18fb      	adds	r3, r7, r3
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d1df      	bne.n	8006016 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8006056:	230f      	movs	r3, #15
 8006058:	18fb      	adds	r3, r7, r3
 800605a:	781b      	ldrb	r3, [r3, #0]
}
 800605c:	0018      	movs	r0, r3
 800605e:	46bd      	mov	sp, r7
 8006060:	b004      	add	sp, #16
 8006062:	bd80      	pop	{r7, pc}

08006064 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006064:	b590      	push	{r4, r7, lr}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800606c:	240f      	movs	r4, #15
 800606e:	193b      	adds	r3, r7, r4
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2180      	movs	r1, #128	@ 0x80
 8006080:	438a      	bics	r2, r1
 8006082:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2220      	movs	r2, #32
 800608c:	4013      	ands	r3, r2
 800608e:	d10c      	bne.n	80060aa <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	0018      	movs	r0, r3
 8006094:	f7ff ff7a 	bl	8005f8c <HAL_RTC_WaitForSynchro>
 8006098:	1e03      	subs	r3, r0, #0
 800609a:	d006      	beq.n	80060aa <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2221      	movs	r2, #33	@ 0x21
 80060a0:	2104      	movs	r1, #4
 80060a2:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80060a4:	193b      	adds	r3, r7, r4
 80060a6:	2201      	movs	r2, #1
 80060a8:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80060aa:	230f      	movs	r3, #15
 80060ac:	18fb      	adds	r3, r7, r3
 80060ae:	781b      	ldrb	r3, [r3, #0]
}
 80060b0:	0018      	movs	r0, r3
 80060b2:	46bd      	mov	sp, r7
 80060b4:	b005      	add	sp, #20
 80060b6:	bd90      	pop	{r4, r7, pc}

080060b8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	0002      	movs	r2, r0
 80060c0:	1dfb      	adds	r3, r7, #7
 80060c2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80060c8:	e007      	b.n	80060da <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	3301      	adds	r3, #1
 80060ce:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80060d0:	1dfb      	adds	r3, r7, #7
 80060d2:	1dfa      	adds	r2, r7, #7
 80060d4:	7812      	ldrb	r2, [r2, #0]
 80060d6:	3a0a      	subs	r2, #10
 80060d8:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80060da:	1dfb      	adds	r3, r7, #7
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	2b09      	cmp	r3, #9
 80060e0:	d8f3      	bhi.n	80060ca <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	011b      	lsls	r3, r3, #4
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	1dfb      	adds	r3, r7, #7
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	b2db      	uxtb	r3, r3
}
 80060f2:	0018      	movs	r0, r3
 80060f4:	46bd      	mov	sp, r7
 80060f6:	b004      	add	sp, #16
 80060f8:	bd80      	pop	{r7, pc}

080060fa <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b082      	sub	sp, #8
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006102:	46c0      	nop			@ (mov r8, r8)
 8006104:	46bd      	mov	sp, r7
 8006106:	b002      	add	sp, #8
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e083      	b.n	8006226 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006122:	2b00      	cmp	r3, #0
 8006124:	d109      	bne.n	800613a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	2382      	movs	r3, #130	@ 0x82
 800612c:	005b      	lsls	r3, r3, #1
 800612e:	429a      	cmp	r2, r3
 8006130:	d009      	beq.n	8006146 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	61da      	str	r2, [r3, #28]
 8006138:	e005      	b.n	8006146 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2251      	movs	r2, #81	@ 0x51
 8006150:	5c9b      	ldrb	r3, [r3, r2]
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d107      	bne.n	8006168 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2250      	movs	r2, #80	@ 0x50
 800615c:	2100      	movs	r1, #0
 800615e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	0018      	movs	r0, r3
 8006164:	f7fd ff88 	bl	8004078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2251      	movs	r2, #81	@ 0x51
 800616c:	2102      	movs	r1, #2
 800616e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2140      	movs	r1, #64	@ 0x40
 800617c:	438a      	bics	r2, r1
 800617e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	2382      	movs	r3, #130	@ 0x82
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	401a      	ands	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6899      	ldr	r1, [r3, #8]
 800618e:	2384      	movs	r3, #132	@ 0x84
 8006190:	021b      	lsls	r3, r3, #8
 8006192:	400b      	ands	r3, r1
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68d9      	ldr	r1, [r3, #12]
 800619a:	2380      	movs	r3, #128	@ 0x80
 800619c:	011b      	lsls	r3, r3, #4
 800619e:	400b      	ands	r3, r1
 80061a0:	431a      	orrs	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2102      	movs	r1, #2
 80061a8:	400b      	ands	r3, r1
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	2101      	movs	r1, #1
 80061b2:	400b      	ands	r3, r1
 80061b4:	431a      	orrs	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6999      	ldr	r1, [r3, #24]
 80061ba:	2380      	movs	r3, #128	@ 0x80
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	400b      	ands	r3, r1
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	2138      	movs	r1, #56	@ 0x38
 80061c8:	400b      	ands	r3, r1
 80061ca:	431a      	orrs	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a1b      	ldr	r3, [r3, #32]
 80061d0:	2180      	movs	r1, #128	@ 0x80
 80061d2:	400b      	ands	r3, r1
 80061d4:	431a      	orrs	r2, r3
 80061d6:	0011      	movs	r1, r2
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061dc:	2380      	movs	r3, #128	@ 0x80
 80061de:	019b      	lsls	r3, r3, #6
 80061e0:	401a      	ands	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	699b      	ldr	r3, [r3, #24]
 80061ee:	0c1b      	lsrs	r3, r3, #16
 80061f0:	2204      	movs	r2, #4
 80061f2:	4013      	ands	r3, r2
 80061f4:	0019      	movs	r1, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fa:	2210      	movs	r2, #16
 80061fc:	401a      	ands	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4907      	ldr	r1, [pc, #28]	@ (8006230 <HAL_SPI_Init+0x124>)
 8006212:	400a      	ands	r2, r1
 8006214:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2251      	movs	r2, #81	@ 0x51
 8006220:	2101      	movs	r1, #1
 8006222:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	0018      	movs	r0, r3
 8006228:	46bd      	mov	sp, r7
 800622a:	b002      	add	sp, #8
 800622c:	bd80      	pop	{r7, pc}
 800622e:	46c0      	nop			@ (mov r8, r8)
 8006230:	fffff7ff 	.word	0xfffff7ff

08006234 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e044      	b.n	80062d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800624a:	2b00      	cmp	r3, #0
 800624c:	d107      	bne.n	800625e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2278      	movs	r2, #120	@ 0x78
 8006252:	2100      	movs	r1, #0
 8006254:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	0018      	movs	r0, r3
 800625a:	f7fd ff73 	bl	8004144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2224      	movs	r2, #36	@ 0x24
 8006262:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2101      	movs	r1, #1
 8006270:	438a      	bics	r2, r1
 8006272:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	0018      	movs	r0, r3
 8006280:	f000 fde6 	bl	8006e50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	0018      	movs	r0, r3
 8006288:	f000 fb44 	bl	8006914 <UART_SetConfig>
 800628c:	0003      	movs	r3, r0
 800628e:	2b01      	cmp	r3, #1
 8006290:	d101      	bne.n	8006296 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e01c      	b.n	80062d0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	490d      	ldr	r1, [pc, #52]	@ (80062d8 <HAL_UART_Init+0xa4>)
 80062a2:	400a      	ands	r2, r1
 80062a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	212a      	movs	r1, #42	@ 0x2a
 80062b2:	438a      	bics	r2, r1
 80062b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2101      	movs	r1, #1
 80062c2:	430a      	orrs	r2, r1
 80062c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	0018      	movs	r0, r3
 80062ca:	f000 fe75 	bl	8006fb8 <UART_CheckIdleState>
 80062ce:	0003      	movs	r3, r0
}
 80062d0:	0018      	movs	r0, r3
 80062d2:	46bd      	mov	sp, r7
 80062d4:	b002      	add	sp, #8
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	ffffb7ff 	.word	0xffffb7ff

080062dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062dc:	b590      	push	{r4, r7, lr}
 80062de:	b0ab      	sub	sp, #172	@ 0xac
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	22a4      	movs	r2, #164	@ 0xa4
 80062ec:	18b9      	adds	r1, r7, r2
 80062ee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	20a0      	movs	r0, #160	@ 0xa0
 80062f8:	1839      	adds	r1, r7, r0
 80062fa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	219c      	movs	r1, #156	@ 0x9c
 8006304:	1879      	adds	r1, r7, r1
 8006306:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006308:	0011      	movs	r1, r2
 800630a:	18bb      	adds	r3, r7, r2
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a99      	ldr	r2, [pc, #612]	@ (8006574 <HAL_UART_IRQHandler+0x298>)
 8006310:	4013      	ands	r3, r2
 8006312:	2298      	movs	r2, #152	@ 0x98
 8006314:	18bc      	adds	r4, r7, r2
 8006316:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006318:	18bb      	adds	r3, r7, r2
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d114      	bne.n	800634a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006320:	187b      	adds	r3, r7, r1
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2220      	movs	r2, #32
 8006326:	4013      	ands	r3, r2
 8006328:	d00f      	beq.n	800634a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800632a:	183b      	adds	r3, r7, r0
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2220      	movs	r2, #32
 8006330:	4013      	ands	r3, r2
 8006332:	d00a      	beq.n	800634a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006338:	2b00      	cmp	r3, #0
 800633a:	d100      	bne.n	800633e <HAL_UART_IRQHandler+0x62>
 800633c:	e2be      	b.n	80068bc <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	0010      	movs	r0, r2
 8006346:	4798      	blx	r3
      }
      return;
 8006348:	e2b8      	b.n	80068bc <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800634a:	2398      	movs	r3, #152	@ 0x98
 800634c:	18fb      	adds	r3, r7, r3
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d100      	bne.n	8006356 <HAL_UART_IRQHandler+0x7a>
 8006354:	e114      	b.n	8006580 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006356:	239c      	movs	r3, #156	@ 0x9c
 8006358:	18fb      	adds	r3, r7, r3
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2201      	movs	r2, #1
 800635e:	4013      	ands	r3, r2
 8006360:	d106      	bne.n	8006370 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006362:	23a0      	movs	r3, #160	@ 0xa0
 8006364:	18fb      	adds	r3, r7, r3
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a83      	ldr	r2, [pc, #524]	@ (8006578 <HAL_UART_IRQHandler+0x29c>)
 800636a:	4013      	ands	r3, r2
 800636c:	d100      	bne.n	8006370 <HAL_UART_IRQHandler+0x94>
 800636e:	e107      	b.n	8006580 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006370:	23a4      	movs	r3, #164	@ 0xa4
 8006372:	18fb      	adds	r3, r7, r3
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2201      	movs	r2, #1
 8006378:	4013      	ands	r3, r2
 800637a:	d012      	beq.n	80063a2 <HAL_UART_IRQHandler+0xc6>
 800637c:	23a0      	movs	r3, #160	@ 0xa0
 800637e:	18fb      	adds	r3, r7, r3
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	2380      	movs	r3, #128	@ 0x80
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	4013      	ands	r3, r2
 8006388:	d00b      	beq.n	80063a2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2201      	movs	r2, #1
 8006390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2284      	movs	r2, #132	@ 0x84
 8006396:	589b      	ldr	r3, [r3, r2]
 8006398:	2201      	movs	r2, #1
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2184      	movs	r1, #132	@ 0x84
 80063a0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063a2:	23a4      	movs	r3, #164	@ 0xa4
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2202      	movs	r2, #2
 80063aa:	4013      	ands	r3, r2
 80063ac:	d011      	beq.n	80063d2 <HAL_UART_IRQHandler+0xf6>
 80063ae:	239c      	movs	r3, #156	@ 0x9c
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2201      	movs	r2, #1
 80063b6:	4013      	ands	r3, r2
 80063b8:	d00b      	beq.n	80063d2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2202      	movs	r2, #2
 80063c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2284      	movs	r2, #132	@ 0x84
 80063c6:	589b      	ldr	r3, [r3, r2]
 80063c8:	2204      	movs	r2, #4
 80063ca:	431a      	orrs	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2184      	movs	r1, #132	@ 0x84
 80063d0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063d2:	23a4      	movs	r3, #164	@ 0xa4
 80063d4:	18fb      	adds	r3, r7, r3
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2204      	movs	r2, #4
 80063da:	4013      	ands	r3, r2
 80063dc:	d011      	beq.n	8006402 <HAL_UART_IRQHandler+0x126>
 80063de:	239c      	movs	r3, #156	@ 0x9c
 80063e0:	18fb      	adds	r3, r7, r3
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2201      	movs	r2, #1
 80063e6:	4013      	ands	r3, r2
 80063e8:	d00b      	beq.n	8006402 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2204      	movs	r2, #4
 80063f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2284      	movs	r2, #132	@ 0x84
 80063f6:	589b      	ldr	r3, [r3, r2]
 80063f8:	2202      	movs	r2, #2
 80063fa:	431a      	orrs	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2184      	movs	r1, #132	@ 0x84
 8006400:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006402:	23a4      	movs	r3, #164	@ 0xa4
 8006404:	18fb      	adds	r3, r7, r3
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2208      	movs	r2, #8
 800640a:	4013      	ands	r3, r2
 800640c:	d017      	beq.n	800643e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800640e:	23a0      	movs	r3, #160	@ 0xa0
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2220      	movs	r2, #32
 8006416:	4013      	ands	r3, r2
 8006418:	d105      	bne.n	8006426 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800641a:	239c      	movs	r3, #156	@ 0x9c
 800641c:	18fb      	adds	r3, r7, r3
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2201      	movs	r2, #1
 8006422:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006424:	d00b      	beq.n	800643e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2208      	movs	r2, #8
 800642c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2284      	movs	r2, #132	@ 0x84
 8006432:	589b      	ldr	r3, [r3, r2]
 8006434:	2208      	movs	r2, #8
 8006436:	431a      	orrs	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2184      	movs	r1, #132	@ 0x84
 800643c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800643e:	23a4      	movs	r3, #164	@ 0xa4
 8006440:	18fb      	adds	r3, r7, r3
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	2380      	movs	r3, #128	@ 0x80
 8006446:	011b      	lsls	r3, r3, #4
 8006448:	4013      	ands	r3, r2
 800644a:	d013      	beq.n	8006474 <HAL_UART_IRQHandler+0x198>
 800644c:	23a0      	movs	r3, #160	@ 0xa0
 800644e:	18fb      	adds	r3, r7, r3
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	2380      	movs	r3, #128	@ 0x80
 8006454:	04db      	lsls	r3, r3, #19
 8006456:	4013      	ands	r3, r2
 8006458:	d00c      	beq.n	8006474 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2280      	movs	r2, #128	@ 0x80
 8006460:	0112      	lsls	r2, r2, #4
 8006462:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2284      	movs	r2, #132	@ 0x84
 8006468:	589b      	ldr	r3, [r3, r2]
 800646a:	2220      	movs	r2, #32
 800646c:	431a      	orrs	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2184      	movs	r1, #132	@ 0x84
 8006472:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2284      	movs	r2, #132	@ 0x84
 8006478:	589b      	ldr	r3, [r3, r2]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d100      	bne.n	8006480 <HAL_UART_IRQHandler+0x1a4>
 800647e:	e21f      	b.n	80068c0 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006480:	23a4      	movs	r3, #164	@ 0xa4
 8006482:	18fb      	adds	r3, r7, r3
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2220      	movs	r2, #32
 8006488:	4013      	ands	r3, r2
 800648a:	d00e      	beq.n	80064aa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800648c:	23a0      	movs	r3, #160	@ 0xa0
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2220      	movs	r2, #32
 8006494:	4013      	ands	r3, r2
 8006496:	d008      	beq.n	80064aa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800649c:	2b00      	cmp	r3, #0
 800649e:	d004      	beq.n	80064aa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	0010      	movs	r0, r2
 80064a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2284      	movs	r2, #132	@ 0x84
 80064ae:	589b      	ldr	r3, [r3, r2]
 80064b0:	2194      	movs	r1, #148	@ 0x94
 80064b2:	187a      	adds	r2, r7, r1
 80064b4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	2240      	movs	r2, #64	@ 0x40
 80064be:	4013      	ands	r3, r2
 80064c0:	2b40      	cmp	r3, #64	@ 0x40
 80064c2:	d004      	beq.n	80064ce <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064c4:	187b      	adds	r3, r7, r1
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2228      	movs	r2, #40	@ 0x28
 80064ca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064cc:	d047      	beq.n	800655e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	0018      	movs	r0, r3
 80064d2:	f000 fe89 	bl	80071e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	2240      	movs	r2, #64	@ 0x40
 80064de:	4013      	ands	r3, r2
 80064e0:	2b40      	cmp	r3, #64	@ 0x40
 80064e2:	d137      	bne.n	8006554 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064e4:	f3ef 8310 	mrs	r3, PRIMASK
 80064e8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80064ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064ec:	2090      	movs	r0, #144	@ 0x90
 80064ee:	183a      	adds	r2, r7, r0
 80064f0:	6013      	str	r3, [r2, #0]
 80064f2:	2301      	movs	r3, #1
 80064f4:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064f8:	f383 8810 	msr	PRIMASK, r3
}
 80064fc:	46c0      	nop			@ (mov r8, r8)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689a      	ldr	r2, [r3, #8]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2140      	movs	r1, #64	@ 0x40
 800650a:	438a      	bics	r2, r1
 800650c:	609a      	str	r2, [r3, #8]
 800650e:	183b      	adds	r3, r7, r0
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006514:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006516:	f383 8810 	msr	PRIMASK, r3
}
 800651a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006520:	2b00      	cmp	r3, #0
 8006522:	d012      	beq.n	800654a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006528:	4a14      	ldr	r2, [pc, #80]	@ (800657c <HAL_UART_IRQHandler+0x2a0>)
 800652a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006530:	0018      	movs	r0, r3
 8006532:	f7fe f85b 	bl	80045ec <HAL_DMA_Abort_IT>
 8006536:	1e03      	subs	r3, r0, #0
 8006538:	d01a      	beq.n	8006570 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800653e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006544:	0018      	movs	r0, r3
 8006546:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	e012      	b.n	8006570 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	0018      	movs	r0, r3
 800654e:	f000 f9cd 	bl	80068ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006552:	e00d      	b.n	8006570 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	0018      	movs	r0, r3
 8006558:	f000 f9c8 	bl	80068ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800655c:	e008      	b.n	8006570 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	0018      	movs	r0, r3
 8006562:	f000 f9c3 	bl	80068ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2284      	movs	r2, #132	@ 0x84
 800656a:	2100      	movs	r1, #0
 800656c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800656e:	e1a7      	b.n	80068c0 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006570:	46c0      	nop			@ (mov r8, r8)
    return;
 8006572:	e1a5      	b.n	80068c0 <HAL_UART_IRQHandler+0x5e4>
 8006574:	0000080f 	.word	0x0000080f
 8006578:	04000120 	.word	0x04000120
 800657c:	080072b1 	.word	0x080072b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006584:	2b01      	cmp	r3, #1
 8006586:	d000      	beq.n	800658a <HAL_UART_IRQHandler+0x2ae>
 8006588:	e159      	b.n	800683e <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800658a:	23a4      	movs	r3, #164	@ 0xa4
 800658c:	18fb      	adds	r3, r7, r3
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2210      	movs	r2, #16
 8006592:	4013      	ands	r3, r2
 8006594:	d100      	bne.n	8006598 <HAL_UART_IRQHandler+0x2bc>
 8006596:	e152      	b.n	800683e <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006598:	23a0      	movs	r3, #160	@ 0xa0
 800659a:	18fb      	adds	r3, r7, r3
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2210      	movs	r2, #16
 80065a0:	4013      	ands	r3, r2
 80065a2:	d100      	bne.n	80065a6 <HAL_UART_IRQHandler+0x2ca>
 80065a4:	e14b      	b.n	800683e <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2210      	movs	r2, #16
 80065ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	2240      	movs	r2, #64	@ 0x40
 80065b6:	4013      	ands	r3, r2
 80065b8:	2b40      	cmp	r3, #64	@ 0x40
 80065ba:	d000      	beq.n	80065be <HAL_UART_IRQHandler+0x2e2>
 80065bc:	e0bf      	b.n	800673e <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	217e      	movs	r1, #126	@ 0x7e
 80065c8:	187b      	adds	r3, r7, r1
 80065ca:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80065cc:	187b      	adds	r3, r7, r1
 80065ce:	881b      	ldrh	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d100      	bne.n	80065d6 <HAL_UART_IRQHandler+0x2fa>
 80065d4:	e095      	b.n	8006702 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2258      	movs	r2, #88	@ 0x58
 80065da:	5a9b      	ldrh	r3, [r3, r2]
 80065dc:	187a      	adds	r2, r7, r1
 80065de:	8812      	ldrh	r2, [r2, #0]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d300      	bcc.n	80065e6 <HAL_UART_IRQHandler+0x30a>
 80065e4:	e08d      	b.n	8006702 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	187a      	adds	r2, r7, r1
 80065ea:	215a      	movs	r1, #90	@ 0x5a
 80065ec:	8812      	ldrh	r2, [r2, #0]
 80065ee:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2220      	movs	r2, #32
 80065fa:	4013      	ands	r3, r2
 80065fc:	d16f      	bne.n	80066de <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065fe:	f3ef 8310 	mrs	r3, PRIMASK
 8006602:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006606:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006608:	2301      	movs	r3, #1
 800660a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800660c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800660e:	f383 8810 	msr	PRIMASK, r3
}
 8006612:	46c0      	nop			@ (mov r8, r8)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	49ad      	ldr	r1, [pc, #692]	@ (80068d4 <HAL_UART_IRQHandler+0x5f8>)
 8006620:	400a      	ands	r2, r1
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006626:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662a:	f383 8810 	msr	PRIMASK, r3
}
 800662e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006630:	f3ef 8310 	mrs	r3, PRIMASK
 8006634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006638:	677b      	str	r3, [r7, #116]	@ 0x74
 800663a:	2301      	movs	r3, #1
 800663c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800663e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006640:	f383 8810 	msr	PRIMASK, r3
}
 8006644:	46c0      	nop			@ (mov r8, r8)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2101      	movs	r1, #1
 8006652:	438a      	bics	r2, r1
 8006654:	609a      	str	r2, [r3, #8]
 8006656:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006658:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800665a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800665c:	f383 8810 	msr	PRIMASK, r3
}
 8006660:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006662:	f3ef 8310 	mrs	r3, PRIMASK
 8006666:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800666a:	673b      	str	r3, [r7, #112]	@ 0x70
 800666c:	2301      	movs	r3, #1
 800666e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006672:	f383 8810 	msr	PRIMASK, r3
}
 8006676:	46c0      	nop			@ (mov r8, r8)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	689a      	ldr	r2, [r3, #8]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2140      	movs	r1, #64	@ 0x40
 8006684:	438a      	bics	r2, r1
 8006686:	609a      	str	r2, [r3, #8]
 8006688:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800668a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800668c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800668e:	f383 8810 	msr	PRIMASK, r3
}
 8006692:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2280      	movs	r2, #128	@ 0x80
 8006698:	2120      	movs	r1, #32
 800669a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066a2:	f3ef 8310 	mrs	r3, PRIMASK
 80066a6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80066a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066ac:	2301      	movs	r3, #1
 80066ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066b2:	f383 8810 	msr	PRIMASK, r3
}
 80066b6:	46c0      	nop			@ (mov r8, r8)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2110      	movs	r1, #16
 80066c4:	438a      	bics	r2, r1
 80066c6:	601a      	str	r2, [r3, #0]
 80066c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066ce:	f383 8810 	msr	PRIMASK, r3
}
 80066d2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d8:	0018      	movs	r0, r3
 80066da:	f7fd ff47 	bl	800456c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2202      	movs	r2, #2
 80066e2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2258      	movs	r2, #88	@ 0x58
 80066e8:	5a9a      	ldrh	r2, [r3, r2]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	215a      	movs	r1, #90	@ 0x5a
 80066ee:	5a5b      	ldrh	r3, [r3, r1]
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	0011      	movs	r1, r2
 80066fa:	0018      	movs	r0, r3
 80066fc:	f000 f8fe 	bl	80068fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006700:	e0e0      	b.n	80068c4 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2258      	movs	r2, #88	@ 0x58
 8006706:	5a9b      	ldrh	r3, [r3, r2]
 8006708:	227e      	movs	r2, #126	@ 0x7e
 800670a:	18ba      	adds	r2, r7, r2
 800670c:	8812      	ldrh	r2, [r2, #0]
 800670e:	429a      	cmp	r2, r3
 8006710:	d000      	beq.n	8006714 <HAL_UART_IRQHandler+0x438>
 8006712:	e0d7      	b.n	80068c4 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2220      	movs	r2, #32
 800671e:	4013      	ands	r3, r2
 8006720:	2b20      	cmp	r3, #32
 8006722:	d000      	beq.n	8006726 <HAL_UART_IRQHandler+0x44a>
 8006724:	e0ce      	b.n	80068c4 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2202      	movs	r2, #2
 800672a:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2258      	movs	r2, #88	@ 0x58
 8006730:	5a9a      	ldrh	r2, [r3, r2]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	0011      	movs	r1, r2
 8006736:	0018      	movs	r0, r3
 8006738:	f000 f8e0 	bl	80068fc <HAL_UARTEx_RxEventCallback>
      return;
 800673c:	e0c2      	b.n	80068c4 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2258      	movs	r2, #88	@ 0x58
 8006742:	5a99      	ldrh	r1, [r3, r2]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	225a      	movs	r2, #90	@ 0x5a
 8006748:	5a9b      	ldrh	r3, [r3, r2]
 800674a:	b29a      	uxth	r2, r3
 800674c:	208e      	movs	r0, #142	@ 0x8e
 800674e:	183b      	adds	r3, r7, r0
 8006750:	1a8a      	subs	r2, r1, r2
 8006752:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	225a      	movs	r2, #90	@ 0x5a
 8006758:	5a9b      	ldrh	r3, [r3, r2]
 800675a:	b29b      	uxth	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	d100      	bne.n	8006762 <HAL_UART_IRQHandler+0x486>
 8006760:	e0b2      	b.n	80068c8 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8006762:	183b      	adds	r3, r7, r0
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d100      	bne.n	800676c <HAL_UART_IRQHandler+0x490>
 800676a:	e0ad      	b.n	80068c8 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800676c:	f3ef 8310 	mrs	r3, PRIMASK
 8006770:	60fb      	str	r3, [r7, #12]
  return(result);
 8006772:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006774:	2488      	movs	r4, #136	@ 0x88
 8006776:	193a      	adds	r2, r7, r4
 8006778:	6013      	str	r3, [r2, #0]
 800677a:	2301      	movs	r3, #1
 800677c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f383 8810 	msr	PRIMASK, r3
}
 8006784:	46c0      	nop			@ (mov r8, r8)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4951      	ldr	r1, [pc, #324]	@ (80068d8 <HAL_UART_IRQHandler+0x5fc>)
 8006792:	400a      	ands	r2, r1
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	193b      	adds	r3, r7, r4
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f383 8810 	msr	PRIMASK, r3
}
 80067a2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067a4:	f3ef 8310 	mrs	r3, PRIMASK
 80067a8:	61bb      	str	r3, [r7, #24]
  return(result);
 80067aa:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ac:	2484      	movs	r4, #132	@ 0x84
 80067ae:	193a      	adds	r2, r7, r4
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	2301      	movs	r3, #1
 80067b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	f383 8810 	msr	PRIMASK, r3
}
 80067bc:	46c0      	nop			@ (mov r8, r8)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2101      	movs	r1, #1
 80067ca:	438a      	bics	r2, r1
 80067cc:	609a      	str	r2, [r3, #8]
 80067ce:	193b      	adds	r3, r7, r4
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	f383 8810 	msr	PRIMASK, r3
}
 80067da:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2280      	movs	r2, #128	@ 0x80
 80067e0:	2120      	movs	r1, #32
 80067e2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f0:	f3ef 8310 	mrs	r3, PRIMASK
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067f8:	2480      	movs	r4, #128	@ 0x80
 80067fa:	193a      	adds	r2, r7, r4
 80067fc:	6013      	str	r3, [r2, #0]
 80067fe:	2301      	movs	r3, #1
 8006800:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006804:	f383 8810 	msr	PRIMASK, r3
}
 8006808:	46c0      	nop			@ (mov r8, r8)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2110      	movs	r1, #16
 8006816:	438a      	bics	r2, r1
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	193b      	adds	r3, r7, r4
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006822:	f383 8810 	msr	PRIMASK, r3
}
 8006826:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800682e:	183b      	adds	r3, r7, r0
 8006830:	881a      	ldrh	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	0011      	movs	r1, r2
 8006836:	0018      	movs	r0, r3
 8006838:	f000 f860 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800683c:	e044      	b.n	80068c8 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800683e:	23a4      	movs	r3, #164	@ 0xa4
 8006840:	18fb      	adds	r3, r7, r3
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	2380      	movs	r3, #128	@ 0x80
 8006846:	035b      	lsls	r3, r3, #13
 8006848:	4013      	ands	r3, r2
 800684a:	d010      	beq.n	800686e <HAL_UART_IRQHandler+0x592>
 800684c:	239c      	movs	r3, #156	@ 0x9c
 800684e:	18fb      	adds	r3, r7, r3
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	2380      	movs	r3, #128	@ 0x80
 8006854:	03db      	lsls	r3, r3, #15
 8006856:	4013      	ands	r3, r2
 8006858:	d009      	beq.n	800686e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	2280      	movs	r2, #128	@ 0x80
 8006860:	0352      	lsls	r2, r2, #13
 8006862:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	0018      	movs	r0, r3
 8006868:	f000 fd60 	bl	800732c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800686c:	e02f      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800686e:	23a4      	movs	r3, #164	@ 0xa4
 8006870:	18fb      	adds	r3, r7, r3
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2280      	movs	r2, #128	@ 0x80
 8006876:	4013      	ands	r3, r2
 8006878:	d00f      	beq.n	800689a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800687a:	23a0      	movs	r3, #160	@ 0xa0
 800687c:	18fb      	adds	r3, r7, r3
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2280      	movs	r2, #128	@ 0x80
 8006882:	4013      	ands	r3, r2
 8006884:	d009      	beq.n	800689a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800688a:	2b00      	cmp	r3, #0
 800688c:	d01e      	beq.n	80068cc <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	0010      	movs	r0, r2
 8006896:	4798      	blx	r3
    }
    return;
 8006898:	e018      	b.n	80068cc <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800689a:	23a4      	movs	r3, #164	@ 0xa4
 800689c:	18fb      	adds	r3, r7, r3
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2240      	movs	r2, #64	@ 0x40
 80068a2:	4013      	ands	r3, r2
 80068a4:	d013      	beq.n	80068ce <HAL_UART_IRQHandler+0x5f2>
 80068a6:	23a0      	movs	r3, #160	@ 0xa0
 80068a8:	18fb      	adds	r3, r7, r3
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2240      	movs	r2, #64	@ 0x40
 80068ae:	4013      	ands	r3, r2
 80068b0:	d00d      	beq.n	80068ce <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	0018      	movs	r0, r3
 80068b6:	f000 fd0e 	bl	80072d6 <UART_EndTransmit_IT>
    return;
 80068ba:	e008      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
      return;
 80068bc:	46c0      	nop			@ (mov r8, r8)
 80068be:	e006      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
    return;
 80068c0:	46c0      	nop			@ (mov r8, r8)
 80068c2:	e004      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
      return;
 80068c4:	46c0      	nop			@ (mov r8, r8)
 80068c6:	e002      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
      return;
 80068c8:	46c0      	nop			@ (mov r8, r8)
 80068ca:	e000      	b.n	80068ce <HAL_UART_IRQHandler+0x5f2>
    return;
 80068cc:	46c0      	nop			@ (mov r8, r8)
  }

}
 80068ce:	46bd      	mov	sp, r7
 80068d0:	b02b      	add	sp, #172	@ 0xac
 80068d2:	bd90      	pop	{r4, r7, pc}
 80068d4:	fffffeff 	.word	0xfffffeff
 80068d8:	fffffedf 	.word	0xfffffedf

080068dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80068e4:	46c0      	nop			@ (mov r8, r8)
 80068e6:	46bd      	mov	sp, r7
 80068e8:	b002      	add	sp, #8
 80068ea:	bd80      	pop	{r7, pc}

080068ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80068f4:	46c0      	nop			@ (mov r8, r8)
 80068f6:	46bd      	mov	sp, r7
 80068f8:	b002      	add	sp, #8
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	000a      	movs	r2, r1
 8006906:	1cbb      	adds	r3, r7, #2
 8006908:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800690a:	46c0      	nop			@ (mov r8, r8)
 800690c:	46bd      	mov	sp, r7
 800690e:	b002      	add	sp, #8
 8006910:	bd80      	pop	{r7, pc}
	...

08006914 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006914:	b5b0      	push	{r4, r5, r7, lr}
 8006916:	b08e      	sub	sp, #56	@ 0x38
 8006918:	af00      	add	r7, sp, #0
 800691a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800691c:	231a      	movs	r3, #26
 800691e:	2218      	movs	r2, #24
 8006920:	189b      	adds	r3, r3, r2
 8006922:	19db      	adds	r3, r3, r7
 8006924:	2200      	movs	r2, #0
 8006926:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	431a      	orrs	r2, r3
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	695b      	ldr	r3, [r3, #20]
 8006936:	431a      	orrs	r2, r3
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	4313      	orrs	r3, r2
 800693e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4ac3      	ldr	r2, [pc, #780]	@ (8006c54 <UART_SetConfig+0x340>)
 8006948:	4013      	ands	r3, r2
 800694a:	0019      	movs	r1, r3
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006952:	430a      	orrs	r2, r1
 8006954:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	4abe      	ldr	r2, [pc, #760]	@ (8006c58 <UART_SetConfig+0x344>)
 800695e:	4013      	ands	r3, r2
 8006960:	0019      	movs	r1, r3
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	68da      	ldr	r2, [r3, #12]
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	699b      	ldr	r3, [r3, #24]
 8006972:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4ab8      	ldr	r2, [pc, #736]	@ (8006c5c <UART_SetConfig+0x348>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006984:	4313      	orrs	r3, r2
 8006986:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	4ab4      	ldr	r2, [pc, #720]	@ (8006c60 <UART_SetConfig+0x34c>)
 8006990:	4013      	ands	r3, r2
 8006992:	0019      	movs	r1, r3
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800699a:	430a      	orrs	r2, r1
 800699c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4ab0      	ldr	r2, [pc, #704]	@ (8006c64 <UART_SetConfig+0x350>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d131      	bne.n	8006a0c <UART_SetConfig+0xf8>
 80069a8:	4baf      	ldr	r3, [pc, #700]	@ (8006c68 <UART_SetConfig+0x354>)
 80069aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ac:	2203      	movs	r2, #3
 80069ae:	4013      	ands	r3, r2
 80069b0:	2b03      	cmp	r3, #3
 80069b2:	d01d      	beq.n	80069f0 <UART_SetConfig+0xdc>
 80069b4:	d823      	bhi.n	80069fe <UART_SetConfig+0xea>
 80069b6:	2b02      	cmp	r3, #2
 80069b8:	d00c      	beq.n	80069d4 <UART_SetConfig+0xc0>
 80069ba:	d820      	bhi.n	80069fe <UART_SetConfig+0xea>
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d002      	beq.n	80069c6 <UART_SetConfig+0xb2>
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d00e      	beq.n	80069e2 <UART_SetConfig+0xce>
 80069c4:	e01b      	b.n	80069fe <UART_SetConfig+0xea>
 80069c6:	231b      	movs	r3, #27
 80069c8:	2218      	movs	r2, #24
 80069ca:	189b      	adds	r3, r3, r2
 80069cc:	19db      	adds	r3, r3, r7
 80069ce:	2201      	movs	r2, #1
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	e0b4      	b.n	8006b3e <UART_SetConfig+0x22a>
 80069d4:	231b      	movs	r3, #27
 80069d6:	2218      	movs	r2, #24
 80069d8:	189b      	adds	r3, r3, r2
 80069da:	19db      	adds	r3, r3, r7
 80069dc:	2202      	movs	r2, #2
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	e0ad      	b.n	8006b3e <UART_SetConfig+0x22a>
 80069e2:	231b      	movs	r3, #27
 80069e4:	2218      	movs	r2, #24
 80069e6:	189b      	adds	r3, r3, r2
 80069e8:	19db      	adds	r3, r3, r7
 80069ea:	2204      	movs	r2, #4
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	e0a6      	b.n	8006b3e <UART_SetConfig+0x22a>
 80069f0:	231b      	movs	r3, #27
 80069f2:	2218      	movs	r2, #24
 80069f4:	189b      	adds	r3, r3, r2
 80069f6:	19db      	adds	r3, r3, r7
 80069f8:	2208      	movs	r2, #8
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	e09f      	b.n	8006b3e <UART_SetConfig+0x22a>
 80069fe:	231b      	movs	r3, #27
 8006a00:	2218      	movs	r2, #24
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	19db      	adds	r3, r3, r7
 8006a06:	2210      	movs	r2, #16
 8006a08:	701a      	strb	r2, [r3, #0]
 8006a0a:	e098      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a96      	ldr	r2, [pc, #600]	@ (8006c6c <UART_SetConfig+0x358>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d131      	bne.n	8006a7a <UART_SetConfig+0x166>
 8006a16:	4b94      	ldr	r3, [pc, #592]	@ (8006c68 <UART_SetConfig+0x354>)
 8006a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a1a:	220c      	movs	r2, #12
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	2b0c      	cmp	r3, #12
 8006a20:	d01d      	beq.n	8006a5e <UART_SetConfig+0x14a>
 8006a22:	d823      	bhi.n	8006a6c <UART_SetConfig+0x158>
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d00c      	beq.n	8006a42 <UART_SetConfig+0x12e>
 8006a28:	d820      	bhi.n	8006a6c <UART_SetConfig+0x158>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <UART_SetConfig+0x120>
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d00e      	beq.n	8006a50 <UART_SetConfig+0x13c>
 8006a32:	e01b      	b.n	8006a6c <UART_SetConfig+0x158>
 8006a34:	231b      	movs	r3, #27
 8006a36:	2218      	movs	r2, #24
 8006a38:	189b      	adds	r3, r3, r2
 8006a3a:	19db      	adds	r3, r3, r7
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	701a      	strb	r2, [r3, #0]
 8006a40:	e07d      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a42:	231b      	movs	r3, #27
 8006a44:	2218      	movs	r2, #24
 8006a46:	189b      	adds	r3, r3, r2
 8006a48:	19db      	adds	r3, r3, r7
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	701a      	strb	r2, [r3, #0]
 8006a4e:	e076      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a50:	231b      	movs	r3, #27
 8006a52:	2218      	movs	r2, #24
 8006a54:	189b      	adds	r3, r3, r2
 8006a56:	19db      	adds	r3, r3, r7
 8006a58:	2204      	movs	r2, #4
 8006a5a:	701a      	strb	r2, [r3, #0]
 8006a5c:	e06f      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a5e:	231b      	movs	r3, #27
 8006a60:	2218      	movs	r2, #24
 8006a62:	189b      	adds	r3, r3, r2
 8006a64:	19db      	adds	r3, r3, r7
 8006a66:	2208      	movs	r2, #8
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	e068      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a6c:	231b      	movs	r3, #27
 8006a6e:	2218      	movs	r2, #24
 8006a70:	189b      	adds	r3, r3, r2
 8006a72:	19db      	adds	r3, r3, r7
 8006a74:	2210      	movs	r2, #16
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	e061      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a7c      	ldr	r2, [pc, #496]	@ (8006c70 <UART_SetConfig+0x35c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d106      	bne.n	8006a92 <UART_SetConfig+0x17e>
 8006a84:	231b      	movs	r3, #27
 8006a86:	2218      	movs	r2, #24
 8006a88:	189b      	adds	r3, r3, r2
 8006a8a:	19db      	adds	r3, r3, r7
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	e055      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a77      	ldr	r2, [pc, #476]	@ (8006c74 <UART_SetConfig+0x360>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d106      	bne.n	8006aaa <UART_SetConfig+0x196>
 8006a9c:	231b      	movs	r3, #27
 8006a9e:	2218      	movs	r2, #24
 8006aa0:	189b      	adds	r3, r3, r2
 8006aa2:	19db      	adds	r3, r3, r7
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	701a      	strb	r2, [r3, #0]
 8006aa8:	e049      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6b      	ldr	r2, [pc, #428]	@ (8006c5c <UART_SetConfig+0x348>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d13e      	bne.n	8006b32 <UART_SetConfig+0x21e>
 8006ab4:	4b6c      	ldr	r3, [pc, #432]	@ (8006c68 <UART_SetConfig+0x354>)
 8006ab6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ab8:	23c0      	movs	r3, #192	@ 0xc0
 8006aba:	011b      	lsls	r3, r3, #4
 8006abc:	4013      	ands	r3, r2
 8006abe:	22c0      	movs	r2, #192	@ 0xc0
 8006ac0:	0112      	lsls	r2, r2, #4
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d027      	beq.n	8006b16 <UART_SetConfig+0x202>
 8006ac6:	22c0      	movs	r2, #192	@ 0xc0
 8006ac8:	0112      	lsls	r2, r2, #4
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d82a      	bhi.n	8006b24 <UART_SetConfig+0x210>
 8006ace:	2280      	movs	r2, #128	@ 0x80
 8006ad0:	0112      	lsls	r2, r2, #4
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d011      	beq.n	8006afa <UART_SetConfig+0x1e6>
 8006ad6:	2280      	movs	r2, #128	@ 0x80
 8006ad8:	0112      	lsls	r2, r2, #4
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d822      	bhi.n	8006b24 <UART_SetConfig+0x210>
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d004      	beq.n	8006aec <UART_SetConfig+0x1d8>
 8006ae2:	2280      	movs	r2, #128	@ 0x80
 8006ae4:	00d2      	lsls	r2, r2, #3
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d00e      	beq.n	8006b08 <UART_SetConfig+0x1f4>
 8006aea:	e01b      	b.n	8006b24 <UART_SetConfig+0x210>
 8006aec:	231b      	movs	r3, #27
 8006aee:	2218      	movs	r2, #24
 8006af0:	189b      	adds	r3, r3, r2
 8006af2:	19db      	adds	r3, r3, r7
 8006af4:	2200      	movs	r2, #0
 8006af6:	701a      	strb	r2, [r3, #0]
 8006af8:	e021      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006afa:	231b      	movs	r3, #27
 8006afc:	2218      	movs	r2, #24
 8006afe:	189b      	adds	r3, r3, r2
 8006b00:	19db      	adds	r3, r3, r7
 8006b02:	2202      	movs	r2, #2
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	e01a      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006b08:	231b      	movs	r3, #27
 8006b0a:	2218      	movs	r2, #24
 8006b0c:	189b      	adds	r3, r3, r2
 8006b0e:	19db      	adds	r3, r3, r7
 8006b10:	2204      	movs	r2, #4
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e013      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006b16:	231b      	movs	r3, #27
 8006b18:	2218      	movs	r2, #24
 8006b1a:	189b      	adds	r3, r3, r2
 8006b1c:	19db      	adds	r3, r3, r7
 8006b1e:	2208      	movs	r2, #8
 8006b20:	701a      	strb	r2, [r3, #0]
 8006b22:	e00c      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006b24:	231b      	movs	r3, #27
 8006b26:	2218      	movs	r2, #24
 8006b28:	189b      	adds	r3, r3, r2
 8006b2a:	19db      	adds	r3, r3, r7
 8006b2c:	2210      	movs	r2, #16
 8006b2e:	701a      	strb	r2, [r3, #0]
 8006b30:	e005      	b.n	8006b3e <UART_SetConfig+0x22a>
 8006b32:	231b      	movs	r3, #27
 8006b34:	2218      	movs	r2, #24
 8006b36:	189b      	adds	r3, r3, r2
 8006b38:	19db      	adds	r3, r3, r7
 8006b3a:	2210      	movs	r2, #16
 8006b3c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a46      	ldr	r2, [pc, #280]	@ (8006c5c <UART_SetConfig+0x348>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d000      	beq.n	8006b4a <UART_SetConfig+0x236>
 8006b48:	e09a      	b.n	8006c80 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b4a:	231b      	movs	r3, #27
 8006b4c:	2218      	movs	r2, #24
 8006b4e:	189b      	adds	r3, r3, r2
 8006b50:	19db      	adds	r3, r3, r7
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	2b08      	cmp	r3, #8
 8006b56:	d01d      	beq.n	8006b94 <UART_SetConfig+0x280>
 8006b58:	dc20      	bgt.n	8006b9c <UART_SetConfig+0x288>
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d015      	beq.n	8006b8a <UART_SetConfig+0x276>
 8006b5e:	dc1d      	bgt.n	8006b9c <UART_SetConfig+0x288>
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d002      	beq.n	8006b6a <UART_SetConfig+0x256>
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d005      	beq.n	8006b74 <UART_SetConfig+0x260>
 8006b68:	e018      	b.n	8006b9c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b6a:	f7fe fcf5 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 8006b6e:	0003      	movs	r3, r0
 8006b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b72:	e01c      	b.n	8006bae <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b74:	4b3c      	ldr	r3, [pc, #240]	@ (8006c68 <UART_SetConfig+0x354>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2210      	movs	r2, #16
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	d002      	beq.n	8006b84 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c78 <UART_SetConfig+0x364>)
 8006b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b82:	e014      	b.n	8006bae <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006b84:	4b3d      	ldr	r3, [pc, #244]	@ (8006c7c <UART_SetConfig+0x368>)
 8006b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b88:	e011      	b.n	8006bae <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b8a:	f7fe fc55 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8006b8e:	0003      	movs	r3, r0
 8006b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b92:	e00c      	b.n	8006bae <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b94:	2380      	movs	r3, #128	@ 0x80
 8006b96:	021b      	lsls	r3, r3, #8
 8006b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006b9a:	e008      	b.n	8006bae <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006ba0:	231a      	movs	r3, #26
 8006ba2:	2218      	movs	r2, #24
 8006ba4:	189b      	adds	r3, r3, r2
 8006ba6:	19db      	adds	r3, r3, r7
 8006ba8:	2201      	movs	r2, #1
 8006baa:	701a      	strb	r2, [r3, #0]
        break;
 8006bac:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d100      	bne.n	8006bb6 <UART_SetConfig+0x2a2>
 8006bb4:	e133      	b.n	8006e1e <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	0013      	movs	r3, r2
 8006bbc:	005b      	lsls	r3, r3, #1
 8006bbe:	189b      	adds	r3, r3, r2
 8006bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d305      	bcc.n	8006bd2 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d906      	bls.n	8006be0 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006bd2:	231a      	movs	r3, #26
 8006bd4:	2218      	movs	r2, #24
 8006bd6:	189b      	adds	r3, r3, r2
 8006bd8:	19db      	adds	r3, r3, r7
 8006bda:	2201      	movs	r2, #1
 8006bdc:	701a      	strb	r2, [r3, #0]
 8006bde:	e11e      	b.n	8006e1e <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be2:	613b      	str	r3, [r7, #16]
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	6939      	ldr	r1, [r7, #16]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	000b      	movs	r3, r1
 8006bee:	0e1b      	lsrs	r3, r3, #24
 8006bf0:	0010      	movs	r0, r2
 8006bf2:	0205      	lsls	r5, r0, #8
 8006bf4:	431d      	orrs	r5, r3
 8006bf6:	000b      	movs	r3, r1
 8006bf8:	021c      	lsls	r4, r3, #8
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	085b      	lsrs	r3, r3, #1
 8006c00:	60bb      	str	r3, [r7, #8]
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
 8006c06:	68b8      	ldr	r0, [r7, #8]
 8006c08:	68f9      	ldr	r1, [r7, #12]
 8006c0a:	1900      	adds	r0, r0, r4
 8006c0c:	4169      	adcs	r1, r5
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	2300      	movs	r3, #0
 8006c16:	607b      	str	r3, [r7, #4]
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f7f9 fb00 	bl	8000220 <__aeabi_uldivmod>
 8006c20:	0002      	movs	r2, r0
 8006c22:	000b      	movs	r3, r1
 8006c24:	0013      	movs	r3, r2
 8006c26:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c2a:	23c0      	movs	r3, #192	@ 0xc0
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d309      	bcc.n	8006c46 <UART_SetConfig+0x332>
 8006c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c34:	2380      	movs	r3, #128	@ 0x80
 8006c36:	035b      	lsls	r3, r3, #13
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d204      	bcs.n	8006c46 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c42:	60da      	str	r2, [r3, #12]
 8006c44:	e0eb      	b.n	8006e1e <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006c46:	231a      	movs	r3, #26
 8006c48:	2218      	movs	r2, #24
 8006c4a:	189b      	adds	r3, r3, r2
 8006c4c:	19db      	adds	r3, r3, r7
 8006c4e:	2201      	movs	r2, #1
 8006c50:	701a      	strb	r2, [r3, #0]
 8006c52:	e0e4      	b.n	8006e1e <UART_SetConfig+0x50a>
 8006c54:	efff69f3 	.word	0xefff69f3
 8006c58:	ffffcfff 	.word	0xffffcfff
 8006c5c:	40004800 	.word	0x40004800
 8006c60:	fffff4ff 	.word	0xfffff4ff
 8006c64:	40013800 	.word	0x40013800
 8006c68:	40021000 	.word	0x40021000
 8006c6c:	40004400 	.word	0x40004400
 8006c70:	40004c00 	.word	0x40004c00
 8006c74:	40005000 	.word	0x40005000
 8006c78:	003d0900 	.word	0x003d0900
 8006c7c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	69da      	ldr	r2, [r3, #28]
 8006c84:	2380      	movs	r3, #128	@ 0x80
 8006c86:	021b      	lsls	r3, r3, #8
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d000      	beq.n	8006c8e <UART_SetConfig+0x37a>
 8006c8c:	e070      	b.n	8006d70 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006c8e:	231b      	movs	r3, #27
 8006c90:	2218      	movs	r2, #24
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	19db      	adds	r3, r3, r7
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	2b08      	cmp	r3, #8
 8006c9a:	d822      	bhi.n	8006ce2 <UART_SetConfig+0x3ce>
 8006c9c:	009a      	lsls	r2, r3, #2
 8006c9e:	4b67      	ldr	r3, [pc, #412]	@ (8006e3c <UART_SetConfig+0x528>)
 8006ca0:	18d3      	adds	r3, r2, r3
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ca6:	f7fe fc57 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 8006caa:	0003      	movs	r3, r0
 8006cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cae:	e021      	b.n	8006cf4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cb0:	f7fe fc68 	bl	8005584 <HAL_RCC_GetPCLK2Freq>
 8006cb4:	0003      	movs	r3, r0
 8006cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cb8:	e01c      	b.n	8006cf4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cba:	4b61      	ldr	r3, [pc, #388]	@ (8006e40 <UART_SetConfig+0x52c>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2210      	movs	r2, #16
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	d002      	beq.n	8006cca <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006cc4:	4b5f      	ldr	r3, [pc, #380]	@ (8006e44 <UART_SetConfig+0x530>)
 8006cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006cc8:	e014      	b.n	8006cf4 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006cca:	4b5f      	ldr	r3, [pc, #380]	@ (8006e48 <UART_SetConfig+0x534>)
 8006ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cce:	e011      	b.n	8006cf4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cd0:	f7fe fbb2 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8006cd4:	0003      	movs	r3, r0
 8006cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cd8:	e00c      	b.n	8006cf4 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cda:	2380      	movs	r3, #128	@ 0x80
 8006cdc:	021b      	lsls	r3, r3, #8
 8006cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ce0:	e008      	b.n	8006cf4 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006ce6:	231a      	movs	r3, #26
 8006ce8:	2218      	movs	r2, #24
 8006cea:	189b      	adds	r3, r3, r2
 8006cec:	19db      	adds	r3, r3, r7
 8006cee:	2201      	movs	r2, #1
 8006cf0:	701a      	strb	r2, [r3, #0]
        break;
 8006cf2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d100      	bne.n	8006cfc <UART_SetConfig+0x3e8>
 8006cfa:	e090      	b.n	8006e1e <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cfe:	005a      	lsls	r2, r3, #1
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	085b      	lsrs	r3, r3, #1
 8006d06:	18d2      	adds	r2, r2, r3
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	0019      	movs	r1, r3
 8006d0e:	0010      	movs	r0, r2
 8006d10:	f7f9 f9fa 	bl	8000108 <__udivsi3>
 8006d14:	0003      	movs	r3, r0
 8006d16:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	2b0f      	cmp	r3, #15
 8006d1c:	d921      	bls.n	8006d62 <UART_SetConfig+0x44e>
 8006d1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d20:	2380      	movs	r3, #128	@ 0x80
 8006d22:	025b      	lsls	r3, r3, #9
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d21c      	bcs.n	8006d62 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	200e      	movs	r0, #14
 8006d2e:	2418      	movs	r4, #24
 8006d30:	1903      	adds	r3, r0, r4
 8006d32:	19db      	adds	r3, r3, r7
 8006d34:	210f      	movs	r1, #15
 8006d36:	438a      	bics	r2, r1
 8006d38:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	085b      	lsrs	r3, r3, #1
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	2207      	movs	r2, #7
 8006d42:	4013      	ands	r3, r2
 8006d44:	b299      	uxth	r1, r3
 8006d46:	1903      	adds	r3, r0, r4
 8006d48:	19db      	adds	r3, r3, r7
 8006d4a:	1902      	adds	r2, r0, r4
 8006d4c:	19d2      	adds	r2, r2, r7
 8006d4e:	8812      	ldrh	r2, [r2, #0]
 8006d50:	430a      	orrs	r2, r1
 8006d52:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	1902      	adds	r2, r0, r4
 8006d5a:	19d2      	adds	r2, r2, r7
 8006d5c:	8812      	ldrh	r2, [r2, #0]
 8006d5e:	60da      	str	r2, [r3, #12]
 8006d60:	e05d      	b.n	8006e1e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006d62:	231a      	movs	r3, #26
 8006d64:	2218      	movs	r2, #24
 8006d66:	189b      	adds	r3, r3, r2
 8006d68:	19db      	adds	r3, r3, r7
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	701a      	strb	r2, [r3, #0]
 8006d6e:	e056      	b.n	8006e1e <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d70:	231b      	movs	r3, #27
 8006d72:	2218      	movs	r2, #24
 8006d74:	189b      	adds	r3, r3, r2
 8006d76:	19db      	adds	r3, r3, r7
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	2b08      	cmp	r3, #8
 8006d7c:	d822      	bhi.n	8006dc4 <UART_SetConfig+0x4b0>
 8006d7e:	009a      	lsls	r2, r3, #2
 8006d80:	4b32      	ldr	r3, [pc, #200]	@ (8006e4c <UART_SetConfig+0x538>)
 8006d82:	18d3      	adds	r3, r2, r3
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d88:	f7fe fbe6 	bl	8005558 <HAL_RCC_GetPCLK1Freq>
 8006d8c:	0003      	movs	r3, r0
 8006d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d90:	e021      	b.n	8006dd6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d92:	f7fe fbf7 	bl	8005584 <HAL_RCC_GetPCLK2Freq>
 8006d96:	0003      	movs	r3, r0
 8006d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d9a:	e01c      	b.n	8006dd6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d9c:	4b28      	ldr	r3, [pc, #160]	@ (8006e40 <UART_SetConfig+0x52c>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2210      	movs	r2, #16
 8006da2:	4013      	ands	r3, r2
 8006da4:	d002      	beq.n	8006dac <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006da6:	4b27      	ldr	r3, [pc, #156]	@ (8006e44 <UART_SetConfig+0x530>)
 8006da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006daa:	e014      	b.n	8006dd6 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006dac:	4b26      	ldr	r3, [pc, #152]	@ (8006e48 <UART_SetConfig+0x534>)
 8006dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006db0:	e011      	b.n	8006dd6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006db2:	f7fe fb41 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8006db6:	0003      	movs	r3, r0
 8006db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006dba:	e00c      	b.n	8006dd6 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dbc:	2380      	movs	r3, #128	@ 0x80
 8006dbe:	021b      	lsls	r3, r3, #8
 8006dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006dc2:	e008      	b.n	8006dd6 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006dc8:	231a      	movs	r3, #26
 8006dca:	2218      	movs	r2, #24
 8006dcc:	189b      	adds	r3, r3, r2
 8006dce:	19db      	adds	r3, r3, r7
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	701a      	strb	r2, [r3, #0]
        break;
 8006dd4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d020      	beq.n	8006e1e <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	085a      	lsrs	r2, r3, #1
 8006de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de4:	18d2      	adds	r2, r2, r3
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	0019      	movs	r1, r3
 8006dec:	0010      	movs	r0, r2
 8006dee:	f7f9 f98b 	bl	8000108 <__udivsi3>
 8006df2:	0003      	movs	r3, r0
 8006df4:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df8:	2b0f      	cmp	r3, #15
 8006dfa:	d90a      	bls.n	8006e12 <UART_SetConfig+0x4fe>
 8006dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006dfe:	2380      	movs	r3, #128	@ 0x80
 8006e00:	025b      	lsls	r3, r3, #9
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d205      	bcs.n	8006e12 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	60da      	str	r2, [r3, #12]
 8006e10:	e005      	b.n	8006e1e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006e12:	231a      	movs	r3, #26
 8006e14:	2218      	movs	r2, #24
 8006e16:	189b      	adds	r3, r3, r2
 8006e18:	19db      	adds	r3, r3, r7
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	2200      	movs	r2, #0
 8006e22:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	2200      	movs	r2, #0
 8006e28:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006e2a:	231a      	movs	r3, #26
 8006e2c:	2218      	movs	r2, #24
 8006e2e:	189b      	adds	r3, r3, r2
 8006e30:	19db      	adds	r3, r3, r7
 8006e32:	781b      	ldrb	r3, [r3, #0]
}
 8006e34:	0018      	movs	r0, r3
 8006e36:	46bd      	mov	sp, r7
 8006e38:	b00e      	add	sp, #56	@ 0x38
 8006e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8006e3c:	080073d0 	.word	0x080073d0
 8006e40:	40021000 	.word	0x40021000
 8006e44:	003d0900 	.word	0x003d0900
 8006e48:	00f42400 	.word	0x00f42400
 8006e4c:	080073f4 	.word	0x080073f4

08006e50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e5c:	2208      	movs	r2, #8
 8006e5e:	4013      	ands	r3, r2
 8006e60:	d00b      	beq.n	8006e7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	4a4a      	ldr	r2, [pc, #296]	@ (8006f94 <UART_AdvFeatureConfig+0x144>)
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	0019      	movs	r1, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	430a      	orrs	r2, r1
 8006e78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7e:	2201      	movs	r2, #1
 8006e80:	4013      	ands	r3, r2
 8006e82:	d00b      	beq.n	8006e9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	4a43      	ldr	r2, [pc, #268]	@ (8006f98 <UART_AdvFeatureConfig+0x148>)
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	0019      	movs	r1, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	d00b      	beq.n	8006ebe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	4a3b      	ldr	r2, [pc, #236]	@ (8006f9c <UART_AdvFeatureConfig+0x14c>)
 8006eae:	4013      	ands	r3, r2
 8006eb0:	0019      	movs	r1, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec2:	2204      	movs	r2, #4
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	d00b      	beq.n	8006ee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	4a34      	ldr	r2, [pc, #208]	@ (8006fa0 <UART_AdvFeatureConfig+0x150>)
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	0019      	movs	r1, r3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	430a      	orrs	r2, r1
 8006ede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee4:	2210      	movs	r2, #16
 8006ee6:	4013      	ands	r3, r2
 8006ee8:	d00b      	beq.n	8006f02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	4a2c      	ldr	r2, [pc, #176]	@ (8006fa4 <UART_AdvFeatureConfig+0x154>)
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	0019      	movs	r1, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	430a      	orrs	r2, r1
 8006f00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	2220      	movs	r2, #32
 8006f08:	4013      	ands	r3, r2
 8006f0a:	d00b      	beq.n	8006f24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	4a25      	ldr	r2, [pc, #148]	@ (8006fa8 <UART_AdvFeatureConfig+0x158>)
 8006f14:	4013      	ands	r3, r2
 8006f16:	0019      	movs	r1, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	430a      	orrs	r2, r1
 8006f22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f28:	2240      	movs	r2, #64	@ 0x40
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	d01d      	beq.n	8006f6a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	4a1d      	ldr	r2, [pc, #116]	@ (8006fac <UART_AdvFeatureConfig+0x15c>)
 8006f36:	4013      	ands	r3, r2
 8006f38:	0019      	movs	r1, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f4a:	2380      	movs	r3, #128	@ 0x80
 8006f4c:	035b      	lsls	r3, r3, #13
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d10b      	bne.n	8006f6a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	4a15      	ldr	r2, [pc, #84]	@ (8006fb0 <UART_AdvFeatureConfig+0x160>)
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	0019      	movs	r1, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	430a      	orrs	r2, r1
 8006f68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f6e:	2280      	movs	r2, #128	@ 0x80
 8006f70:	4013      	ands	r3, r2
 8006f72:	d00b      	beq.n	8006f8c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8006fb4 <UART_AdvFeatureConfig+0x164>)
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	0019      	movs	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	605a      	str	r2, [r3, #4]
  }
}
 8006f8c:	46c0      	nop			@ (mov r8, r8)
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	b002      	add	sp, #8
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	ffff7fff 	.word	0xffff7fff
 8006f98:	fffdffff 	.word	0xfffdffff
 8006f9c:	fffeffff 	.word	0xfffeffff
 8006fa0:	fffbffff 	.word	0xfffbffff
 8006fa4:	ffffefff 	.word	0xffffefff
 8006fa8:	ffffdfff 	.word	0xffffdfff
 8006fac:	ffefffff 	.word	0xffefffff
 8006fb0:	ff9fffff 	.word	0xff9fffff
 8006fb4:	fff7ffff 	.word	0xfff7ffff

08006fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b092      	sub	sp, #72	@ 0x48
 8006fbc:	af02      	add	r7, sp, #8
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2284      	movs	r2, #132	@ 0x84
 8006fc4:	2100      	movs	r1, #0
 8006fc6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fc8:	f7fd f9e8 	bl	800439c <HAL_GetTick>
 8006fcc:	0003      	movs	r3, r0
 8006fce:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2208      	movs	r2, #8
 8006fd8:	4013      	ands	r3, r2
 8006fda:	2b08      	cmp	r3, #8
 8006fdc:	d12c      	bne.n	8007038 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe0:	2280      	movs	r2, #128	@ 0x80
 8006fe2:	0391      	lsls	r1, r2, #14
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	4a46      	ldr	r2, [pc, #280]	@ (8007100 <UART_CheckIdleState+0x148>)
 8006fe8:	9200      	str	r2, [sp, #0]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f000 f88c 	bl	8007108 <UART_WaitOnFlagUntilTimeout>
 8006ff0:	1e03      	subs	r3, r0, #0
 8006ff2:	d021      	beq.n	8007038 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ffe:	2301      	movs	r3, #1
 8007000:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007004:	f383 8810 	msr	PRIMASK, r3
}
 8007008:	46c0      	nop			@ (mov r8, r8)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2180      	movs	r1, #128	@ 0x80
 8007016:	438a      	bics	r2, r1
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800701c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800701e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007020:	f383 8810 	msr	PRIMASK, r3
}
 8007024:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2220      	movs	r2, #32
 800702a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2278      	movs	r2, #120	@ 0x78
 8007030:	2100      	movs	r1, #0
 8007032:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e05f      	b.n	80070f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2204      	movs	r2, #4
 8007040:	4013      	ands	r3, r2
 8007042:	2b04      	cmp	r3, #4
 8007044:	d146      	bne.n	80070d4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007048:	2280      	movs	r2, #128	@ 0x80
 800704a:	03d1      	lsls	r1, r2, #15
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	4a2c      	ldr	r2, [pc, #176]	@ (8007100 <UART_CheckIdleState+0x148>)
 8007050:	9200      	str	r2, [sp, #0]
 8007052:	2200      	movs	r2, #0
 8007054:	f000 f858 	bl	8007108 <UART_WaitOnFlagUntilTimeout>
 8007058:	1e03      	subs	r3, r0, #0
 800705a:	d03b      	beq.n	80070d4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800705c:	f3ef 8310 	mrs	r3, PRIMASK
 8007060:	60fb      	str	r3, [r7, #12]
  return(result);
 8007062:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
 8007066:	2301      	movs	r3, #1
 8007068:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f383 8810 	msr	PRIMASK, r3
}
 8007070:	46c0      	nop			@ (mov r8, r8)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4921      	ldr	r1, [pc, #132]	@ (8007104 <UART_CheckIdleState+0x14c>)
 800707e:	400a      	ands	r2, r1
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007084:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f383 8810 	msr	PRIMASK, r3
}
 800708c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800708e:	f3ef 8310 	mrs	r3, PRIMASK
 8007092:	61bb      	str	r3, [r7, #24]
  return(result);
 8007094:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007096:	633b      	str	r3, [r7, #48]	@ 0x30
 8007098:	2301      	movs	r3, #1
 800709a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	f383 8810 	msr	PRIMASK, r3
}
 80070a2:	46c0      	nop			@ (mov r8, r8)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2101      	movs	r1, #1
 80070b0:	438a      	bics	r2, r1
 80070b2:	609a      	str	r2, [r3, #8]
 80070b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	f383 8810 	msr	PRIMASK, r3
}
 80070be:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2280      	movs	r2, #128	@ 0x80
 80070c4:	2120      	movs	r1, #32
 80070c6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2278      	movs	r2, #120	@ 0x78
 80070cc:	2100      	movs	r1, #0
 80070ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070d0:	2303      	movs	r3, #3
 80070d2:	e011      	b.n	80070f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2220      	movs	r2, #32
 80070d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2280      	movs	r2, #128	@ 0x80
 80070de:	2120      	movs	r1, #32
 80070e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2278      	movs	r2, #120	@ 0x78
 80070f2:	2100      	movs	r1, #0
 80070f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070f6:	2300      	movs	r3, #0
}
 80070f8:	0018      	movs	r0, r3
 80070fa:	46bd      	mov	sp, r7
 80070fc:	b010      	add	sp, #64	@ 0x40
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	01ffffff 	.word	0x01ffffff
 8007104:	fffffedf 	.word	0xfffffedf

08007108 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	603b      	str	r3, [r7, #0]
 8007114:	1dfb      	adds	r3, r7, #7
 8007116:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007118:	e051      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	3301      	adds	r3, #1
 800711e:	d04e      	beq.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007120:	f7fd f93c 	bl	800439c <HAL_GetTick>
 8007124:	0002      	movs	r2, r0
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	429a      	cmp	r2, r3
 800712e:	d302      	bcc.n	8007136 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e051      	b.n	80071de <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2204      	movs	r2, #4
 8007142:	4013      	ands	r3, r2
 8007144:	d03b      	beq.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	2b80      	cmp	r3, #128	@ 0x80
 800714a:	d038      	beq.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	2b40      	cmp	r3, #64	@ 0x40
 8007150:	d035      	beq.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	69db      	ldr	r3, [r3, #28]
 8007158:	2208      	movs	r2, #8
 800715a:	4013      	ands	r3, r2
 800715c:	2b08      	cmp	r3, #8
 800715e:	d111      	bne.n	8007184 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2208      	movs	r2, #8
 8007166:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	0018      	movs	r0, r3
 800716c:	f000 f83c 	bl	80071e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2284      	movs	r2, #132	@ 0x84
 8007174:	2108      	movs	r1, #8
 8007176:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2278      	movs	r2, #120	@ 0x78
 800717c:	2100      	movs	r1, #0
 800717e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e02c      	b.n	80071de <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	69da      	ldr	r2, [r3, #28]
 800718a:	2380      	movs	r3, #128	@ 0x80
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	401a      	ands	r2, r3
 8007190:	2380      	movs	r3, #128	@ 0x80
 8007192:	011b      	lsls	r3, r3, #4
 8007194:	429a      	cmp	r2, r3
 8007196:	d112      	bne.n	80071be <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2280      	movs	r2, #128	@ 0x80
 800719e:	0112      	lsls	r2, r2, #4
 80071a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	0018      	movs	r0, r3
 80071a6:	f000 f81f 	bl	80071e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2284      	movs	r2, #132	@ 0x84
 80071ae:	2120      	movs	r1, #32
 80071b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2278      	movs	r2, #120	@ 0x78
 80071b6:	2100      	movs	r1, #0
 80071b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e00f      	b.n	80071de <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	4013      	ands	r3, r2
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	425a      	negs	r2, r3
 80071ce:	4153      	adcs	r3, r2
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	001a      	movs	r2, r3
 80071d4:	1dfb      	adds	r3, r7, #7
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d09e      	beq.n	800711a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	0018      	movs	r0, r3
 80071e0:	46bd      	mov	sp, r7
 80071e2:	b004      	add	sp, #16
 80071e4:	bd80      	pop	{r7, pc}
	...

080071e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b08e      	sub	sp, #56	@ 0x38
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071f0:	f3ef 8310 	mrs	r3, PRIMASK
 80071f4:	617b      	str	r3, [r7, #20]
  return(result);
 80071f6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071fa:	2301      	movs	r3, #1
 80071fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	f383 8810 	msr	PRIMASK, r3
}
 8007204:	46c0      	nop			@ (mov r8, r8)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4926      	ldr	r1, [pc, #152]	@ (80072ac <UART_EndRxTransfer+0xc4>)
 8007212:	400a      	ands	r2, r1
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007218:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	f383 8810 	msr	PRIMASK, r3
}
 8007220:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007222:	f3ef 8310 	mrs	r3, PRIMASK
 8007226:	623b      	str	r3, [r7, #32]
  return(result);
 8007228:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800722a:	633b      	str	r3, [r7, #48]	@ 0x30
 800722c:	2301      	movs	r3, #1
 800722e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007232:	f383 8810 	msr	PRIMASK, r3
}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2101      	movs	r1, #1
 8007244:	438a      	bics	r2, r1
 8007246:	609a      	str	r2, [r3, #8]
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800724c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724e:	f383 8810 	msr	PRIMASK, r3
}
 8007252:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007258:	2b01      	cmp	r3, #1
 800725a:	d118      	bne.n	800728e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800725c:	f3ef 8310 	mrs	r3, PRIMASK
 8007260:	60bb      	str	r3, [r7, #8]
  return(result);
 8007262:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007266:	2301      	movs	r3, #1
 8007268:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f383 8810 	msr	PRIMASK, r3
}
 8007270:	46c0      	nop			@ (mov r8, r8)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2110      	movs	r1, #16
 800727e:	438a      	bics	r2, r1
 8007280:	601a      	str	r2, [r3, #0]
 8007282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007284:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	f383 8810 	msr	PRIMASK, r3
}
 800728c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2280      	movs	r2, #128	@ 0x80
 8007292:	2120      	movs	r1, #32
 8007294:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80072a2:	46c0      	nop			@ (mov r8, r8)
 80072a4:	46bd      	mov	sp, r7
 80072a6:	b00e      	add	sp, #56	@ 0x38
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	46c0      	nop			@ (mov r8, r8)
 80072ac:	fffffedf 	.word	0xfffffedf

080072b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	225a      	movs	r2, #90	@ 0x5a
 80072c2:	2100      	movs	r1, #0
 80072c4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	0018      	movs	r0, r3
 80072ca:	f7ff fb0f 	bl	80068ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072ce:	46c0      	nop			@ (mov r8, r8)
 80072d0:	46bd      	mov	sp, r7
 80072d2:	b004      	add	sp, #16
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b086      	sub	sp, #24
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072de:	f3ef 8310 	mrs	r3, PRIMASK
 80072e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80072e4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	2301      	movs	r3, #1
 80072ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f383 8810 	msr	PRIMASK, r3
}
 80072f2:	46c0      	nop			@ (mov r8, r8)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2140      	movs	r1, #64	@ 0x40
 8007300:	438a      	bics	r2, r1
 8007302:	601a      	str	r2, [r3, #0]
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	f383 8810 	msr	PRIMASK, r3
}
 800730e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2220      	movs	r2, #32
 8007314:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	0018      	movs	r0, r3
 8007320:	f7ff fadc 	bl	80068dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007324:	46c0      	nop			@ (mov r8, r8)
 8007326:	46bd      	mov	sp, r7
 8007328:	b006      	add	sp, #24
 800732a:	bd80      	pop	{r7, pc}

0800732c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007334:	46c0      	nop			@ (mov r8, r8)
 8007336:	46bd      	mov	sp, r7
 8007338:	b002      	add	sp, #8
 800733a:	bd80      	pop	{r7, pc}

0800733c <memset>:
 800733c:	0003      	movs	r3, r0
 800733e:	1882      	adds	r2, r0, r2
 8007340:	4293      	cmp	r3, r2
 8007342:	d100      	bne.n	8007346 <memset+0xa>
 8007344:	4770      	bx	lr
 8007346:	7019      	strb	r1, [r3, #0]
 8007348:	3301      	adds	r3, #1
 800734a:	e7f9      	b.n	8007340 <memset+0x4>

0800734c <__libc_init_array>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	2600      	movs	r6, #0
 8007350:	4c0c      	ldr	r4, [pc, #48]	@ (8007384 <__libc_init_array+0x38>)
 8007352:	4d0d      	ldr	r5, [pc, #52]	@ (8007388 <__libc_init_array+0x3c>)
 8007354:	1b64      	subs	r4, r4, r5
 8007356:	10a4      	asrs	r4, r4, #2
 8007358:	42a6      	cmp	r6, r4
 800735a:	d109      	bne.n	8007370 <__libc_init_array+0x24>
 800735c:	2600      	movs	r6, #0
 800735e:	f000 f819 	bl	8007394 <_init>
 8007362:	4c0a      	ldr	r4, [pc, #40]	@ (800738c <__libc_init_array+0x40>)
 8007364:	4d0a      	ldr	r5, [pc, #40]	@ (8007390 <__libc_init_array+0x44>)
 8007366:	1b64      	subs	r4, r4, r5
 8007368:	10a4      	asrs	r4, r4, #2
 800736a:	42a6      	cmp	r6, r4
 800736c:	d105      	bne.n	800737a <__libc_init_array+0x2e>
 800736e:	bd70      	pop	{r4, r5, r6, pc}
 8007370:	00b3      	lsls	r3, r6, #2
 8007372:	58eb      	ldr	r3, [r5, r3]
 8007374:	4798      	blx	r3
 8007376:	3601      	adds	r6, #1
 8007378:	e7ee      	b.n	8007358 <__libc_init_array+0xc>
 800737a:	00b3      	lsls	r3, r6, #2
 800737c:	58eb      	ldr	r3, [r5, r3]
 800737e:	4798      	blx	r3
 8007380:	3601      	adds	r6, #1
 8007382:	e7f2      	b.n	800736a <__libc_init_array+0x1e>
 8007384:	08007420 	.word	0x08007420
 8007388:	08007420 	.word	0x08007420
 800738c:	08007424 	.word	0x08007424
 8007390:	08007420 	.word	0x08007420

08007394 <_init>:
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	46c0      	nop			@ (mov r8, r8)
 8007398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800739a:	bc08      	pop	{r3}
 800739c:	469e      	mov	lr, r3
 800739e:	4770      	bx	lr

080073a0 <_fini>:
 80073a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a2:	46c0      	nop			@ (mov r8, r8)
 80073a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073a6:	bc08      	pop	{r3}
 80073a8:	469e      	mov	lr, r3
 80073aa:	4770      	bx	lr
