Drill report for /home/ab/src/proto/captouch/cypress-2/cy8cmbr3002.kicad_pcb
Created on Wed 26 Oct 2016 09:28:00 AM PDT

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'cy8cmbr3002.drl' contains
    plated through holes:
    =============================================================
    T1  1.02mm  0.040"  (6 holes)

    Total plated holes count 6


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
