#######################################################
#                                                     
#  Innovus Command Logging File                     
#  Created on Sat Aug 29 08:50:43 2026                
#                                                     
#######################################################

#@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
#@(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
#@(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
#@(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
#@(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
#@(#)CDS: CPE v21.15-s076
#@(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)

set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
suppressMessage ENCEXT-2799
getVersion
win
save_global Default.globals
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
save_global Default.globals
set init_gnd_net VSS
set init_lef_file {../../jakir/45nm_Library/lef/gsclib045_tech.lef ../../jakir/45nm_Library/lef/gsclib045_macro.lef ../../jakir/45nm_Library/lef/giolib045.lef ../../jakir/45nm_Library/lef/pdkIO.lef}
set init_verilog soccon_netlist_dft.v
set init_mmmc_file Default.view
set init_io_file soccon.io
set init_pwr_net VDD
init_design
getIoFlowFlag
setIoFlowFlag 0
floorPlan -site CoreSite -r 1 0.7 7 7 7 7
uiSetTool select
getIoFlowFlag
fit
clearGlobalNets
globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
set sprCreateIeRingOffset 1.0
set sprCreateIeRingThreshold 1.0
set sprCreateIeRingJogDistance 1.0
set sprCreateIeRingLayers {}
set sprCreateIeStripeWidth 10.0
set sprCreateIeStripeThreshold 1.0
setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
setSrouteMode -viaConnectToShape { noshape }
sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
setEndCapMode -reset
setEndCapMode -boundary_tap false
setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
setNanoRouteMode -quiet -timingEngine {}
setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
setPlaceMode -reset
setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
setPlaceMode -fp false
place_design
setPlaceMode -fp false
place_design
