// Seed: 4145110284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_13 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout tri0 id_2;
  input logic [7:0] id_1;
  bit id_5;
  ;
  assign id_2 = -1;
  initial begin : LABEL_0
    id_5 <= 1;
    id_5 = id_1[1];
    force id_5 = id_5;
  end
  logic id_6;
  assign id_2 = 1;
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_2,
      id_2,
      id_2,
      id_6,
      id_6,
      id_2,
      id_2,
      id_7
  );
endmodule
