

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling37a864cc57c49496d1cde39ab4709afe  /home/pars/Documents/sim_4/bc_linear_base
Extracting PTX file and ptxas options    1: bc_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_4/bc_linear_base
self exe links to: /home/pars/Documents/sim_4/bc_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_4/bc_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_4/bc_linear_base "
self exe links to: /home/pars/Documents/sim_4/bc_linear_base
Extracting specific PTX file named bc_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55cb4ab38376, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x15d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x15d to 0x15e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE" from 0x15e to 0x15f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE" from 0x15f to 0x160 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E" from 0x160 to 0x161 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E" from 0x161 to 0x162 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E" from 0x162 to 0x163 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E" from 0x163 to 0x164 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E" from 0x164 to 0x165 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E" from 0x165 to 0x166 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E" from 0x166 to 0x167 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E" from 0x167 to 0x168 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E" from 0x168 to 0x169 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E" from 0x169 to 0x16a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE" from 0x16a to 0x16b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE" from 0x16b to 0x16c (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6insert9Worklist2iPiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13push_frontier9Worklist2Pii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 93 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' : regs=27, lmem=0, smem=0, cmem=424
GPGPU-Sim PTX: Kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' : regs=32, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z13push_frontier9Worklist2Pii' : regs=8, lmem=0, smem=0, cmem=396
GPGPU-Sim PTX: Kernel '_Z6insert9Worklist2iPiS0_' : regs=15, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z10initializeiPi' : regs=8, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x55cb4ab3885f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x55cb4ab38823, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x55cb4ab387f6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55cb4ab387c8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x55cb4ab387a2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55cb4ab3874e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55cb4ab3870c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55cb4ab386de, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x55cb4ab386b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55cb4ab38666, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55cb4ab38625, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ : hostFun 0x0x55cb4ab3453a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ : hostFun 0x0x55cb4ab342d6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x55cb4ab340b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13push_frontier9Worklist2Pii : hostFun 0x0x55cb4ab33f36, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6insert9Worklist2iPiS0_ : hostFun 0x0x55cb4ab33da4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiPi : hostFun 0x0x55cb4ab33c0a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e74f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e755; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e8dc; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e756; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e757; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e758; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e759; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75b; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75c; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75d; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75e; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e75f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e754; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55cb4ab4e96a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/econ-psmigr2.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 3140 |E| 540022
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiPi'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (bc_linear_base.1.sm_75.ptx:60) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x068 (bc_linear_base.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiPi'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiPi' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 5374
gpu_sim_insn = 42512
gpu_ipc =       7.9107
gpu_tot_sim_cycle = 5374
gpu_tot_sim_insn = 42512
gpu_tot_ipc =       7.9107
gpu_tot_issued_cta = 13
gpu_occupancy = 22.6252% 
gpu_tot_occupancy = 22.6252% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0731
partiton_level_parallism_total  =       0.0731
partiton_level_parallism_util =       4.8519
partiton_level_parallism_util_total  =       4.8519
L2_BW  =       3.1943 GB/Sec
L2_BW_total  =       3.1943 GB/Sec
gpu_total_sim_rate=6073

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 393
	L1D_total_cache_misses = 393
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 216
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 45792
gpgpu_n_tot_w_icount = 1431
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3140
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156	W0_Idle:16012	W0_Scoreboard:1349	W1:0	W2:0	W3:0	W4:5	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1426
single_issue_nums: WS0:359	WS1:359	WS2:359	WS3:354	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15720 {40:393,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144 {8:393,}
maxmflatency = 307 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	91 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	120 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	365 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0       264       275         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       286       299         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       307       307         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       303       249         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       282       295         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       303       303         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       303       249         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       282       295         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       303       303         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       307       251         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13779 n_nop=13779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13779i bk1: 0a 13779i bk2: 0a 13779i bk3: 0a 13779i bk4: 0a 13779i bk5: 0a 13779i bk6: 0a 13779i bk7: 0a 13779i bk8: 0a 13779i bk9: 0a 13779i bk10: 0a 13779i bk11: 0a 13779i bk12: 0a 13779i bk13: 0a 13779i bk14: 0a 13779i bk15: 0a 13779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13779 
n_nop = 13779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 393
L2_total_cache_misses = 393
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=393
icnt_total_pkts_simt_to_mem=393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 393
Req_Network_cycles = 5374
Req_Network_injected_packets_per_cycle =       0.0731 
Req_Network_conflicts_per_cycle =       0.1165
Req_Network_conflicts_per_cycle_util =       7.7284
Req_Bank_Level_Parallism =       4.8519
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0739
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 393
Reply_Network_cycles = 5374
Reply_Network_injected_packets_per_cycle =        0.0731
Reply_Network_conflicts_per_cycle =        0.0052
Reply_Network_conflicts_per_cycle_util =       0.3373
Reply_Bank_Level_Parallism =       4.7349
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0024
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 6073 (inst/sec)
gpgpu_simulation_rate = 767 (cycle/sec)
gpgpu_silicon_slowdown = 1779661x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (13 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9b4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33da4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z6insert9Worklist2iPiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (bc_linear_base.1.sm_75.ptx:97) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (bc_linear_base.1.sm_75.ptx:123) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_linear_base.1.sm_75.ptx:104) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (bc_linear_base.1.sm_75.ptx:112) cvta.to.global.u64 %rd16, %rd10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6insert9Worklist2iPiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'.
GPGPU-Sim PTX: pushing kernel '_Z6insert9Worklist2iPiS0_' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6insert9Worklist2iPiS0_'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: reconvergence points for _Z13push_frontier9Worklist2Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (bc_linear_base.1.sm_75.ptx:150) @%p3 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (bc_linear_base.1.sm_75.ptx:168) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13push_frontier9Worklist2Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'.
kernel_name = _Z6insert9Worklist2iPiS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5776
gpu_sim_insn = 31
gpu_ipc =       0.0054
gpu_tot_sim_cycle = 11150
gpu_tot_sim_insn = 42543
gpu_tot_ipc =       3.8155
gpu_tot_issued_cta = 14
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 19.8800% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0009
partiton_level_parallism_total  =       0.0357
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6279
L2_BW  =       0.0378 GB/Sec
L2_BW_total  =       1.5592 GB/Sec
gpu_total_sim_rate=2658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 397
	L1D_total_cache_misses = 397
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 216
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 396

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 46848
gpgpu_n_tot_w_icount = 1464
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 396
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 3143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6662
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156	W0_Idle:18777	W0_Scoreboard:1651	W1:33	W2:0	W3:0	W4:5	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1426
single_issue_nums: WS0:392	WS1:359	WS2:359	WS3:354	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15840 {40:396,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3168 {8:396,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 307 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 275 
avg_icnt2mem_latency = 77 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	124 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	370 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0       264       275         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       286       299         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       307       307         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       303       249         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       282       295       233         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       303       303       200         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       303       249         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       233         0       282       295         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       303       303         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       307       251         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28589 n_nop=28589 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28589i bk1: 0a 28589i bk2: 0a 28589i bk3: 0a 28589i bk4: 0a 28589i bk5: 0a 28589i bk6: 0a 28589i bk7: 0a 28589i bk8: 0a 28589i bk9: 0a 28589i bk10: 0a 28589i bk11: 0a 28589i bk12: 0a 28589i bk13: 0a 28589i bk14: 0a 28589i bk15: 0a 28589i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28589 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28589 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28589 
n_nop = 28589 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 398
L2_total_cache_misses = 395
L2_total_cache_miss_rate = 0.9925
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 396
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=398
icnt_total_pkts_simt_to_mem=398
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 398
Req_Network_cycles = 11150
Req_Network_injected_packets_per_cycle =       0.0357 
Req_Network_conflicts_per_cycle =       0.0561
Req_Network_conflicts_per_cycle_util =       7.2791
Req_Bank_Level_Parallism =       4.6279
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0356
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 398
Reply_Network_cycles = 11150
Reply_Network_injected_packets_per_cycle =        0.0357
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.3182
Reply_Bank_Level_Parallism =       4.5227
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 2658 (inst/sec)
gpgpu_simulation_rate = 696 (cycle/sec)
gpgpu_silicon_slowdown = 1961206x

GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5914
gpu_sim_insn = 3848
gpu_ipc =       0.6507
gpu_tot_sim_cycle = 17064
gpu_tot_sim_insn = 46391
gpu_tot_ipc =       2.7186
gpu_tot_issued_cta = 15
gpu_occupancy = 10.3790% 
gpu_tot_occupancy = 18.5282% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0235
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.5056
L2_BW  =       0.0222 GB/Sec
L2_BW_total  =       1.0265 GB/Sec
gpu_total_sim_rate=2209

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 407
	L1D_total_cache_misses = 400
	L1D_total_cache_miss_rate = 0.9828
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 216
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 397

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 51008
gpgpu_n_tot_w_icount = 1594
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 397
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259
gpgpu_n_store_insn = 3144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7686
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:20866	W0_Scoreboard:3000	W1:43	W2:0	W3:0	W4:5	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1546
single_issue_nums: WS0:432	WS1:389	WS2:389	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15880 {40:397,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3176 {8:397,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 351 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 274 
avg_icnt2mem_latency = 76 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	98 	303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	127 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	373 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none        5312    none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0       264       275         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       286       299         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       307       307         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       351       249         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       282       295       233         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       303       303       233         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       303       249         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       260       271         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       233         0       282       295         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       303       303         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       307       251         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43751 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.142e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 43752i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43754i bk6: 0a 43754i bk7: 0a 43754i bk8: 0a 43754i bk9: 0a 43754i bk10: 1a 43729i bk11: 0a 43752i bk12: 0a 43752i bk13: 0a 43752i bk14: 0a 43752i bk15: 0a 43752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 43753 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 43725 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43751 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43753 n_nop=43753 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43753i bk1: 0a 43753i bk2: 0a 43753i bk3: 0a 43753i bk4: 0a 43753i bk5: 0a 43753i bk6: 0a 43753i bk7: 0a 43753i bk8: 0a 43753i bk9: 0a 43753i bk10: 0a 43753i bk11: 0a 43753i bk12: 0a 43753i bk13: 0a 43753i bk14: 0a 43753i bk15: 0a 43753i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43753 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43753 
n_nop = 43753 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 17, Miss = 16, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 401
L2_total_cache_misses = 397
L2_total_cache_miss_rate = 0.9900
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 397
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=401
icnt_total_pkts_simt_to_mem=401
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 401
Req_Network_cycles = 17064
Req_Network_injected_packets_per_cycle =       0.0235 
Req_Network_conflicts_per_cycle =       0.0367
Req_Network_conflicts_per_cycle_util =       7.0337
Req_Bank_Level_Parallism =       4.5056
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0233
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 401
Reply_Network_cycles = 17064
Reply_Network_injected_packets_per_cycle =        0.0235
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.3077
Reply_Bank_Level_Parallism =       4.4066
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 2209 (inst/sec)
gpgpu_simulation_rate = 812 (cycle/sec)
gpgpu_silicon_slowdown = 1681034x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f960..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f95c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fbe0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab342d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (bc_linear_base.1.sm_75.ptx:245) @%p3 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e8 (bc_linear_base.1.sm_75.ptx:262) @%p5 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (bc_linear_base.1.sm_75.ptx:270) @%p6 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x468 (bc_linear_base.1.sm_75.ptx:283) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x488 (bc_linear_base.1.sm_75.ptx:288) @%p8 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (bc_linear_base.1.sm_75.ptx:293) @%p9 bra $L__BB4_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (bc_linear_base.1.sm_75.ptx:300) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d0 (bc_linear_base.1.sm_75.ptx:301) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x558 (bc_linear_base.1.sm_75.ptx:337) @%p11 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (bc_linear_base.1.sm_75.ptx:344) add.s32 %r76, %r76, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x598 (bc_linear_base.1.sm_75.ptx:348) @%p12 bra $L__BB4_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5b8 (bc_linear_base.1.sm_75.ptx:354) @%p13 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5f8 (bc_linear_base.1.sm_75.ptx:365) @%p14 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x618 (bc_linear_base.1.sm_75.ptx:370) @%p15 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x638 (bc_linear_base.1.sm_75.ptx:375) @%p16 bra $L__BB4_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (bc_linear_base.1.sm_75.ptx:382) setp.lt.s32 %p17, %r17, %r18;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x660 (bc_linear_base.1.sm_75.ptx:383) @%p17 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6e8 (bc_linear_base.1.sm_75.ptx:419) @%p18 bra $L__BB4_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (bc_linear_base.1.sm_75.ptx:426) ld.global.u32 %r19, [%rd101+4];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x730 (bc_linear_base.1.sm_75.ptx:431) @%p19 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x750 (bc_linear_base.1.sm_75.ptx:436) @%p20 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x770 (bc_linear_base.1.sm_75.ptx:441) @%p21 bra $L__BB4_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x790 (bc_linear_base.1.sm_75.ptx:448) setp.lt.s32 %p22, %r20, %r21;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x798 (bc_linear_base.1.sm_75.ptx:449) @%p22 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x820 (bc_linear_base.1.sm_75.ptx:485) @%p23 bra $L__BB4_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x840 (bc_linear_base.1.sm_75.ptx:492) ld.global.u32 %r22, [%rd101+8];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x868 (bc_linear_base.1.sm_75.ptx:497) @%p24 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x888 (bc_linear_base.1.sm_75.ptx:502) @%p25 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a8 (bc_linear_base.1.sm_75.ptx:507) @%p26 bra $L__BB4_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (bc_linear_base.1.sm_75.ptx:514) setp.lt.s32 %p27, %r23, %r24;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8d0 (bc_linear_base.1.sm_75.ptx:515) @%p27 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x958 (bc_linear_base.1.sm_75.ptx:551) @%p28 bra $L__BB4_41;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (bc_linear_base.1.sm_75.ptx:558) ld.global.u32 %r25, [%rd101+12];

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x9a0 (bc_linear_base.1.sm_75.ptx:563) @%p29 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9c0 (bc_linear_base.1.sm_75.ptx:568) @%p30 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9e0 (bc_linear_base.1.sm_75.ptx:573) @%p31 bra $L__BB4_45;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (bc_linear_base.1.sm_75.ptx:580) setp.lt.s32 %p32, %r26, %r27;

GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xa08 (bc_linear_base.1.sm_75.ptx:581) @%p32 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xa90 (bc_linear_base.1.sm_75.ptx:617) @%p33 bra $L__BB4_49;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab0 (bc_linear_base.1.sm_75.ptx:624) add.s32 %r76, %r76, 4;

GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xac8 (bc_linear_base.1.sm_75.ptx:627) @%p34 bra $L__BB4_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 138080
gpu_sim_insn = 9484
gpu_ipc =       0.0687
gpu_tot_sim_cycle = 155144
gpu_tot_sim_insn = 55875
gpu_tot_ipc =       0.3601
gpu_tot_issued_cta = 16
gpu_occupancy = 3.1816% 
gpu_tot_occupancy = 3.8868% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0041
partiton_level_parallism_total  =       0.0063
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.4742
L2_BW  =       0.1800 GB/Sec
L2_BW_total  =       0.2731 GB/Sec
gpu_total_sim_rate=349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1114
	L1D_total_cache_misses = 520
	L1D_total_cache_miss_rate = 0.4668
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 216
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 513

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 155232
gpgpu_n_tot_w_icount = 4851
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 457
gpgpu_n_mem_write_global = 513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1446
gpgpu_n_store_insn = 3260
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10246
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:402	W0_Idle:499497	W0_Scoreboard:53266	W1:3084	W2:0	W3:0	W4:5	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1762
single_issue_nums: WS0:3527	WS1:443	WS2:443	WS3:438	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 864 {8:108,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20520 {40:513,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 13960 {40:349,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4320 {40:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4104 {8:513,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 13960 {40:349,}
maxmflatency = 351 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 248 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	582 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	349 	0 	0 	0 	348 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	942 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552         0     71410         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  9.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 86/27 = 3.185185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         5         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         5         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         3         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         3         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         5         2         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4         3         2         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         1         1         2         0         0         0         0 
total dram reads = 86
min_bank_accesses = 0!
chip skew: 14/2 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none        1211      1428    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none        1332      3277    none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none        1868      1531    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none        1789       878    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none        2509      7720    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none        1839      9179    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none        2387      5479    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none        1682      2456    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none        1643      4955    none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         877       811      2627      3128    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         318    none        6778    none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none         318     11168      5129    none      none      none      none  
maximum mf latency per bank:
dram[0]:        233         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[3]:        233       233         0         0         0         0         0         0         0         0       351       318         0         0         0         0
dram[4]:        233       233         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       318       318       233         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       318       318       233         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       318       318       233       233         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       318       318       233       233         0         0
dram[9]:          0         0         0         0         0         0         0         0       351       318       318       318       233         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       318         0       318       303       200         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0       318       318       318         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397841 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001005
n_activity=332 dram_eff=0.1205
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 6a 397830i bk11: 4a 397828i bk12: 0a 397851i bk13: 0a 397851i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 397853 
util_bw = 40 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397765 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397841 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397844 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.038e-05
n_activity=266 dram_eff=0.1053
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 5a 397829i bk11: 2a 397828i bk12: 0a 397852i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 397853 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397777 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397844 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397840 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=354 dram_eff=0.1243
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 5a 397830i bk11: 6a 397828i bk12: 0a 397851i bk13: 0a 397851i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 397853 
util_bw = 44 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397761 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397840 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397837 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001408
n_activity=420 dram_eff=0.1333
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 5a 397829i bk11: 9a 397828i bk12: 0a 397851i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 397853 
util_bw = 56 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397749 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397837 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397847 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.022e-05
n_activity=200 dram_eff=0.08
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397853i bk6: 0a 397853i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397855i bk10: 3a 397830i bk11: 1a 397828i bk12: 0a 397851i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 397853 
util_bw = 16 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397789 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397847 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397846 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.027e-05
n_activity=222 dram_eff=0.09009
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 4a 397830i bk11: 1a 397828i bk12: 0a 397851i bk13: 0a 397851i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000050 
total_CMD = 397853 
util_bw = 20 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397785 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397846 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397847 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.022e-05
n_activity=200 dram_eff=0.08
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 3a 397830i bk11: 1a 397828i bk12: 0a 397851i bk13: 0a 397851i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 397853 
util_bw = 16 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397789 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397847 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397844 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.038e-05
n_activity=266 dram_eff=0.1053
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397854i bk10: 5a 397829i bk11: 2a 397828i bk12: 0a 397852i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 397853 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397777 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397844 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397846 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.027e-05
n_activity=222 dram_eff=0.09009
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397853i bk4: 0a 397853i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 0a 397855i bk10: 4a 397830i bk11: 1a 397828i bk12: 0a 397851i bk13: 0a 397851i bk14: 0a 397851i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000050 
total_CMD = 397853 
util_bw = 20 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397785 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397846 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397836 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001307
n_activity=510 dram_eff=0.102
bk0: 0a 397852i bk1: 0a 397854i bk2: 0a 397854i bk3: 0a 397854i bk4: 0a 397854i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397855i bk8: 4a 397831i bk9: 4a 397829i bk10: 3a 397828i bk11: 2a 397826i bk12: 0a 397849i bk13: 0a 397850i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 397853 
util_bw = 52 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 397705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397836 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397849 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.011e-05
n_activity=156 dram_eff=0.05128
bk0: 0a 397852i bk1: 0a 397854i bk2: 0a 397854i bk3: 0a 397854i bk4: 0a 397854i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 1a 397829i bk9: 0a 397852i bk10: 1a 397828i bk11: 0a 397851i bk12: 0a 397852i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 397853 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 397797 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397849 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000005 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=397853 n_nop=397846 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.022e-05
n_activity=256 dram_eff=0.0625
bk0: 0a 397852i bk1: 0a 397853i bk2: 0a 397853i bk3: 0a 397854i bk4: 0a 397854i bk5: 0a 397854i bk6: 0a 397854i bk7: 0a 397854i bk8: 0a 397854i bk9: 1a 397829i bk10: 1a 397828i bk11: 2a 397828i bk12: 0a 397852i bk13: 0a 397852i bk14: 0a 397852i bk15: 0a 397852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 397853 
util_bw = 16 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 397765 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397853 
n_nop = 397846 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 35, Miss = 21, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 22, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37, Miss = 22, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 35, Miss = 25, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 35, Miss = 19, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 35, Miss = 17, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 20, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 37, Miss = 17, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 19, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19, Miss = 17, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 63, Miss = 25, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 22, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 58, Miss = 24, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 47, Miss = 24, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 37, Miss = 22, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 142, Miss = 18, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 970
L2_total_cache_misses = 497
L2_total_cache_miss_rate = 0.5124
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 457
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 513
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=970
icnt_total_pkts_simt_to_mem=970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 970
Req_Network_cycles = 155144
Req_Network_injected_packets_per_cycle =       0.0063 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       0.9514
Req_Bank_Level_Parallism =       1.4742
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0026
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 970
Reply_Network_cycles = 155144
Reply_Network_injected_packets_per_cycle =        0.0063
Reply_Network_conflicts_per_cycle =        0.0002
Reply_Network_conflicts_per_cycle_util =       0.0424
Reply_Bank_Level_Parallism =       1.4697
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 349 (inst/sec)
gpgpu_simulation_rate = 969 (cycle/sec)
gpgpu_silicon_slowdown = 1408668x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5917
gpu_sim_insn = 4768
gpu_ipc =       0.8058
gpu_tot_sim_cycle = 161061
gpu_tot_sim_insn = 60643
gpu_tot_ipc =       0.3765
gpu_tot_issued_cta = 17
gpu_occupancy = 15.4508% 
gpu_tot_occupancy = 3.9622% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0057
partiton_level_parallism_total  =       0.0062
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.4509
L2_BW  =       0.2510 GB/Sec
L2_BW_total  =       0.2723 GB/Sec
gpu_total_sim_rate=367

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1155
	L1D_total_cache_misses = 551
	L1D_total_cache_miss_rate = 0.4771
	L1D_total_cache_pending_hits = 22
	L1D_total_cache_reservation_fails = 216
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 531

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 17, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 160352
gpgpu_n_tot_w_icount = 5011
gpgpu_n_stall_shd_mem = 3
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 473
gpgpu_n_mem_write_global = 531
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1818
gpgpu_n_store_insn = 3376
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11270
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486	W0_Idle:500814	W0_Scoreboard:55369	W1:3084	W2:0	W3:0	W4:5	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:10	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1912
single_issue_nums: WS0:3567	WS1:483	WS2:483	WS3:478	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 992 {8:124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21240 {40:531,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 13960 {40:349,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4960 {40:124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4248 {8:531,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 13960 {40:349,}
maxmflatency = 359 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 5 
averagemflatency = 248 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	615 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	349 	0 	0 	0 	382 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	976 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	134 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552         0     71410         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  9.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  1.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 87/28 = 3.107143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         5         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         5         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         3         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         3         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         5         2         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         4         1         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4         3         2         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         1         1         2         0         0         0         0 
total dram reads = 87
min_bank_accesses = 0!
chip skew: 14/2 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none        1211      1428    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none        1521      3864    none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none        2104      1687    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none        1789       878    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none        2509      7720    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none        1839      9179    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none        2387      5479    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none        1682      2456    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none        1643      4955    none        5498    none      none  
dram[9]:     none      none      none      none      none      none      none      none         877       811      2627      3128    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         318    none        6778    none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none         318     11168      5129    none      none      none      none  
maximum mf latency per bank:
dram[0]:        233         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[3]:        233       233         0         0         0         0         0         0         0         0       351       318         0         0         0         0
dram[4]:        233       233         0         0         0         0         0         0         0         0       318       318         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       318       318       233         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       318       318       233         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       318       318       238       236         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       318       318       239       359         0         0
dram[9]:          0         0         0         0         0         0         0         0       351       318       318       318       233         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       318         0       318       303       233         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0       318       318       318         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413013 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.685e-05
n_activity=332 dram_eff=0.1205
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 6a 413002i bk11: 4a 413000i bk12: 0a 413023i bk13: 0a 413023i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 413025 
util_bw = 40 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412937 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413013 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413016 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.779e-05
n_activity=266 dram_eff=0.1053
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 5a 413001i bk11: 2a 413000i bk12: 0a 413024i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 413025 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412949 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413016 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413012 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001065
n_activity=354 dram_eff=0.1243
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 5a 413002i bk11: 6a 413000i bk12: 0a 413023i bk13: 0a 413023i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000107 
total_CMD = 413025 
util_bw = 44 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412933 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413012 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413009 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001356
n_activity=420 dram_eff=0.1333
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 5a 413001i bk11: 9a 413000i bk12: 0a 413023i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413025 
util_bw = 56 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412921 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413009 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413019 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.874e-05
n_activity=200 dram_eff=0.08
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413025i bk6: 0a 413025i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413027i bk10: 3a 413002i bk11: 1a 413000i bk12: 0a 413023i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 413025 
util_bw = 16 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412961 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413019 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413018 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.842e-05
n_activity=222 dram_eff=0.09009
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 4a 413002i bk11: 1a 413000i bk12: 0a 413023i bk13: 0a 413023i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 413025 
util_bw = 20 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412957 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413018 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413019 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.874e-05
n_activity=200 dram_eff=0.08
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 3a 413002i bk11: 1a 413000i bk12: 0a 413023i bk13: 0a 413023i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 413025 
util_bw = 16 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412961 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413019 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413016 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.779e-05
n_activity=266 dram_eff=0.1053
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413026i bk10: 5a 413001i bk11: 2a 413000i bk12: 0a 413024i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 413025 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412949 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413016 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000017 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413016 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.811e-05
n_activity=300 dram_eff=0.08
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413025i bk4: 0a 413025i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 0a 413027i bk10: 4a 413002i bk11: 1a 413000i bk12: 0a 413023i bk13: 1a 412999i bk14: 0a 413022i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 413025 
util_bw = 24 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 412929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413016 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413008 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001259
n_activity=510 dram_eff=0.102
bk0: 0a 413024i bk1: 0a 413026i bk2: 0a 413026i bk3: 0a 413026i bk4: 0a 413026i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413027i bk8: 4a 413003i bk9: 4a 413001i bk10: 3a 413000i bk11: 2a 412998i bk12: 0a 413021i bk13: 0a 413022i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 413025 
util_bw = 52 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 412877 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413008 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413021 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.937e-05
n_activity=156 dram_eff=0.05128
bk0: 0a 413024i bk1: 0a 413026i bk2: 0a 413026i bk3: 0a 413026i bk4: 0a 413026i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 1a 413001i bk9: 0a 413024i bk10: 1a 413000i bk11: 0a 413023i bk12: 0a 413024i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000019 
total_CMD = 413025 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 412969 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413021 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000005 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=413025 n_nop=413018 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.874e-05
n_activity=256 dram_eff=0.0625
bk0: 0a 413024i bk1: 0a 413025i bk2: 0a 413025i bk3: 0a 413026i bk4: 0a 413026i bk5: 0a 413026i bk6: 0a 413026i bk7: 0a 413026i bk8: 0a 413026i bk9: 1a 413001i bk10: 1a 413000i bk11: 2a 413000i bk12: 0a 413024i bk13: 0a 413024i bk14: 0a 413024i bk15: 0a 413024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 413025 
util_bw = 16 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 412937 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413025 
n_nop = 413018 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 29, Miss = 22, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 25, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 38, Miss = 25, Miss_rate = 0.658, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37, Miss = 22, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 35, Miss = 25, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 35, Miss = 19, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 35, Miss = 17, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 20, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 37, Miss = 17, Miss_rate = 0.459, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 19, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19, Miss = 17, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 67, Miss = 25, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 22, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 62, Miss = 24, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 47, Miss = 24, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 37, Miss = 22, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 143, Miss = 18, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18, Miss = 16, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1004
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.5100
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 531
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1004
icnt_total_pkts_simt_to_mem=1004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1004
Req_Network_cycles = 161061
Req_Network_injected_packets_per_cycle =       0.0062 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       0.9046
Req_Bank_Level_Parallism =       1.4509
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0025
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 1004
Reply_Network_cycles = 161061
Reply_Network_injected_packets_per_cycle =        0.0062
Reply_Network_conflicts_per_cycle =        0.0002
Reply_Network_conflicts_per_cycle_util =       0.0403
Reply_Bank_Level_Parallism =       1.4467
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 367 (inst/sec)
gpgpu_simulation_rate = 976 (cycle/sec)
gpgpu_silicon_slowdown = 1398565x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f960..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f95c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fbe0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab342d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 6: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 1253061
gpu_sim_insn = 736240
gpu_ipc =       0.5876
gpu_tot_sim_cycle = 1414122
gpu_tot_sim_insn = 796883
gpu_tot_ipc =       0.5635
gpu_tot_issued_cta = 18
gpu_occupancy = 10.8273% 
gpu_tot_occupancy = 10.1331% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0522
partiton_level_parallism_total  =       0.0470
partiton_level_parallism_util =       1.0056
partiton_level_parallism_util_total  =       1.0103
L2_BW  =       2.2803 GB/Sec
L2_BW_total  =       2.0516 GB/Sec
gpu_total_sim_rate=594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 219204
	L1D_total_cache_misses = 9038
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 125
	L1D_total_cache_reservation_fails = 347
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 125
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2239

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 131
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 18, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 3689152
gpgpu_n_tot_w_icount = 115286
gpgpu_n_stall_shd_mem = 122414
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64180
gpgpu_n_mem_write_global = 2239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 293472
gpgpu_n_store_insn = 6322
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13830
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 69510
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:648	W0_Idle:3278752	W0_Scoreboard:2159234	W1:43074	W2:13461	W3:5239	W4:4983	W5:4359	W6:3301	W7:1499	W8:4560	W9:854	W10:1946	W11:3107	W12:1883	W13:2116	W14:2203	W15:3906	W16:1088	W17:1681	W18:602	W19:797	W20:2249	W21:356	W22:390	W23:657	W24:761	W25:1166	W26:490	W27:1064	W28:1356	W29:303	W30:1266	W31:326	W32:4243
single_issue_nums: WS0:37849	WS1:31685	WS2:24783	WS3:20969	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65936 {8:8242,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 89560 {40:2239,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2237520 {40:55938,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 329680 {40:8242,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17912 {8:2239,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2237520 {40:55938,}
maxmflatency = 359 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 18 
averagemflatency = 206 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65676 	743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55907 	31 	0 	0 	10174 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	65431 	914 	73 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1383 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 396/31 = 12.774194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4        12        12         0         0         0         0 
total dram reads = 396
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none       27669     38986    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none       24597     34237    none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none       37270     35201    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       31073     32440    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none       27585     27568    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none       32266     28337    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none       26190     29849    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none       32102     31361    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       32457     33128    none       16003    none      none  
dram[9]:     none      none      none      none      none      none      none      none       17165     23281     29689     25086    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       21062     31759     14713     18686    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       21644     30691     22746     20926    none      none      none      none  
maximum mf latency per bank:
dram[0]:        280       274       247       256       239       235       234       236       238       246       342       318       235       235       240       237
dram[1]:        287       287       245       250       234       266       235       242       234       236       318       318       234       236       233       233
dram[2]:        249       245       240       235       235       234       236       234       234       239       318       318       234       234       238       233
dram[3]:        263       237       235       234       236       234       266       243       245       234       351       318       244       241       235       234
dram[4]:        258       253       240       234       245       237       235       234       234       237       318       318       243       234       238       235
dram[5]:        262       274       247       247       238       236       237       247       234       234       318       318       234       241       235       239
dram[6]:        274       285       233       250       235       235       235       246       234       236       318       318       234       240       235       235
dram[7]:        254       247       234       233       239       237       237       235       234       234       318       318       241       240       238       234
dram[8]:        263       247       247       247       237       236       234       240       244       234       318       318       240       359       234       239
dram[9]:        249       286       233       250       238       239       238       234       351       318       318       318       241       235       238       235
dram[10]:        280       262       254       244       235       233       234       234       318       318       318       318       235       237       237       236
dram[11]:        287       287       242       234       234       243       234       237       318       318       318       318       236       235       234       234

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626424 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.64e-05
n_activity=822 dram_eff=0.1606
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 17a 3626436i bk11: 16a 3626433i bk12: 0a 3626457i bk13: 0a 3626457i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3626459 
util_bw = 132 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 3626278 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626424 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=798 dram_eff=0.1604
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 16a 3626433i bk11: 16a 3626434i bk12: 0a 3626458i bk13: 0a 3626458i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 16a 3626436i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 0a 3626457i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626424 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.64e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 17a 3626435i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 0a 3626458i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3626459 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626279 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626424 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=801 dram_eff=0.1598
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626459i bk6: 0a 3626459i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626461i bk10: 16a 3626436i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 0a 3626458i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=799 dram_eff=0.1602
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 16a 3626436i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 0a 3626457i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 16a 3626436i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 0a 3626457i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626425 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626460i bk10: 16a 3626435i bk11: 16a 3626434i bk12: 0a 3626458i bk13: 0a 3626458i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3626283 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626425 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626423 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.64e-05
n_activity=894 dram_eff=0.1477
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626459i bk4: 0a 3626459i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626460i bk8: 0a 3626460i bk9: 0a 3626461i bk10: 16a 3626436i bk11: 16a 3626434i bk12: 0a 3626457i bk13: 1a 3626433i bk14: 0a 3626456i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3626459 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 3626255 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626423 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626415 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.412e-05
n_activity=1067 dram_eff=0.15
bk0: 0a 3626458i bk1: 0a 3626460i bk2: 0a 3626460i bk3: 0a 3626460i bk4: 0a 3626460i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626461i bk8: 4a 3626437i bk9: 4a 3626435i bk10: 16a 3626432i bk11: 16a 3626432i bk12: 0a 3626455i bk13: 0a 3626456i bk14: 0a 3626458i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 3626459 
util_bw = 160 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3626203 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626415 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626422 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.64e-05
n_activity=943 dram_eff=0.14
bk0: 0a 3626457i bk1: 0a 3626460i bk2: 0a 3626460i bk3: 0a 3626460i bk4: 0a 3626460i bk5: 0a 3626460i bk6: 0a 3626460i bk7: 0a 3626462i bk8: 4a 3626437i bk9: 4a 3626435i bk10: 13a 3626434i bk11: 12a 3626432i bk12: 0a 3626456i bk13: 0a 3626457i bk14: 0a 3626457i bk15: 0a 3626457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3626459 
util_bw = 132 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3626231 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626422 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3626459 n_nop=3626423 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.53e-05
n_activity=882 dram_eff=0.1451
bk0: 0a 3626458i bk1: 0a 3626459i bk2: 0a 3626459i bk3: 0a 3626461i bk4: 0a 3626461i bk5: 0a 3626461i bk6: 0a 3626461i bk7: 0a 3626461i bk8: 4a 3626434i bk9: 4a 3626434i bk10: 12a 3626432i bk11: 12a 3626433i bk12: 0a 3626457i bk13: 0a 3626457i bk14: 0a 3626457i bk15: 0a 3626458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3626459 
util_bw = 128 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3626235 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3626459 
n_nop = 3626423 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2629, Miss = 50, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3395, Miss = 48, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2216, Miss = 49, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2975, Miss = 48, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3210, Miss = 48, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3044, Miss = 47, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2888, Miss = 49, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2858, Miss = 48, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2482, Miss = 48, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 48, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2855, Miss = 48, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2539, Miss = 48, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5320, Miss = 48, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2661, Miss = 48, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2884, Miss = 52, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2806, Miss = 52, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2909, Miss = 52, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2953, Miss = 52, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2943, Miss = 53, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2682, Miss = 52, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1692, Miss = 49, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1955, Miss = 48, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 1984, Miss = 52, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2052, Miss = 52, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 66419
L2_total_cache_misses = 1189
L2_total_cache_miss_rate = 0.0179
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2239
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=66419
icnt_total_pkts_simt_to_mem=66419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 66419
Req_Network_cycles = 1414122
Req_Network_injected_packets_per_cycle =       0.0470 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0095
Req_Bank_Level_Parallism =       1.0103
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 66419
Reply_Network_cycles = 1414122
Reply_Network_injected_packets_per_cycle =        0.0470
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.0437
Reply_Bank_Level_Parallism =       1.0047
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0016
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 21 sec (1341 sec)
gpgpu_simulation_rate = 594 (inst/sec)
gpgpu_simulation_rate = 1054 (cycle/sec)
gpgpu_silicon_slowdown = 1295066x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (12,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5934
gpu_sim_insn = 69648
gpu_ipc =      11.7371
gpu_tot_sim_cycle = 1420056
gpu_tot_sim_insn = 866531
gpu_tot_ipc =       0.6102
gpu_tot_issued_cta = 30
gpu_occupancy = 23.6938% 
gpu_tot_occupancy = 10.2329% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1419
partiton_level_parallism_total  =       0.0474
partiton_level_parallism_util =       6.0143
partiton_level_parallism_util_total  =       1.0209
L2_BW  =       6.1979 GB/Sec
L2_BW_total  =       2.0689 GB/Sec
gpu_total_sim_rate=643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[19]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[21]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[22]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[23]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[24]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[25]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[26]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 220130
	L1D_total_cache_misses = 9799
	L1D_total_cache_miss_rate = 0.0445
	L1D_total_cache_pending_hits = 209
	L1D_total_cache_reservation_fails = 512
	L1D_cache_data_port_util = 0.150
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 209
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 217430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2700

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 296
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14, 14, 14, 14, 14, 14, 14, 14, 
gpgpu_n_tot_thrd_icount = 3764992
gpgpu_n_tot_w_icount = 117656
gpgpu_n_stall_shd_mem = 122506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64561
gpgpu_n_mem_write_global = 2700
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 299490
gpgpu_n_store_insn = 9268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26118
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 69510
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52996
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656	W0_Idle:3291881	W0_Scoreboard:2183955	W1:43074	W2:13471	W3:5239	W4:4983	W5:4359	W6:3301	W7:1499	W8:4560	W9:854	W10:1946	W11:3107	W12:1883	W13:2116	W14:2203	W15:3906	W16:1088	W17:1681	W18:602	W19:797	W20:2249	W21:356	W22:390	W23:657	W24:761	W25:1166	W26:490	W27:1064	W28:1356	W29:303	W30:1266	W31:326	W32:6603
single_issue_nums: WS0:38449	WS1:32275	WS2:25373	WS3:21559	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68984 {8:8623,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 108000 {40:2700,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2237520 {40:55938,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 344920 {40:8623,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21600 {8:2700,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2237520 {40:55938,}
maxmflatency = 362 
max_icnt2mem_latency = 109 
maxmrqlatency = 0 
max_icnt2sh_latency = 18 
averagemflatency = 206 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66416 	845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55907 	31 	0 	0 	11007 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	66069 	1106 	85 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1384 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 397/32 = 12.406250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4        12        12         0         0         0         0 
total dram reads = 397
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none       28121     39456    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none       25016     34648      4561    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none       37684     35659    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       31607     32974    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none       28127     28119    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none       32833     28890    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none       26749     30415    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none       32666     31895    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       32998     33677    none       16003    none      none  
dram[9]:     none      none      none      none      none      none      none      none       17165     23281     30254     25640    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       21062     31759     15397     19431    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       21644     30691     23484     21636    none      none      none      none  
maximum mf latency per bank:
dram[0]:        280       274       247       256       239       235       234       236       238       246       342       318       245       250       240       237
dram[1]:        287       287       245       250       234       266       235       242       234       236       318       318       362       236       233       233
dram[2]:        249       245       240       235       235       234       236       234       234       239       318       318       234       234       238       233
dram[3]:        263       237       235       234       236       234       266       243       245       234       351       318       244       241       235       234
dram[4]:        258       253       240       234       245       237       235       234       234       237       318       318       243       234       238       235
dram[5]:        262       274       247       247       238       236       237       247       234       234       318       318       234       241       235       239
dram[6]:        274       285       233       250       235       235       235       246       234       236       318       318       244       240       235       235
dram[7]:        254       247       234       233       239       237       237       235       234       234       318       318       241       240       238       234
dram[8]:        263       247       247       247       237       236       234       240       244       234       318       318       240       359       234       239
dram[9]:        249       286       233       250       238       239       238       234       351       318       318       318       241       235       238       235
dram[10]:        280       262       254       244       235       233       234       234       318       318       318       318       235       237       237       236
dram[11]:        287       287       242       234       234       243       234       237       318       318       318       318       236       235       234       234

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641639 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.625e-05
n_activity=822 dram_eff=0.1606
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 17a 3641651i bk11: 16a 3641648i bk12: 0a 3641672i bk13: 0a 3641672i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3641674 
util_bw = 132 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 3641493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641639 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641638 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.625e-05
n_activity=876 dram_eff=0.1507
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 16a 3641648i bk11: 16a 3641650i bk12: 1a 3641649i bk13: 0a 3641672i bk14: 0a 3641672i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3641674 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 3641470 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641638 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641640 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 16a 3641651i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 0a 3641672i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641640 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641639 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.625e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 17a 3641650i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 0a 3641673i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3641674 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641494 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641639 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641640 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=801 dram_eff=0.1598
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641674i bk6: 0a 3641674i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641676i bk10: 16a 3641651i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 0a 3641673i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641640 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641640 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=799 dram_eff=0.1602
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 16a 3641651i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 0a 3641672i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641640 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641640 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 16a 3641651i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 0a 3641672i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641640 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641640 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641675i bk10: 16a 3641650i bk11: 16a 3641649i bk12: 0a 3641673i bk13: 0a 3641673i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3641498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641640 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641638 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.625e-05
n_activity=894 dram_eff=0.1477
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641674i bk4: 0a 3641674i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641675i bk8: 0a 3641675i bk9: 0a 3641676i bk10: 16a 3641651i bk11: 16a 3641649i bk12: 0a 3641672i bk13: 1a 3641648i bk14: 0a 3641671i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3641674 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 3641470 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641638 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641630 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.394e-05
n_activity=1067 dram_eff=0.15
bk0: 0a 3641673i bk1: 0a 3641675i bk2: 0a 3641675i bk3: 0a 3641675i bk4: 0a 3641675i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641676i bk8: 4a 3641652i bk9: 4a 3641650i bk10: 16a 3641647i bk11: 16a 3641647i bk12: 0a 3641670i bk13: 0a 3641671i bk14: 0a 3641673i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 3641674 
util_bw = 160 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3641418 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641630 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641637 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.625e-05
n_activity=943 dram_eff=0.14
bk0: 0a 3641672i bk1: 0a 3641675i bk2: 0a 3641675i bk3: 0a 3641675i bk4: 0a 3641675i bk5: 0a 3641675i bk6: 0a 3641675i bk7: 0a 3641677i bk8: 4a 3641652i bk9: 4a 3641650i bk10: 13a 3641649i bk11: 12a 3641647i bk12: 0a 3641671i bk13: 0a 3641672i bk14: 0a 3641672i bk15: 0a 3641672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 3641674 
util_bw = 132 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3641446 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641637 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3641674 n_nop=3641638 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.515e-05
n_activity=882 dram_eff=0.1451
bk0: 0a 3641673i bk1: 0a 3641674i bk2: 0a 3641674i bk3: 0a 3641676i bk4: 0a 3641676i bk5: 0a 3641676i bk6: 0a 3641676i bk7: 0a 3641676i bk8: 4a 3641649i bk9: 4a 3641649i bk10: 12a 3641647i bk11: 12a 3641648i bk12: 0a 3641672i bk13: 0a 3641672i bk14: 0a 3641672i bk15: 0a 3641673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 3641674 
util_bw = 128 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 3641450 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3641674 
n_nop = 3641638 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2665, Miss = 66, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3430, Miss = 63, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2244, Miss = 62, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3002, Miss = 60, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3237, Miss = 60, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3073, Miss = 60, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2924, Miss = 65, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2894, Miss = 64, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2518, Miss = 64, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2523, Miss = 64, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2891, Miss = 64, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2575, Miss = 64, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5368, Miss = 64, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2697, Miss = 64, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2920, Miss = 68, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2842, Miss = 68, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2945, Miss = 68, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2989, Miss = 68, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2979, Miss = 69, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2718, Miss = 68, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1728, Miss = 65, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1991, Miss = 64, Miss_rate = 0.032, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 2020, Miss = 68, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2088, Miss = 68, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 67261
L2_total_cache_misses = 1558
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1539
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=67261
icnt_total_pkts_simt_to_mem=67261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 67261
Req_Network_cycles = 1420056
Req_Network_injected_packets_per_cycle =       0.0474 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0150
Req_Bank_Level_Parallism =       1.0209
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 67261
Reply_Network_cycles = 1420056
Reply_Network_injected_packets_per_cycle =        0.0474
Reply_Network_conflicts_per_cycle =        0.0023
Reply_Network_conflicts_per_cycle_util =       0.0488
Reply_Bank_Level_Parallism =       1.0152
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0016
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 27 sec (1347 sec)
gpgpu_simulation_rate = 643 (inst/sec)
gpgpu_simulation_rate = 1054 (cycle/sec)
gpgpu_silicon_slowdown = 1295066x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f960..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f95c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fbe0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab342d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (12,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 378880
gpu_sim_insn = 4945311
gpu_ipc =      13.0524
gpu_tot_sim_cycle = 1798936
gpu_tot_sim_insn = 5811842
gpu_tot_ipc =       3.2307
gpu_tot_issued_cta = 42
gpu_occupancy = 19.9559% 
gpu_tot_occupancy = 16.3102% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1905
partiton_level_parallism_total  =       0.0775
partiton_level_parallism_util =       1.3367
partiton_level_parallism_util_total  =       1.1631
L2_BW  =       8.3209 GB/Sec
L2_BW_total  =       3.3856 GB/Sec
gpu_total_sim_rate=2954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[19]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[21]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[22]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[23]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[24]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[25]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[26]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 1576666
	L1D_total_cache_misses = 80462
	L1D_total_cache_miss_rate = 0.0510
	L1D_total_cache_pending_hits = 3736
	L1D_total_cache_reservation_fails = 3525
	L1D_cache_data_port_util = 0.400
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1490914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3736
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1573893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2773

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3309
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 42, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 20557920
gpgpu_n_tot_w_icount = 642435
gpgpu_n_stall_shd_mem = 617171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 136663
gpgpu_n_mem_write_global = 2773
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1748373
gpgpu_n_store_insn = 9345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 56838
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 516821
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3996	W0_Idle:4412509	W0_Scoreboard:9862984	W1:156472	W2:68731	W3:51516	W4:28893	W5:32591	W6:26229	W7:20255	W8:21760	W9:16180	W10:18432	W11:15795	W12:13835	W13:12148	W14:11755	W15:11620	W16:6838	W17:8057	W18:6721	W19:6145	W20:6576	W21:4274	W22:4680	W23:5227	W24:4444	W25:5696	W26:5077	W27:5743	W28:6098	W29:5360	W30:7466	W31:7646	W32:40175
single_issue_nums: WS0:174536	WS1:161620	WS2:149288	WS3:156991	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 633944 {8:79243,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 110920 {40:2773,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3169720 {40:79243,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22184 {8:2773,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 382 
max_icnt2mem_latency = 147 
maxmrqlatency = 0 
max_icnt2sh_latency = 66 
averagemflatency = 221 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135944 	3492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	80291 	1714 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	134838 	2496 	1005 	788 	306 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1754 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 397/32 = 12.406250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4        12        12         0         0         0         0 
total dram reads = 397
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none       37266     47950    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none       34428     43303     78246    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none       45373     43144    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       38755     41929    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none       36790     36444    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none       40913     37816    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none       35444     38455    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none       40702     39932    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       41415     42038    none       82534    none      none  
dram[9]:     none      none      none      none      none      none      none      none       35804     42137     38192     34239    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       40636     51003     29016     33292    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       40444     51075     36648     34410    none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       362       312       286       274       297       269       289       304       274       342       318       306       301       306       298
dram[1]:        321       382       311       273       309       287       295       255       291       273       318       318       362       286       298       264
dram[2]:        340       355       303       282       317       281       302       312       304       281       318       318       270       266       301       263
dram[3]:        329       340       309       308       268       299       272       294       309       292       351       318       286       282       295       264
dram[4]:        327       357       304       310       260       300       284       259       282       284       318       318       291       263       250       265
dram[5]:        337       352       325       255       285       274       277       292       295       257       318       318       263       282       317       282
dram[6]:        361       340       270       306       310       277       304       254       286       317       318       323       291       318       268       322
dram[7]:        353       328       310       286       285       246       295       319       276       304       318       319       262       310       278       305
dram[8]:        344       332       285       291       286       290       270       254       262       259       318       318       247       359       297       303
dram[9]:        323       368       288       315       261       307       244       253       351       318       318       318       291       312       290       331
dram[10]:        328       350       295       261       289       266       283       303       318       318       318       318       282       300       278       268
dram[11]:        323       333       295       306       255       288       300       272       318       318       318       318       297       307       305       322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613263 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.861e-05
n_activity=822 dram_eff=0.1606
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 17a 4613275i bk11: 16a 4613272i bk12: 0a 4613296i bk13: 0a 4613296i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4613298 
util_bw = 132 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 4613117 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613263 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613262 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.861e-05
n_activity=876 dram_eff=0.1507
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 16a 4613272i bk11: 16a 4613274i bk12: 1a 4613273i bk13: 0a 4613296i bk14: 0a 4613296i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4613298 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4613094 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613262 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613264 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 16a 4613275i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 0a 4613296i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613122 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613264 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613263 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.861e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 17a 4613274i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 0a 4613297i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4613298 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613118 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613263 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613264 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=801 dram_eff=0.1598
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613298i bk6: 0a 4613298i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613300i bk10: 16a 4613275i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 0a 4613297i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613122 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613264 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613264 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=799 dram_eff=0.1602
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 16a 4613275i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 0a 4613296i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613122 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613264 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613264 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 16a 4613275i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 0a 4613296i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613122 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613264 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613264 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613299i bk10: 16a 4613274i bk11: 16a 4613273i bk12: 0a 4613297i bk13: 0a 4613297i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4613122 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613264 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613262 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.861e-05
n_activity=894 dram_eff=0.1477
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613298i bk4: 0a 4613298i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613299i bk8: 0a 4613299i bk9: 0a 4613300i bk10: 16a 4613275i bk11: 16a 4613273i bk12: 0a 4613296i bk13: 1a 4613272i bk14: 0a 4613295i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4613298 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4613094 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613262 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613254 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.468e-05
n_activity=1067 dram_eff=0.15
bk0: 0a 4613297i bk1: 0a 4613299i bk2: 0a 4613299i bk3: 0a 4613299i bk4: 0a 4613299i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613300i bk8: 4a 4613276i bk9: 4a 4613274i bk10: 16a 4613271i bk11: 16a 4613271i bk12: 0a 4613294i bk13: 0a 4613295i bk14: 0a 4613297i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 4613298 
util_bw = 160 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4613042 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613254 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613261 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.861e-05
n_activity=943 dram_eff=0.14
bk0: 0a 4613296i bk1: 0a 4613299i bk2: 0a 4613299i bk3: 0a 4613299i bk4: 0a 4613299i bk5: 0a 4613299i bk6: 0a 4613299i bk7: 0a 4613301i bk8: 4a 4613276i bk9: 4a 4613274i bk10: 13a 4613273i bk11: 12a 4613271i bk12: 0a 4613295i bk13: 0a 4613296i bk14: 0a 4613296i bk15: 0a 4613296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4613298 
util_bw = 132 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4613070 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613261 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4613298 n_nop=4613262 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.775e-05
n_activity=882 dram_eff=0.1451
bk0: 0a 4613297i bk1: 0a 4613298i bk2: 0a 4613298i bk3: 0a 4613300i bk4: 0a 4613300i bk5: 0a 4613300i bk6: 0a 4613300i bk7: 0a 4613300i bk8: 4a 4613273i bk9: 4a 4613273i bk10: 12a 4613271i bk11: 12a 4613272i bk12: 0a 4613296i bk13: 0a 4613296i bk14: 0a 4613296i bk15: 0a 4613297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4613298 
util_bw = 128 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4613074 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4613298 
n_nop = 4613262 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5770, Miss = 66, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6438, Miss = 63, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5323, Miss = 62, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6030, Miss = 60, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6169, Miss = 60, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5988, Miss = 60, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5829, Miss = 65, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5913, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5503, Miss = 64, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5481, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 5807, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5569, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8338, Miss = 64, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5633, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5889, Miss = 68, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5825, Miss = 68, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5927, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5952, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5903, Miss = 69, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5694, Miss = 68, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 5018, Miss = 65, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5150, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 5099, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5188, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139436
L2_total_cache_misses = 1558
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2773
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=139436
icnt_total_pkts_simt_to_mem=139436
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 139436
Req_Network_cycles = 1798936
Req_Network_injected_packets_per_cycle =       0.0775 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0252
Req_Bank_Level_Parallism =       1.1631
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 139436
Reply_Network_cycles = 1798936
Reply_Network_injected_packets_per_cycle =        0.0775
Reply_Network_conflicts_per_cycle =        0.0055
Reply_Network_conflicts_per_cycle_util =       0.0825
Reply_Bank_Level_Parallism =       1.1582
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 47 sec (1967 sec)
gpgpu_simulation_rate = 2954 (inst/sec)
gpgpu_simulation_rate = 914 (cycle/sec)
gpgpu_silicon_slowdown = 1493435x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f9c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab33f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 9: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5798
gpu_sim_insn = 4456
gpu_ipc =       0.7685
gpu_tot_sim_cycle = 1804734
gpu_tot_sim_insn = 5816298
gpu_tot_ipc =       3.2228
gpu_tot_issued_cta = 43
gpu_occupancy = 15.1774% 
gpu_tot_occupancy = 16.3100% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0041
partiton_level_parallism_total  =       0.0773
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1631
L2_BW  =       0.1808 GB/Sec
L2_BW_total  =       3.3754 GB/Sec
gpu_total_sim_rate=2949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[19]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[21]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[22]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[23]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[24]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[25]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[26]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 1576697
	L1D_total_cache_misses = 80484
	L1D_total_cache_miss_rate = 0.0510
	L1D_total_cache_pending_hits = 3743
	L1D_total_cache_reservation_fails = 3525
	L1D_cache_data_port_util = 0.400
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1490914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3743
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1573911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3309
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 20562720
gpgpu_n_tot_w_icount = 642585
gpgpu_n_stall_shd_mem = 617173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 136674
gpgpu_n_mem_write_global = 2786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1748706
gpgpu_n_store_insn = 9422
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 516821
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4056	W0_Idle:4413755	W0_Scoreboard:9864716	W1:156472	W2:68731	W3:51516	W4:28893	W5:32591	W6:26229	W7:20255	W8:21760	W9:16180	W10:18432	W11:15795	W12:13835	W13:12158	W14:11755	W15:11620	W16:6838	W17:8057	W18:6721	W19:6145	W20:6576	W21:4274	W22:4680	W23:5227	W24:4444	W25:5696	W26:5077	W27:5743	W28:6098	W29:5360	W30:7466	W31:7646	W32:40315
single_issue_nums: WS0:174576	WS1:161660	WS2:149328	WS3:157021	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 634032 {8:79254,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 111440 {40:2786,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3170160 {40:79254,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22288 {8:2786,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 382 
max_icnt2mem_latency = 147 
maxmrqlatency = 0 
max_icnt2sh_latency = 66 
averagemflatency = 221 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135968 	3492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	80315 	1714 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	134862 	2496 	1005 	788 	306 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1754 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 397/32 = 12.406250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4        12        12         0         0         0         0 
total dram reads = 397
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none       37266     47979    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none       34502     43376     78246    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none       45388     43144    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       38755     41929    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none       36790     36444    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none       40913     37816    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none       35444     38455    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none       40702     39932    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       41415     42038    none       82534    none      none  
dram[9]:     none      none      none      none      none      none      none      none       35804     42137     38192     34239    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       40636     51003     29016     33292    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       40444     51075     36648     34410    none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       362       312       286       274       297       269       289       304       274       342       318       306       301       306       298
dram[1]:        321       382       311       273       309       287       295       255       291       273       318       318       362       286       298       264
dram[2]:        340       355       303       282       317       281       302       312       304       281       318       318       270       266       301       263
dram[3]:        329       340       309       308       268       299       272       294       309       292       351       318       286       282       295       264
dram[4]:        327       357       304       310       260       300       284       259       282       284       318       318       291       263       250       265
dram[5]:        337       352       325       255       285       274       277       292       295       257       318       318       263       282       317       282
dram[6]:        361       340       270       306       310       277       304       254       286       317       318       323       291       318       268       322
dram[7]:        353       328       310       286       285       246       295       319       276       304       318       319       262       310       278       305
dram[8]:        344       332       285       291       286       290       270       254       262       259       318       318       247       359       297       303
dram[9]:        323       368       288       315       261       307       244       253       351       318       318       318       291       312       290       331
dram[10]:        328       350       295       261       289       266       283       303       318       318       318       318       282       300       278       268
dram[11]:        323       333       295       306       255       288       300       272       318       318       318       318       297       307       305       322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628130 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.852e-05
n_activity=822 dram_eff=0.1606
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 17a 4628142i bk11: 16a 4628139i bk12: 0a 4628163i bk13: 0a 4628163i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4628165 
util_bw = 132 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 4627984 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628130 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628129 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.852e-05
n_activity=876 dram_eff=0.1507
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 16a 4628139i bk11: 16a 4628141i bk12: 1a 4628140i bk13: 0a 4628163i bk14: 0a 4628163i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4628165 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4627961 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628129 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628131 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 16a 4628142i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 0a 4628163i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628131 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628130 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.852e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 17a 4628141i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 0a 4628164i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4628165 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627985 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628130 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628131 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=801 dram_eff=0.1598
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628165i bk6: 0a 4628165i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628167i bk10: 16a 4628142i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 0a 4628164i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628131 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628131 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=799 dram_eff=0.1602
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 16a 4628142i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 0a 4628163i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628131 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628131 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 16a 4628142i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 0a 4628163i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628131 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628131 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628166i bk10: 16a 4628141i bk11: 16a 4628140i bk12: 0a 4628164i bk13: 0a 4628164i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4627989 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628131 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628129 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.852e-05
n_activity=894 dram_eff=0.1477
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628165i bk4: 0a 4628165i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628166i bk8: 0a 4628166i bk9: 0a 4628167i bk10: 16a 4628142i bk11: 16a 4628140i bk12: 0a 4628163i bk13: 1a 4628139i bk14: 0a 4628162i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4628165 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4627961 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628129 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628121 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.457e-05
n_activity=1067 dram_eff=0.15
bk0: 0a 4628164i bk1: 0a 4628166i bk2: 0a 4628166i bk3: 0a 4628166i bk4: 0a 4628166i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628167i bk8: 4a 4628143i bk9: 4a 4628141i bk10: 16a 4628138i bk11: 16a 4628138i bk12: 0a 4628161i bk13: 0a 4628162i bk14: 0a 4628164i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000035 
total_CMD = 4628165 
util_bw = 160 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4627909 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628121 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628128 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.852e-05
n_activity=943 dram_eff=0.14
bk0: 0a 4628163i bk1: 0a 4628166i bk2: 0a 4628166i bk3: 0a 4628166i bk4: 0a 4628166i bk5: 0a 4628166i bk6: 0a 4628166i bk7: 0a 4628168i bk8: 4a 4628143i bk9: 4a 4628141i bk10: 13a 4628140i bk11: 12a 4628138i bk12: 0a 4628162i bk13: 0a 4628163i bk14: 0a 4628163i bk15: 0a 4628163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4628165 
util_bw = 132 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4627937 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628128 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4628165 n_nop=4628129 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.766e-05
n_activity=882 dram_eff=0.1451
bk0: 0a 4628164i bk1: 0a 4628165i bk2: 0a 4628165i bk3: 0a 4628167i bk4: 0a 4628167i bk5: 0a 4628167i bk6: 0a 4628167i bk7: 0a 4628167i bk8: 4a 4628140i bk9: 4a 4628140i bk10: 12a 4628138i bk11: 12a 4628139i bk12: 0a 4628163i bk13: 0a 4628163i bk14: 0a 4628163i bk15: 0a 4628164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4628165 
util_bw = 128 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4627941 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4628165 
n_nop = 4628129 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5770, Miss = 66, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6440, Miss = 64, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5328, Miss = 66, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6035, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6170, Miss = 61, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5988, Miss = 60, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5829, Miss = 65, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5913, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5503, Miss = 64, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5481, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 5807, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5569, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8338, Miss = 64, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5633, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5893, Miss = 68, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5829, Miss = 68, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5929, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5952, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5903, Miss = 69, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5694, Miss = 68, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 5019, Miss = 65, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5150, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 5099, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5188, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139460
L2_total_cache_misses = 1568
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136674
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2786
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=139460
icnt_total_pkts_simt_to_mem=139460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 139460
Req_Network_cycles = 1804734
Req_Network_injected_packets_per_cycle =       0.0773 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0252
Req_Bank_Level_Parallism =       1.1631
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 139460
Reply_Network_cycles = 1804734
Reply_Network_injected_packets_per_cycle =        0.0773
Reply_Network_conflicts_per_cycle =        0.0055
Reply_Network_conflicts_per_cycle_util =       0.0825
Reply_Bank_Level_Parallism =       1.1582
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 52 sec (1972 sec)
gpgpu_simulation_rate = 2949 (inst/sec)
gpgpu_simulation_rate = 915 (cycle/sec)
gpgpu_silicon_slowdown = 1491803x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f960..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f95c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fbe0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc0e36fc00..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab342d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 10: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 38802
gpu_sim_insn = 35977
gpu_ipc =       0.9272
gpu_tot_sim_cycle = 1843536
gpu_tot_sim_insn = 5852275
gpu_tot_ipc =       3.1745
gpu_tot_issued_cta = 44
gpu_occupancy = 8.2300% 
gpu_tot_occupancy = 16.2374% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0220
partiton_level_parallism_total  =       0.0761
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1620
L2_BW  =       0.9591 GB/Sec
L2_BW_total  =       3.3245 GB/Sec
gpu_total_sim_rate=2911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7663, Miss = 856, Miss_rate = 0.112, Pending_hits = 86, Reservation_fails = 45
	L1D_cache_core[14]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[19]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[21]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[22]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[23]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[24]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[25]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[26]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 1584356
	L1D_total_cache_misses = 81336
	L1D_total_cache_miss_rate = 0.0513
	L1D_total_cache_pending_hits = 3829
	L1D_total_cache_reservation_fails = 3570
	L1D_cache_data_port_util = 0.398
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1497635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3829
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1581570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3354
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 216
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 20642912
gpgpu_n_tot_w_icount = 645091
gpgpu_n_stall_shd_mem = 620093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 137526
gpgpu_n_mem_write_global = 2786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1757272
gpgpu_n_store_insn = 9422
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60422
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 519464
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4192	W0_Idle:4461819	W0_Scoreboard:9949214	W1:156872	W2:68851	W3:51530	W4:29053	W5:32671	W6:26269	W7:20335	W8:21854	W9:16260	W10:18486	W11:15915	W12:13988	W13:12221	W14:11795	W15:11660	W16:6838	W17:8057	W18:6815	W19:6159	W20:6616	W21:4314	W22:4720	W23:5307	W24:4461	W25:5696	W26:5077	W27:5760	W28:6138	W29:5400	W30:7506	W31:7686	W32:40781
single_issue_nums: WS0:175500	WS1:162504	WS2:150012	WS3:157075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 640848 {8:80106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 111440 {40:2786,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3204240 {40:80106,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22288 {8:2786,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 382 
max_icnt2mem_latency = 147 
maxmrqlatency = 0 
max_icnt2sh_latency = 66 
averagemflatency = 221 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136816 	3496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	81166 	1715 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	135714 	2496 	1005 	788 	306 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1787 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 397/32 = 12.406250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         4         4        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         4         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         4        12        12         0         0         0         0 
total dram reads = 397
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none       37542     48214    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none       34706     43581     78246    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none       45725     43435    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       38975     42148    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none       37009     36693    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none       41235     38050    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none       35648     38630    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none       40907     40166    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none       41649     42257    none       83467    none      none  
dram[9]:     none      none      none      none      none      none      none      none       35804     42137     38483     34487    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       40636     51122     29321     33663    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       40677     51544     37156     34819    none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       362       312       286       274       297       269       289       304       274       342       318       306       301       306       298
dram[1]:        321       382       311       273       309       287       295       255       291       273       318       318       362       286       298       264
dram[2]:        340       355       303       282       317       281       302       312       304       281       318       318       270       266       301       263
dram[3]:        329       340       309       308       268       299       272       294       309       292       351       318       286       282       295       264
dram[4]:        327       357       304       310       260       300       284       259       282       284       318       318       291       263       250       265
dram[5]:        337       352       325       255       285       274       277       292       295       257       318       318       263       282       317       282
dram[6]:        361       340       270       306       310       277       304       254       286       317       318       323       291       318       268       322
dram[7]:        353       328       310       286       285       246       295       319       276       304       318       319       262       310       278       305
dram[8]:        344       332       285       291       286       290       270       254       262       259       318       318       247       359       297       303
dram[9]:        323       368       288       315       261       307       244       253       351       318       318       318       291       312       290       331
dram[10]:        328       350       295       261       289       266       283       303       318       318       318       318       282       300       278       268
dram[11]:        323       333       295       306       255       288       300       272       318       318       318       318       297       307       305       322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727634 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.792e-05
n_activity=822 dram_eff=0.1606
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 17a 4727646i bk11: 16a 4727643i bk12: 0a 4727667i bk13: 0a 4727667i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4727669 
util_bw = 132 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 4727488 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727634 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727633 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.792e-05
n_activity=876 dram_eff=0.1507
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 16a 4727643i bk11: 16a 4727645i bk12: 1a 4727644i bk13: 0a 4727667i bk14: 0a 4727667i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4727669 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4727465 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727633 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 16a 4727646i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 0a 4727667i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727634 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.792e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 17a 4727645i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 0a 4727668i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4727669 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727489 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727634 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=801 dram_eff=0.1598
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727669i bk6: 0a 4727669i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727671i bk10: 16a 4727646i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 0a 4727668i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=799 dram_eff=0.1602
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 16a 4727646i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 0a 4727667i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 16a 4727646i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 0a 4727667i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=816 dram_eff=0.1569
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727670i bk10: 16a 4727645i bk11: 16a 4727644i bk12: 0a 4727668i bk13: 0a 4727668i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4727493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727633 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.792e-05
n_activity=894 dram_eff=0.1477
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727669i bk4: 0a 4727669i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727670i bk8: 0a 4727670i bk9: 0a 4727671i bk10: 16a 4727646i bk11: 16a 4727644i bk12: 0a 4727667i bk13: 1a 4727643i bk14: 0a 4727666i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4727669 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4727465 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727633 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727625 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.384e-05
n_activity=1067 dram_eff=0.15
bk0: 0a 4727668i bk1: 0a 4727670i bk2: 0a 4727670i bk3: 0a 4727670i bk4: 0a 4727670i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727671i bk8: 4a 4727647i bk9: 4a 4727645i bk10: 16a 4727642i bk11: 16a 4727642i bk12: 0a 4727665i bk13: 0a 4727666i bk14: 0a 4727668i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000034 
total_CMD = 4727669 
util_bw = 160 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4727413 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727625 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727632 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.792e-05
n_activity=943 dram_eff=0.14
bk0: 0a 4727667i bk1: 0a 4727670i bk2: 0a 4727670i bk3: 0a 4727670i bk4: 0a 4727670i bk5: 0a 4727670i bk6: 0a 4727670i bk7: 0a 4727672i bk8: 4a 4727647i bk9: 4a 4727645i bk10: 13a 4727644i bk11: 12a 4727642i bk12: 0a 4727666i bk13: 0a 4727667i bk14: 0a 4727667i bk15: 0a 4727667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4727669 
util_bw = 132 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4727441 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727632 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4727669 n_nop=4727633 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.707e-05
n_activity=882 dram_eff=0.1451
bk0: 0a 4727668i bk1: 0a 4727669i bk2: 0a 4727669i bk3: 0a 4727671i bk4: 0a 4727671i bk5: 0a 4727671i bk6: 0a 4727671i bk7: 0a 4727671i bk8: 4a 4727644i bk9: 4a 4727644i bk10: 12a 4727642i bk11: 12a 4727643i bk12: 0a 4727667i bk13: 0a 4727667i bk14: 0a 4727667i bk15: 0a 4727668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4727669 
util_bw = 128 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4727445 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4727669 
n_nop = 4727633 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5813, Miss = 66, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6466, Miss = 64, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5354, Miss = 66, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6059, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6216, Miss = 61, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6030, Miss = 60, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 65, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5947, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5527, Miss = 64, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5518, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 5844, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5597, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8364, Miss = 64, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5658, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5920, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5862, Miss = 68, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5958, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5981, Miss = 68, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5950, Miss = 69, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5745, Miss = 68, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 5048, Miss = 65, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5186, Miss = 64, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 5145, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5253, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 140312
L2_total_cache_misses = 1568
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 137526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2786
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=140312
icnt_total_pkts_simt_to_mem=140312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 140312
Req_Network_cycles = 1843536
Req_Network_injected_packets_per_cycle =       0.0761 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0250
Req_Bank_Level_Parallism =       1.1620
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 140312
Reply_Network_cycles = 1843536
Reply_Network_injected_packets_per_cycle =        0.0761
Reply_Network_conflicts_per_cycle =        0.0054
Reply_Network_conflicts_per_cycle_util =       0.0819
Reply_Bank_Level_Parallism =       1.1571
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 30 sec (2010 sec)
gpgpu_simulation_rate = 2911 (inst/sec)
gpgpu_simulation_rate = 917 (cycle/sec)
gpgpu_silicon_slowdown = 1488549x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f910..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab3453a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (bc_linear_base.1.sm_75.ptx:670) @%p1 bra $L__BB5_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (bc_linear_base.1.sm_75.ptx:828) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbc8 (bc_linear_base.1.sm_75.ptx:683) @%p2 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc10 (bc_linear_base.1.sm_75.ptx:693) @%p3 bra $L__BB5_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc58 (bc_linear_base.1.sm_75.ptx:706) @%p4 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (bc_linear_base.1.sm_75.ptx:720) add.s32 %r44, %r44, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (bc_linear_base.1.sm_75.ptx:724) @%p5 bra $L__BB5_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcf0 (bc_linear_base.1.sm_75.ptx:730) @%p6 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (bc_linear_base.1.sm_75.ptx:741) @%p7 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (bc_linear_base.1.sm_75.ptx:755) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdb0 (bc_linear_base.1.sm_75.ptx:760) @%p8 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (bc_linear_base.1.sm_75.ptx:774) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe30 (bc_linear_base.1.sm_75.ptx:779) @%p9 bra $L__BB5_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (bc_linear_base.1.sm_75.ptx:793) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (bc_linear_base.1.sm_75.ptx:798) @%p10 bra $L__BB5_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf08 (bc_linear_base.1.sm_75.ptx:812) add.s32 %r44, %r44, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf20 (bc_linear_base.1.sm_75.ptx:815) @%p11 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 11: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 35215
gpu_sim_insn = 26953
gpu_ipc =       0.7654
gpu_tot_sim_cycle = 1878751
gpu_tot_sim_insn = 5879228
gpu_tot_ipc =       3.1293
gpu_tot_issued_cta = 45
gpu_occupancy = 8.1363% 
gpu_tot_occupancy = 16.1730% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0296
partiton_level_parallism_total  =       0.0752
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1606
L2_BW  =       1.2912 GB/Sec
L2_BW_total  =       3.2864 GB/Sec
gpu_total_sim_rate=2877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7663, Miss = 856, Miss_rate = 0.112, Pending_hits = 86, Reservation_fails = 45
	L1D_cache_core[14]: Access = 5462, Miss = 965, Miss_rate = 0.177, Pending_hits = 88, Reservation_fails = 101
	L1D_cache_core[15]: Access = 707, Miss = 120, Miss_rate = 0.170, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[16]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 218049, Miss = 8487, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 131
	L1D_cache_core[18]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[19]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[20]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[21]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[22]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[23]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[24]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[25]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[26]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 1589808
	L1D_total_cache_misses = 82298
	L1D_total_cache_miss_rate = 0.0518
	L1D_total_cache_pending_hits = 3910
	L1D_total_cache_reservation_fails = 3671
	L1D_cache_data_port_util = 0.396
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1501965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3910
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1586888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 220
ctas_completed 45, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 20701440
gpgpu_n_tot_w_icount = 646920
gpgpu_n_stall_shd_mem = 622205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 138433
gpgpu_n_mem_write_global = 2920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1762966
gpgpu_n_store_insn = 9576
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62726
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 521379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 100826
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4388	W0_Idle:4505509	W0_Scoreboard:10024355	W1:157152	W2:68935	W3:51541	W4:29165	W5:32727	W6:26297	W7:20391	W8:21921	W9:16316	W10:18525	W11:15999	W12:14099	W13:12282	W14:11823	W15:11688	W16:6838	W17:8057	W18:6882	W19:6170	W20:6644	W21:4342	W22:4748	W23:5363	W24:4475	W25:5696	W26:5077	W27:5774	W28:6166	W29:5428	W30:7534	W31:7714	W32:41151
single_issue_nums: WS0:176171	WS1:163119	WS2:150515	WS3:157115	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 648104 {8:81013,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116800 {40:2920,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3240520 {40:81013,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23360 {8:2920,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 382 
max_icnt2mem_latency = 147 
maxmrqlatency = 10 
max_icnt2sh_latency = 66 
averagemflatency = 221 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:446 	0 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	137797 	3556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	82206 	1716 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	136740 	2508 	1008 	788 	306 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1815 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     23941     23932     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0     33352     33351     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0     33361         0     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0     23940     33372     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0     34906     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     23937     23935     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     34908     33358     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0     33360     33356     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  4.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  3.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  7.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  4.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  6.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  7.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 453/46 = 9.847826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         3         4        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         2         3        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         2         0        17        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         1        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         1        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         7        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         3         4        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         3         2        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         9         6        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         5         4        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         7        12        12         0         0         0         0 
total dram reads = 453
min_bank_accesses = 0!
chip skew: 47/33 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       29626     22136     37818     48478    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none       43517     29251     34970     43845     78246    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none       44010    none       43372     43727    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none       39194     42367    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none       86585     85398     37228     36942    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none       84359     41556     38283    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none       11233     12725     35852     38804    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none       28552     21881     41111     40399    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none       30062     44050     41883     42476    none       84400    none      none  
dram[9]:     none      none      none      none      none      none      none      none       16328     28611     38775     34735    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       32777     51361     29626     34034    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       41214     30109     37664     35228    none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       362       312       286       274       297       269       289       361       371       342       318       306       301       306       298
dram[1]:        321       382       311       273       309       287       295       255       373       370       318       318       362       286       298       264
dram[2]:        340       355       303       282       317       281       302       312       372       281       345       318       270       266       301       263
dram[3]:        329       340       309       308       268       299       272       294       309       292       351       318       286       282       295       264
dram[4]:        327       357       304       310       260       300       284       259       359       377       318       318       291       263       250       265
dram[5]:        337       352       325       255       285       274       277       292       295       366       318       318       263       282       317       282
dram[6]:        361       340       270       306       310       277       304       254       375       368       318       323       291       318       268       322
dram[7]:        353       328       310       286       285       246       295       319       369       379       318       319       262       310       278       305
dram[8]:        344       332       285       291       286       290       270       254       372       368       318       318       247       359       297       303
dram[9]:        323       368       288       315       261       307       244       253       366       369       318       318       291       312       290       331
dram[10]:        328       350       295       261       289       266       283       303       370       318       318       318       282       300       278       268
dram[11]:        323       333       295       306       255       288       300       272       318       356       318       318       297       307       305       322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817931 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.321e-05
n_activity=995 dram_eff=0.1608
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817977i bk8: 3a 4817952i bk9: 4a 4817947i bk10: 17a 4817951i bk11: 16a 4817949i bk12: 0a 4817973i bk13: 0a 4817973i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059701
Bank_Level_Parallism_Col = 1.053435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053435 

BW Util details:
bwutil = 0.000033 
total_CMD = 4817975 
util_bw = 160 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 4817727 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817931 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.07556e-06
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817932 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.155e-05
n_activity=996 dram_eff=0.1526
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817977i bk7: 0a 4817978i bk8: 2a 4817943i bk9: 3a 4817952i bk10: 16a 4817947i bk11: 16a 4817950i bk12: 1a 4817949i bk13: 0a 4817972i bk14: 0a 4817973i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156463
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 4817975 
util_bw = 152 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 4817719 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817932 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817937 n_act=3 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.906e-05
n_activity=916 dram_eff=0.1528
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817976i bk8: 2a 4817952i bk9: 0a 4817975i bk10: 17a 4817952i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 0a 4817973i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4817975 
util_bw = 140 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4817763 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817937 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 35 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817940 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.74e-05
n_activity=838 dram_eff=0.1575
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817976i bk8: 0a 4817976i bk9: 0a 4817976i bk10: 17a 4817951i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 0a 4817974i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4817975 
util_bw = 132 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4817795 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817940 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817937 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.823e-05
n_activity=957 dram_eff=0.1421
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817975i bk6: 0a 4817975i bk7: 0a 4817976i bk8: 1a 4817952i bk9: 1a 4817952i bk10: 16a 4817952i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 0a 4817974i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4817975 
util_bw = 136 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4817743 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817937 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817939 n_act=3 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.74e-05
n_activity=877 dram_eff=0.1505
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817976i bk8: 0a 4817976i bk9: 1a 4817952i bk10: 16a 4817951i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 0a 4817973i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 4817975 
util_bw = 132 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 4817771 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817939 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 33 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817924 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.902e-05
n_activity=1022 dram_eff=0.184
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817977i bk8: 8a 4817937i bk9: 7a 4817938i bk10: 16a 4817950i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 0a 4817973i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255474
Bank_Level_Parallism_Col = 1.208955
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208955 

BW Util details:
bwutil = 0.000039 
total_CMD = 4817975 
util_bw = 188 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 4817710 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817924 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=1.26609e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817932 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.238e-05
n_activity=972 dram_eff=0.1605
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817977i bk6: 0a 4817977i bk7: 0a 4817977i bk8: 3a 4817942i bk9: 4a 4817941i bk10: 16a 4817949i bk11: 16a 4817949i bk12: 0a 4817973i bk13: 0a 4817974i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006493
Bank_Level_Parallism_Col = 1.006667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006667 

BW Util details:
bwutil = 0.000032 
total_CMD = 4817975 
util_bw = 156 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 4817719 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817932 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.54758e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817932 n_act=5 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.155e-05
n_activity=1028 dram_eff=0.1479
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817975i bk4: 0a 4817975i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817977i bk8: 3a 4817949i bk9: 2a 4817953i bk10: 16a 4817951i bk11: 16a 4817950i bk12: 0a 4817973i bk13: 1a 4817949i bk14: 0a 4817972i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102740
Bank_Level_Parallism_Col = 1.091549
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091549 

BW Util details:
bwutil = 0.000032 
total_CMD = 4817975 
util_bw = 152 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 4817721 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817932 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 38 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817924 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.902e-05
n_activity=1191 dram_eff=0.1579
bk0: 0a 4817974i bk1: 0a 4817976i bk2: 0a 4817976i bk3: 0a 4817976i bk4: 0a 4817976i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817977i bk8: 9a 4817953i bk9: 6a 4817951i bk10: 16a 4817948i bk11: 16a 4817948i bk12: 0a 4817971i bk13: 0a 4817972i bk14: 0a 4817974i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 4817975 
util_bw = 188 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4817691 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817924 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817937 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.823e-05
n_activity=965 dram_eff=0.1409
bk0: 0a 4817973i bk1: 0a 4817976i bk2: 0a 4817976i bk3: 0a 4817976i bk4: 0a 4817976i bk5: 0a 4817976i bk6: 0a 4817976i bk7: 0a 4817978i bk8: 5a 4817953i bk9: 4a 4817951i bk10: 13a 4817950i bk11: 12a 4817948i bk12: 0a 4817972i bk13: 0a 4817973i bk14: 0a 4817973i bk15: 0a 4817973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000028 
total_CMD = 4817975 
util_bw = 136 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4817743 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817937 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4817975 n_nop=4817936 n_act=4 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.906e-05
n_activity=948 dram_eff=0.1477
bk0: 0a 4817974i bk1: 0a 4817975i bk2: 0a 4817975i bk3: 0a 4817977i bk4: 0a 4817977i bk5: 0a 4817977i bk6: 0a 4817977i bk7: 0a 4817977i bk8: 4a 4817950i bk9: 7a 4817950i bk10: 12a 4817948i bk11: 12a 4817949i bk12: 0a 4817973i bk13: 0a 4817973i bk14: 0a 4817973i bk15: 0a 4817974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 4817975 
util_bw = 140 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 4817739 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4817975 
n_nop = 4817936 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 35 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5864, Miss = 70, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6502, Miss = 68, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5388, Miss = 68, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6097, Miss = 70, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6271, Miss = 67, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6076, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5915, Miss = 67, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5984, Miss = 67, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5555, Miss = 67, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5557, Miss = 65, Miss_rate = 0.012, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 5881, Miss = 64, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5627, Miss = 65, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8411, Miss = 73, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5700, Miss = 72, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5949, Miss = 71, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5903, Miss = 73, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6003, Miss = 79, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6023, Miss = 77, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6010, Miss = 77, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5808, Miss = 74, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 5081, Miss = 69, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5224, Miss = 66, Miss_rate = 0.013, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 5196, Miss = 73, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5328, Miss = 73, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 141353
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0119
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1694
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 138433
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=141353
icnt_total_pkts_simt_to_mem=141353
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 141353
Req_Network_cycles = 1878751
Req_Network_injected_packets_per_cycle =       0.0752 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0248
Req_Bank_Level_Parallism =       1.1606
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 141353
Reply_Network_cycles = 1878751
Reply_Network_injected_packets_per_cycle =        0.0752
Reply_Network_conflicts_per_cycle =        0.0053
Reply_Network_conflicts_per_cycle_util =       0.0817
Reply_Bank_Level_Parallism =       1.1557
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 3 sec (2043 sec)
gpgpu_simulation_rate = 2877 (inst/sec)
gpgpu_simulation_rate = 919 (cycle/sec)
gpgpu_silicon_slowdown = 1485310x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f910..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab3453a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (12,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 314427
gpu_sim_insn = 3530636
gpu_ipc =      11.2288
gpu_tot_sim_cycle = 2193178
gpu_tot_sim_insn = 9409864
gpu_tot_ipc =       4.2905
gpu_tot_issued_cta = 57
gpu_occupancy = 20.0812% 
gpu_tot_occupancy = 17.4973% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2490
partiton_level_parallism_total  =       0.1001
partiton_level_parallism_util =       1.3573
partiton_level_parallism_util_total  =       1.2238
L2_BW  =      10.8743 GB/Sec
L2_BW_total  =       4.3742 GB/Sec
gpu_total_sim_rate=3687

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7663, Miss = 856, Miss_rate = 0.112, Pending_hits = 86, Reservation_fails = 45
	L1D_cache_core[14]: Access = 5462, Miss = 965, Miss_rate = 0.177, Pending_hits = 88, Reservation_fails = 101
	L1D_cache_core[15]: Access = 136527, Miss = 10080, Miss_rate = 0.074, Pending_hits = 355, Reservation_fails = 210
	L1D_cache_core[16]: Access = 119046, Miss = 9012, Miss_rate = 0.076, Pending_hits = 321, Reservation_fails = 403
	L1D_cache_core[17]: Access = 337591, Miss = 17506, Miss_rate = 0.052, Pending_hits = 393, Reservation_fails = 574
	L1D_cache_core[18]: Access = 105591, Miss = 8234, Miss_rate = 0.078, Pending_hits = 307, Reservation_fails = 497
	L1D_cache_core[19]: Access = 84714, Miss = 6811, Miss_rate = 0.080, Pending_hits = 298, Reservation_fails = 603
	L1D_cache_core[20]: Access = 72480, Miss = 6053, Miss_rate = 0.084, Pending_hits = 314, Reservation_fails = 516
	L1D_cache_core[21]: Access = 67316, Miss = 5670, Miss_rate = 0.084, Pending_hits = 332, Reservation_fails = 429
	L1D_cache_core[22]: Access = 66342, Miss = 5640, Miss_rate = 0.085, Pending_hits = 304, Reservation_fails = 639
	L1D_cache_core[23]: Access = 57948, Miss = 5080, Miss_rate = 0.088, Pending_hits = 317, Reservation_fails = 499
	L1D_cache_core[24]: Access = 50313, Miss = 4560, Miss_rate = 0.091, Pending_hits = 325, Reservation_fails = 574
	L1D_cache_core[25]: Access = 38180, Miss = 3750, Miss_rate = 0.098, Pending_hits = 341, Reservation_fails = 417
	L1D_cache_core[26]: Access = 14211, Miss = 1784, Miss_rate = 0.126, Pending_hits = 169, Reservation_fails = 226
	L1D_cache_core[27]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 2520550
	L1D_total_cache_misses = 157246
	L1D_total_cache_miss_rate = 0.0624
	L1D_total_cache_pending_hits = 7505
	L1D_total_cache_reservation_fails = 8992
	L1D_cache_data_port_util = 0.410
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2350834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 108453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7505
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2512742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7808

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8504
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 488
ctas_completed 57, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 32822176
gpgpu_n_tot_w_icount = 1025693
gpgpu_n_stall_shd_mem = 963395
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 211823
gpgpu_n_mem_write_global = 7808
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2734787
gpgpu_n_store_insn = 15468
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 90374
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 830767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 132628
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7104	W0_Idle:5378481	W0_Scoreboard:16550782	W1:245342	W2:108080	W3:83961	W4:45908	W5:52499	W6:42361	W7:33537	W8:33985	W9:27055	W10:30076	W11:24895	W12:22475	W13:19314	W14:18519	W15:17101	W16:10893	W17:12525	W18:11183	W19:9931	W20:9687	W21:7108	W22:7772	W23:8583	W24:7093	W25:8888	W26:8311	W27:9064	W28:9498	W29:8970	W30:11874	W31:12838	W32:66367
single_issue_nums: WS0:274311	WS1:256546	WS2:240318	WS3:254518	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1235224 {8:154403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 312320 {40:7808,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6176120 {40:154403,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62464 {8:7808,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 396 
max_icnt2mem_latency = 147 
maxmrqlatency = 10 
max_icnt2sh_latency = 105 
averagemflatency = 226 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:838 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212741 	6890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	159367 	2833 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	211317 	3883 	2067 	1518 	784 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2123 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     23941     23932     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0     33352     33351     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0     33361     24028     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0     24755     12992      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0     23940     33372     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0     42954     34906     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     23937     23935     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     34908     33358     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0     33360     33356     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 19.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 20.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 20.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 17.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 17.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 24.000000 23.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 23.000000 24.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 23.000000 22.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 25.000000 22.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 846/50 = 16.920000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        17        16        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        16        19        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        19        20        17        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        18        19        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        18        16        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        20        20        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        18        17        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        16        17        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        24        23        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0        23        24        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        23        22        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        25        22        12        12         0         0         0         0 
total dram reads = 846
min_bank_accesses = 0!
chip skew: 80/65 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       13457     14572     46264     56685    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none       14683     12983     43747     52087    151766    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none       12633     12047     50528     51267    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none       12878     12706     46286     50496    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none       13147     14386     45404     45076    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none       11461     11505     49575     46817    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none       12760     13381     44165     46863    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none       14201     13514     49116     48457    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none       10473     10733     50047     50695    none      150930    none      none  
dram[9]:     none      none      none      none      none      none      none      none       13046     13539     46723     43203    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       13850     16136     40727     46141    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       13127     16608     49774     47272    none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       362       312       286       293       297       273       289       382       373       342       318       320       319       306       319
dram[1]:        321       382       338       308       331       296       328       289       373       380       332       318       362       308       304       265
dram[2]:        340       355       303       282       320       287       302       314       382       374       345       318       270       295       312       307
dram[3]:        329       340       309       317       287       299       313       294       370       374       351       318       318       282       295       276
dram[4]:        327       357       313       328       288       310       284       279       369       382       318       318       317       325       290       290
dram[5]:        337       352       325       264       285       297       305       319       383       382       318       318       307       312       327       298
dram[6]:        361       340       270       306       310       295       313       271       375       377       318       323       291       318       276       322
dram[7]:        353       345       340       286       320       276       295       319       380       379       338       319       328       310       332       305
dram[8]:        344       334       285       331       308       308       289       303       372       372       325       321       291       359       307       303
dram[9]:        323       368       288       316       269       312       274       310       374       382       318       318       319       312       290       331
dram[10]:        330       350       295       320       298       266       286       320       373       372       318       318       291       319       278       268
dram[11]:        323       333       295       314       255       288       300       272       372       383       325       351       302       307       307       351

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624241 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.694e-05
n_activity=1519 dram_eff=0.1738
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624313i bk8: 17a 5624286i bk9: 16a 5624280i bk10: 17a 5624287i bk11: 16a 5624285i bk12: 0a 5624309i bk13: 0a 5624309i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048485
Bank_Level_Parallism_Col = 1.043210
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043210 

BW Util details:
bwutil = 0.000047 
total_CMD = 5624311 
util_bw = 264 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 5623957 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624241 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.778e-06
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624238 n_act=5 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.836e-05
n_activity=1620 dram_eff=0.1679
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624312i bk6: 0a 5624313i bk7: 0a 5624314i bk8: 16a 5624277i bk9: 19a 5624288i bk10: 16a 5624283i bk11: 16a 5624286i bk12: 1a 5624285i bk13: 0a 5624308i bk14: 0a 5624309i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926471
Row_Buffer_Locality_read = 0.926471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128492
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 5624311 
util_bw = 272 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 5623935 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624238 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 68 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624235 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.121e-05
n_activity=1663 dram_eff=0.1732
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624313i bk8: 19a 5624282i bk9: 20a 5624287i bk10: 17a 5624287i bk11: 16a 5624285i bk12: 0a 5624308i bk13: 0a 5624309i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000051 
total_CMD = 5624311 
util_bw = 288 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 5623925 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624235 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624237 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.978e-05
n_activity=1672 dram_eff=0.1675
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624313i bk6: 0a 5624313i bk7: 0a 5624313i bk8: 18a 5624283i bk9: 19a 5624287i bk10: 17a 5624285i bk11: 16a 5624285i bk12: 0a 5624308i bk13: 0a 5624310i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000050 
total_CMD = 5624311 
util_bw = 280 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 5623935 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624237 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624241 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.694e-05
n_activity=1559 dram_eff=0.1693
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624311i bk6: 0a 5624311i bk7: 0a 5624312i bk8: 18a 5624284i bk9: 16a 5624285i bk10: 16a 5624288i bk11: 16a 5624286i bk12: 0a 5624309i bk13: 0a 5624310i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 5624311 
util_bw = 264 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 5623949 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624241 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624235 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.121e-05
n_activity=1603 dram_eff=0.1797
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624312i bk5: 0a 5624313i bk6: 0a 5624313i bk7: 0a 5624313i bk8: 20a 5624271i bk9: 20a 5624275i bk10: 16a 5624286i bk11: 16a 5624285i bk12: 0a 5624308i bk13: 0a 5624308i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020725
Bank_Level_Parallism_Col = 1.021164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021164 

BW Util details:
bwutil = 0.000051 
total_CMD = 5624311 
util_bw = 288 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 5623924 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624235 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.44499e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624240 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.765e-05
n_activity=1418 dram_eff=0.189
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624313i bk8: 18a 5624272i bk9: 17a 5624274i bk10: 16a 5624286i bk11: 16a 5624286i bk12: 0a 5624309i bk13: 0a 5624309i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221519
Bank_Level_Parallism_Col = 1.180645
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180645 

BW Util details:
bwutil = 0.000048 
total_CMD = 5624311 
util_bw = 268 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 5623966 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624240 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=1.08458e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624242 n_act=4 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.623e-05
n_activity=1409 dram_eff=0.1845
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624313i bk6: 0a 5624313i bk7: 0a 5624313i bk8: 16a 5624272i bk9: 17a 5624273i bk10: 16a 5624285i bk11: 16a 5624285i bk12: 0a 5624309i bk13: 0a 5624310i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938462
Row_Buffer_Locality_read = 0.938462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005263
Bank_Level_Parallism_Col = 1.005376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005376 

BW Util details:
bwutil = 0.000046 
total_CMD = 5624311 
util_bw = 260 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 5623951 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624242 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 65 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.17878e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624226 n_act=5 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.69e-05
n_activity=1879 dram_eff=0.1703
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624311i bk4: 0a 5624311i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624313i bk8: 24a 5624285i bk9: 23a 5624287i bk10: 16a 5624287i bk11: 16a 5624286i bk12: 0a 5624309i bk13: 1a 5624285i bk14: 0a 5624308i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078947
Bank_Level_Parallism_Col = 1.069893
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069893 

BW Util details:
bwutil = 0.000057 
total_CMD = 5624311 
util_bw = 320 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 5623889 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624226 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 80 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624228 n_act=4 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.618e-05
n_activity=1830 dram_eff=0.1727
bk0: 0a 5624310i bk1: 0a 5624312i bk2: 0a 5624312i bk3: 0a 5624312i bk4: 0a 5624312i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624313i bk8: 23a 5624289i bk9: 24a 5624280i bk10: 16a 5624284i bk11: 16a 5624284i bk12: 0a 5624307i bk13: 0a 5624308i bk14: 0a 5624310i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949367
Row_Buffer_Locality_read = 0.949367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000056 
total_CMD = 5624311 
util_bw = 316 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 5623895 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624228 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 79 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624237 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.978e-05
n_activity=1688 dram_eff=0.1659
bk0: 0a 5624309i bk1: 0a 5624312i bk2: 0a 5624312i bk3: 0a 5624312i bk4: 0a 5624312i bk5: 0a 5624312i bk6: 0a 5624312i bk7: 0a 5624314i bk8: 23a 5624284i bk9: 22a 5624287i bk10: 13a 5624286i bk11: 12a 5624284i bk12: 0a 5624308i bk13: 0a 5624309i bk14: 0a 5624309i bk15: 0a 5624309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000050 
total_CMD = 5624311 
util_bw = 280 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 5623935 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624237 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5624311 n_nop=5624236 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.05e-05
n_activity=1713 dram_eff=0.1658
bk0: 0a 5624310i bk1: 0a 5624311i bk2: 0a 5624311i bk3: 0a 5624313i bk4: 0a 5624313i bk5: 0a 5624313i bk6: 0a 5624313i bk7: 0a 5624313i bk8: 25a 5624286i bk9: 22a 5624285i bk10: 12a 5624284i bk11: 12a 5624285i bk12: 0a 5624309i bk13: 0a 5624309i bk14: 0a 5624309i bk15: 0a 5624310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.943662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000050 
total_CMD = 5624311 
util_bw = 284 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 5623930 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5624311 
n_nop = 5624236 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9161, Miss = 99, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 9756, Miss = 96, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8690, Miss = 98, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9417, Miss = 99, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9490, Miss = 97, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9307, Miss = 96, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9104, Miss = 99, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9250, Miss = 99, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8799, Miss = 98, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8778, Miss = 96, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 9085, Miss = 100, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8873, Miss = 100, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 11603, Miss = 98, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8896, Miss = 97, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9157, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9128, Miss = 105, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9293, Miss = 109, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9306, Miss = 107, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9236, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9084, Miss = 104, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 8427, Miss = 100, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8560, Miss = 98, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 8563, Miss = 105, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 8668, Miss = 102, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 219631
L2_total_cache_misses = 2410
L2_total_cache_miss_rate = 0.0110
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 211823
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7808
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=219631
icnt_total_pkts_simt_to_mem=219631
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 219631
Req_Network_cycles = 2193178
Req_Network_injected_packets_per_cycle =       0.1001 
Req_Network_conflicts_per_cycle =       0.0023
Req_Network_conflicts_per_cycle_util =       0.0278
Req_Bank_Level_Parallism =       1.2238
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0042

Reply_Network_injected_packets_num = 219631
Reply_Network_cycles = 2193178
Reply_Network_injected_packets_per_cycle =        0.1001
Reply_Network_conflicts_per_cycle =        0.0078
Reply_Network_conflicts_per_cycle_util =       0.0950
Reply_Bank_Level_Parallism =       1.2195
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 32 sec (2552 sec)
gpgpu_simulation_rate = 3687 (inst/sec)
gpgpu_simulation_rate = 859 (cycle/sec)
gpgpu_silicon_slowdown = 1589057x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f920..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f910..

GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab3453a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 13: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 792276
gpu_sim_insn = 894703
gpu_ipc =       1.1293
gpu_tot_sim_cycle = 2985454
gpu_tot_sim_insn = 10304567
gpu_tot_ipc =       3.4516
gpu_tot_issued_cta = 58
gpu_occupancy = 10.5516% 
gpu_tot_occupancy = 16.6596% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0115
partiton_level_parallism_total  =       0.0766
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.2130
L2_BW  =       0.5036 GB/Sec
L2_BW_total  =       3.3471 GB/Sec
gpu_total_sim_rate=3097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7663, Miss = 856, Miss_rate = 0.112, Pending_hits = 86, Reservation_fails = 45
	L1D_cache_core[14]: Access = 5462, Miss = 965, Miss_rate = 0.177, Pending_hits = 88, Reservation_fails = 101
	L1D_cache_core[15]: Access = 136527, Miss = 10080, Miss_rate = 0.074, Pending_hits = 355, Reservation_fails = 210
	L1D_cache_core[16]: Access = 119046, Miss = 9012, Miss_rate = 0.076, Pending_hits = 321, Reservation_fails = 403
	L1D_cache_core[17]: Access = 337591, Miss = 17506, Miss_rate = 0.052, Pending_hits = 393, Reservation_fails = 574
	L1D_cache_core[18]: Access = 105591, Miss = 8234, Miss_rate = 0.078, Pending_hits = 307, Reservation_fails = 497
	L1D_cache_core[19]: Access = 84714, Miss = 6811, Miss_rate = 0.080, Pending_hits = 298, Reservation_fails = 603
	L1D_cache_core[20]: Access = 72480, Miss = 6053, Miss_rate = 0.084, Pending_hits = 314, Reservation_fails = 516
	L1D_cache_core[21]: Access = 67316, Miss = 5670, Miss_rate = 0.084, Pending_hits = 332, Reservation_fails = 429
	L1D_cache_core[22]: Access = 66342, Miss = 5640, Miss_rate = 0.085, Pending_hits = 304, Reservation_fails = 639
	L1D_cache_core[23]: Access = 57948, Miss = 5080, Miss_rate = 0.088, Pending_hits = 317, Reservation_fails = 499
	L1D_cache_core[24]: Access = 50313, Miss = 4560, Miss_rate = 0.091, Pending_hits = 325, Reservation_fails = 574
	L1D_cache_core[25]: Access = 38180, Miss = 3750, Miss_rate = 0.098, Pending_hits = 341, Reservation_fails = 417
	L1D_cache_core[26]: Access = 14211, Miss = 1784, Miss_rate = 0.126, Pending_hits = 169, Reservation_fails = 226
	L1D_cache_core[27]: Access = 258938, Miss = 9064, Miss_rate = 0.035, Pending_hits = 108, Reservation_fails = 258
	L1D_cache_core[28]: Access = 80, Miss = 66, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 2779408
	L1D_total_cache_misses = 166244
	L1D_total_cache_miss_rate = 0.0598
	L1D_total_cache_pending_hits = 7606
	L1D_total_cache_reservation_fails = 9235
	L1D_cache_data_port_util = 0.399
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2600456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 114993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2771428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7980

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 490
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 36582560
gpgpu_n_tot_w_icount = 1143205
gpgpu_n_stall_shd_mem = 1055487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220786
gpgpu_n_mem_write_global = 7980
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3010536
gpgpu_n_store_insn = 15700
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92678
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 914276
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141211
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7300	W0_Idle:5872620	W0_Scoreboard:19088035	W1:283660	W2:119766	W3:87779	W4:50802	W5:57251	W6:46273	W7:36018	W8:39227	W9:28602	W10:33051	W11:28721	W12:25065	W13:22645	W14:21817	W15:21273	W16:12588	W17:14406	W18:12347	W19:11113	W20:11730	W21:7768	W22:8615	W23:9825	W24:8330	W25:10520	W26:9375	W27:10504	W28:10858	W29:9348	W30:12786	W31:13082	W32:68060
single_issue_nums: WS0:312976	WS1:290597	WS2:264913	WS3:274719	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1306928 {8:163366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 319200 {40:7980,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6534640 {40:163366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 63840 {8:7980,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 396 
max_icnt2mem_latency = 147 
maxmrqlatency = 10 
max_icnt2sh_latency = 105 
averagemflatency = 227 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:920 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	221719 	7047 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	168457 	2878 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	220452 	3883 	2067 	1518 	784 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2850 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     23941     23932     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0     33352     33351     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0     33361     24028     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0     24755     12992      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0     23940     33372     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0     42954     34906     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     23937     23935     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     34908     33358     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0     33360     33356     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 28.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 21.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 20.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 21.000000 17.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 25.000000 22.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 18.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 23.000000 22.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 26.000000 23.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 24.000000 27.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 25.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 30.000000 24.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 928/50 = 18.559999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        22        22        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        20        28        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        22        21        17        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        22        20        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        21        17        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        25        22        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        22        18        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        23        22        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        26        23        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0        24        27        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        28        25        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        30        24        12        12         0         0         0         0 
total dram reads = 928
min_bank_accesses = 0!
chip skew: 83/70 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       11140     11299     47128     57662    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none       12522      9339     44814     53269    155499    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none       11565     12135     51654     52377    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none       11443     12894     47274     51517    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none       12089     14412     46352     45906    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none        9935     11279     50392     47633    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none       11182     13460     44981     47577    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none       10656     11267     49817     49199    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none       10361     11407     50762     51424    none      160723    none      none  
dram[9]:     none      none      none      none      none      none      none      none       13204     12629     47422     43917    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       12036     14951     41553     47172    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       11561     16100     50884     48476    none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       362       312       286       293       297       273       289       382       373       342       318       320       319       306       319
dram[1]:        321       382       338       308       331       296       328       289       373       380       332       318       362       308       304       265
dram[2]:        340       355       303       282       320       287       302       314       382       374       345       318       270       295       312       307
dram[3]:        329       340       309       317       287       299       313       294       370       374       351       318       318       282       295       276
dram[4]:        327       357       313       328       288       310       284       279       369       382       318       318       317       325       290       290
dram[5]:        337       352       325       264       285       297       305       319       383       382       318       318       307       312       327       298
dram[6]:        361       340       270       306       310       295       313       271       375       377       318       323       291       318       276       322
dram[7]:        353       345       340       286       320       276       295       319       380       379       338       319       328       310       332       305
dram[8]:        344       334       285       331       308       308       289       303       372       372       325       321       291       359       307       303
dram[9]:        323       368       288       316       269       312       274       310       374       382       318       318       319       312       290       331
dram[10]:        330       350       295       320       298       266       286       320       373       372       318       318       291       319       278GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f94c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f940..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f938..
       268
dram[11]:        323       333       295       314       255       288       300       272       372       383       325       351       302       307       307       351

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f928..
0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f920..
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0e36f9e0..
0	0	0	0	0	0	0	0	0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f918..
0	GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0e36f910..
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
GPGPU-Sim PTX: cudaLaunch for 0x0x55cb4ab3453a (mode=performance simulation) on stream 0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655995 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.023e-05
n_activity=1761 dram_eff=0.1749
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656078i bk8: 22a 7656051i bk9: 22a 7656045i bk10: 17a 7656052i bk11: 16a 7656050i bk12: 0a 7656074i bk13: 0a 7656074i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.040462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040462 

BW Util details:
bwutil = 0.000040 
total_CMD = 7656076 
util_bw = 308 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 7655678 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655995 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.30615e-06
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655990 n_act=5 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.232e-05
n_activity=1906 dram_eff=0.17
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656077i bk6: 0a 7656078i bk7: 0a 7656079i bk8: 20a 7656042i bk9: 28a 7656053i bk10: 16a 7656048i bk11: 16a 7656051i bk12: 1a 7656050i bk13: 0a 7656073i bk14: 0a 7656074i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938272
Row_Buffer_Locality_read = 0.938272
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.119792
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 7656076 
util_bw = 324 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 7655648 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655990 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 81 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655996 n_act=4 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.971e-05
n_activity=1751 dram_eff=0.1736
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656078i bk8: 22a 7656047i bk9: 21a 7656052i bk10: 17a 7656052i bk11: 16a 7656050i bk12: 0a 7656073i bk13: 0a 7656074i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 7656076 
util_bw = 304 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7655674 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655996 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 76 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655997 n_act=4 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.918e-05
n_activity=1766 dram_eff=0.1699
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656078i bk6: 0a 7656078i bk7: 0a 7656078i bk8: 22a 7656045i bk9: 20a 7656052i bk10: 17a 7656050i bk11: 16a 7656050i bk12: 0a 7656073i bk13: 0a 7656075i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946667
Row_Buffer_Locality_read = 0.946667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 7656076 
util_bw = 300 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7655678 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655997 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 75 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7656002 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.657e-05
n_activity=1647 dram_eff=0.17
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656076i bk6: 0a 7656076i bk7: 0a 7656077i bk8: 21a 7656049i bk9: 17a 7656050i bk10: 16a 7656053i bk11: 16a 7656051i bk12: 0a 7656074i bk13: 0a 7656075i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000037 
total_CMD = 7656076 
util_bw = 280 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7655698 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7656002 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655993 n_act=4 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.127e-05
n_activity=1757 dram_eff=0.1799
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656077i bk5: 0a 7656078i bk6: 0a 7656078i bk7: 0a 7656078i bk8: 25a 7656036i bk9: 22a 7656040i bk10: 16a 7656051i bk11: 16a 7656050i bk12: 0a 7656073i bk13: 0a 7656073i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949367
Row_Buffer_Locality_read = 0.949367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020408 

BW Util details:
bwutil = 0.000041 
total_CMD = 7656076 
util_bw = 316 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 7655661 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655993 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 79 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.26538e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7656000 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.762e-05
n_activity=1528 dram_eff=0.1885
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656078i bk8: 22a 7656037i bk9: 18a 7656039i bk10: 16a 7656051i bk11: 16a 7656051i bk12: 0a 7656074i bk13: 0a 7656074i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214724
Bank_Level_Parallism_Col = 1.175000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175000 

BW Util details:
bwutil = 0.000038 
total_CMD = 7656076 
util_bw = 288 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 7655711 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7656000 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.96753e-06
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655995 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.023e-05
n_activity=1673 dram_eff=0.1841
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656078i bk6: 0a 7656078i bk7: 0a 7656078i bk8: 23a 7656037i bk9: 22a 7656038i bk10: 16a 7656050i bk11: 16a 7656050i bk12: 0a 7656074i bk13: 0a 7656075i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004951

Bank_Level_Parallism_Col = 1.005051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005051 

BW Util details:
bwutil = 0.000040 
total_CMD = 7656076 
util_bw = 308 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 7655668 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655995 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.0083e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655989 n_act=5 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.284e-05
n_activity=1923 dram_eff=0.1706
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656076i bk4: 0a 7656076i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656078i bk8: 26a 7656050i bk9: 23a 7656052i bk10: 16a 7656052i bk11: 16a 7656051i bk12: 0a 7656074i bk13: 1a 7656050i bk14: 0a 7656073i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939024
Row_Buffer_Locality_read = 0.939024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078125
Bank_Level_Parallism_Col = 1.069149
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069149 

BW Util details:
bwutil = 0.000043 
total_CMD = 7656076 
util_bw = 328 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 7655646 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655989 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 82 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655989 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.336e-05
n_activity=1918 dram_eff=0.1731
bk0: 0a 7656075i bk1: 0a 7656077i bk2: 0a 7656077i bk3: 0a 7656077i bk4: 0a 7656077i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656078i bk8: 24a 7656054i bk9: 27a 7656045i bk10: 16a 7656049i bk11: 16a 7656049i bk12: 0a 7656072i bk13: 0a 7656073i bk14: 0a 7656075i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 7656076 
util_bw = 332 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 7655644 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655989 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655994 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.075e-05
n_activity=1864 dram_eff=0.1674
bk0: 0a 7656074i bk1: 0a 7656077i bk2: 0a 7656077i bk3: 0a 7656077i bk4: 0a 7656077i bk5: 0a 7656077i bk6: 0a 7656077i bk7: 0a 7656079i bk8: 28a 7656049i bk9: 25a 7656052i bk10: 13a 7656051i bk11: 12a 7656049i bk12: 0a 7656073i bk13: 0a 7656074i bk14: 0a 7656074i bk15: 0a 7656074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 7656076 
util_bw = 312 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 7655668 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655994 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7656076 n_nop=7655994 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.075e-05
n_activity=1851 dram_eff=0.1686
bk0: 0a 7656075i bk1: 0a 7656076i bk2: 0a 7656076i bk3: 0a 7656078i bk4: 0a 7656078i bk5: 0a 7656078i bk6: 0a 7656078i bk7: 0a 7656078i bk8: 30a 7656047i bk9: 24a 7656050i bk10: 12a 7656049i bk11: 12a 7656050i bk12: 0a 7656074i bk13: 0a 7656074i bk14: 0a 7656074i bk15: 0a 7656075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 7656076 
util_bw = 312 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 7655665 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7656076 
n_nop = 7655994 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9528, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10124, Miss = 102, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9072, Miss = 102, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9798, Miss = 108, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9868, Miss = 100, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9668, Miss = 97, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9496, Miss = 103, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9636, Miss = 100, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9197, Miss = 101, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9167, Miss = 97, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 9482, Miss = 105, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9269, Miss = 102, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 11995, Miss = 102, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9273, Miss = 98, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9545, Miss = 111, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9501, Miss = 110, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9680, Miss = 111, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9691, Miss = 107, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9623, Miss = 105, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9453, Miss = 107, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 8789, Miss = 105, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8934, Miss = 101, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 8932, Miss = 110, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 9045, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 228766
L2_total_cache_misses = 2492
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7980
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=228766
icnt_total_pkts_simt_to_mem=228766
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 228766
Req_Network_cycles = 2985454
Req_Network_injected_packets_per_cycle =       0.0766 
Req_Network_conflicts_per_cycle =       0.0017
Req_Network_conflicts_per_cycle_util =       0.0264
Req_Bank_Level_Parallism =       1.2130
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 228766
Reply_Network_cycles = 2985454
Reply_Network_injected_packets_per_cycle =        0.0766
Reply_Network_conflicts_per_cycle =        0.0057
Reply_Network_conflicts_per_cycle_util =       0.0904
Reply_Bank_Level_Parallism =       1.2089
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 27 sec (3327 sec)
gpgpu_simulation_rate = 3097 (inst/sec)
gpgpu_simulation_rate = 897 (cycle/sec)
gpgpu_silicon_slowdown = 1521739x
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 14: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 89534
gpu_sim_insn = 7007
gpu_ipc =       0.0783
gpu_tot_sim_cycle = 3074988
gpu_tot_sim_insn = 10311574
gpu_tot_ipc =       3.3534
gpu_tot_issued_cta = 59
gpu_occupancy = 3.1529% 
gpu_tot_occupancy = 16.4870% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0031
partiton_level_parallism_total  =       0.0745
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.2127
L2_BW  =       0.1342 GB/Sec
L2_BW_total  =       3.2535 GB/Sec
gpu_total_sim_rate=3023

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 198836, Miss = 9723, Miss_rate = 0.049, Pending_hits = 343, Reservation_fails = 181
	L1D_cache_core[1]: Access = 174329, Miss = 8650, Miss_rate = 0.050, Pending_hits = 318, Reservation_fails = 250
	L1D_cache_core[2]: Access = 175570, Miss = 8643, Miss_rate = 0.049, Pending_hits = 281, Reservation_fails = 292
	L1D_cache_core[3]: Access = 154481, Miss = 7763, Miss_rate = 0.050, Pending_hits = 294, Reservation_fails = 284
	L1D_cache_core[4]: Access = 123602, Miss = 6398, Miss_rate = 0.052, Pending_hits = 288, Reservation_fails = 360
	L1D_cache_core[5]: Access = 105362, Miss = 5611, Miss_rate = 0.053, Pending_hits = 305, Reservation_fails = 218
	L1D_cache_core[6]: Access = 97828, Miss = 5265, Miss_rate = 0.054, Pending_hits = 314, Reservation_fails = 266
	L1D_cache_core[7]: Access = 96383, Miss = 5212, Miss_rate = 0.054, Pending_hits = 299, Reservation_fails = 306
	L1D_cache_core[8]: Access = 83952, Miss = 4662, Miss_rate = 0.056, Pending_hits = 294, Reservation_fails = 351
	L1D_cache_core[9]: Access = 72331, Miss = 4169, Miss_rate = 0.058, Pending_hits = 313, Reservation_fails = 272
	L1D_cache_core[10]: Access = 54440, Miss = 3388, Miss_rate = 0.062, Pending_hits = 314, Reservation_fails = 325
	L1D_cache_core[11]: Access = 19806, Miss = 1563, Miss_rate = 0.079, Pending_hits = 164, Reservation_fails = 124
	L1D_cache_core[12]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7663, Miss = 856, Miss_rate = 0.112, Pending_hits = 86, Reservation_fails = 45
	L1D_cache_core[14]: Access = 5462, Miss = 965, Miss_rate = 0.177, Pending_hits = 88, Reservation_fails = 101
	L1D_cache_core[15]: Access = 136527, Miss = 10080, Miss_rate = 0.074, Pending_hits = 355, Reservation_fails = 210
	L1D_cache_core[16]: Access = 119046, Miss = 9012, Miss_rate = 0.076, Pending_hits = 321, Reservation_fails = 403
	L1D_cache_core[17]: Access = 337591, Miss = 17506, Miss_rate = 0.052, Pending_hits = 393, Reservation_fails = 574
	L1D_cache_core[18]: Access = 105591, Miss = 8234, Miss_rate = 0.078, Pending_hits = 307, Reservation_fails = 497
	L1D_cache_core[19]: Access = 84714, Miss = 6811, Miss_rate = 0.080, Pending_hits = 298, Reservation_fails = 603
	L1D_cache_core[20]: Access = 72480, Miss = 6053, Miss_rate = 0.084, Pending_hits = 314, Reservation_fails = 516
	L1D_cache_core[21]: Access = 67316, Miss = 5670, Miss_rate = 0.084, Pending_hits = 332, Reservation_fails = 429
	L1D_cache_core[22]: Access = 66342, Miss = 5640, Miss_rate = 0.085, Pending_hits = 304, Reservation_fails = 639
	L1D_cache_core[23]: Access = 57948, Miss = 5080, Miss_rate = 0.088, Pending_hits = 317, Reservation_fails = 499
	L1D_cache_core[24]: Access = 50313, Miss = 4560, Miss_rate = 0.091, Pending_hits = 325, Reservation_fails = 574
	L1D_cache_core[25]: Access = 38180, Miss = 3750, Miss_rate = 0.098, Pending_hits = 341, Reservation_fails = 417
	L1D_cache_core[26]: Access = 14211, Miss = 1784, Miss_rate = 0.126, Pending_hits = 169, Reservation_fails = 226
	L1D_cache_core[27]: Access = 258938, Miss = 9064, Miss_rate = 0.035, Pending_hits = 108, Reservation_fails = 258
	L1D_cache_core[28]: Access = 666, Miss = 339, Miss_rate = 0.509, Pending_hits = 8, Reservation_fails = 15
	L1D_cache_core[29]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 7, Reservation_fails = 0
	L1D_total_cache_accesses = 2779994
	L1D_total_cache_misses = 166517
	L1D_total_cache_miss_rate = 0.0599
	L1D_total_cache_pending_hits = 7607
	L1D_total_cache_reservation_fails = 9235
	L1D_cache_data_port_util = 0.394
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2600766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7607
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2772012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7982

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 490
ctas_completed 59, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14069, 10975, 9476, 11996, 10437, 11949, 8052, 7206, 
gpgpu_n_tot_thrd_icount = 36651904
gpgpu_n_tot_w_icount = 1145372
gpgpu_n_stall_shd_mem = 1055487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 221059
gpgpu_n_mem_write_global = 7982
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3011120
gpgpu_n_store_insn = 15702
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 94982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 914276
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141211
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7488	W0_Idle:6126177	W0_Scoreboard:19170255	W1:285667	W2:119766	W3:87779	W4:50802	W5:57251	W6:46273	W7:36018	W8:39227	W9:28602	W10:33051	W11:28721	W12:25065	W13:22645	W14:21817	W15:21273	W16:12588	W17:14406	W18:12347	W19:11113	W20:11730	W21:7768	W22:8615	W23:9825	W24:8330	W25:10520	W26:9375	W27:10504	W28:10858	W29:9348	W30:12786	W31:13082	W32:68220
single_issue_nums: WS0:315023	WS1:290637	WS2:264953	WS3:274759	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1309112 {8:163639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 319280 {40:7982,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2296800 {40:57420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6545560 {40:163639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 63856 {8:7982,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2296800 {40:57420,}
maxmflatency = 396 
max_icnt2mem_latency = 147 
maxmrqlatency = 10 
max_icnt2sh_latency = 105 
averagemflatency = 227 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:920 	0 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	221994 	7047 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57386 	34 	0 	0 	168732 	2878 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	220727 	3883 	2067 	1518 	784 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2934 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0     23941     23932     36961     41624         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0     33352     33351     44898     46093      5671         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0     33361     24028     47288     51951         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0     24755     12992      5651     60753         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0     23940     33372     80836     65213         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0     42954     34906     85296    107919         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     23937     23935     66408    138034         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     34908     33358     67825     69020         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0     33360     33356     70215    115285         0      5652         0         0 
dram[9]:         0         0         0         0         0         0         0         0      7511     20596    116480    120066         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0     34552      7803     71410     54928         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0     18414     35766    123321    124738         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 28.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 21.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 20.000000 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 21.000000 17.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 25.000000 22.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 18.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 23.000000 22.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 26.000000 23.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 24.000000 27.000000 16.000000 16.000000      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 25.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 30.000000 24.000000 12.000000 12.000000      -nan      -nan      -nan      -nan 
average row locality = 928/50 = 18.559999
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        22        22        17        16         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        20        28        16        16         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        22        21        17        16         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        22        20        17        16         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        21        17        16        16         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        25        22        16        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        22        18        16        16         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        23        22        16        16         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        26        23        16        16         0         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0        24        27        16        16         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        28        25        13        12         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        30        24        12        12         0         0         0         0 
total dram reads = 928
min_bank_accesses = 0!
chip skew: 83/70 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none       11193     11363     47238     57720    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none       12568      9414     44916     53342    155499    none      none      none  
dram[2]:     none      none      none      none      none      none      none      none       11597     12146     51805     52523    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none       11486     12906     47398     51677    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none       12122     14426     46469     46008    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none       10000     11300     50509     47778    none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none       11224     13473     45068     47606    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none       10737     11330     49948     49243    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none       10379     11407     50864     51453    none      160723    none      none  
dram[9]:     none      none      none      none      none      none      none      none       13252     12689     47538     43976    none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none       12094     14988     41642     47191    none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none       11599     16129     51039     48631    none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       362       312       286       293       297       273       289       382       373       342       318       320       319       306       319
dram[1]:        321       382       338       308       331       296       328       289       373       380       332       318       362       308       304       265
dram[2]:        340       355       303       282       320       287       302       314       382       374       345       318       270       295       312       307
dram[3]:        329       340       309       317       287       299       313       294       370       374       351       318       318       282       295       276
dram[4]:        327       357       313       328       288       310       284       279       369       382       318       318       317       325       290       290
dram[5]:        337       352       325       264       285       297       305       319       383       382       318       318       307       312       327       298
dram[6]:        361       340       270       306       310       295       313       271       375       377       318       323       291       318       276       322
dram[7]:        353       345       340       286       320       276       295       319       380       379       338       319       328       310       332       305
dram[8]:        344       334       285       331       308       308       289       303       372       372       325       321       291       359       307       303
dram[9]:        323       368       288       316       269       312       274       310       374       382       318       318       319       312       290       331
dram[10]:        330       350       295       320       298       266       286       320       373       372       318       318       291       319       278       268
dram[11]:        323       333       295       314       255       288       300       272       372       383       325       351       302       307       307       351

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885600 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.906e-05
n_activity=1761 dram_eff=0.1749
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885683i bk8: 22a 7885656i bk9: 22a 7885650i bk10: 17a 7885657i bk11: 16a 7885655i bk12: 0a 7885679i bk13: 0a 7885679i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.040462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040462 

BW Util details:
bwutil = 0.000039 
total_CMD = 7885681 
util_bw = 308 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 7885283 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885600 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.26812e-06
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885595 n_act=5 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.109e-05
n_activity=1906 dram_eff=0.17
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885682i bk6: 0a 7885683i bk7: 0a 7885684i bk8: 20a 7885647i bk9: 28a 7885658i bk10: 16a 7885653i bk11: 16a 7885656i bk12: 1a 7885655i bk13: 0a 7885678i bk14: 0a 7885679i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938272
Row_Buffer_Locality_read = 0.938272
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.119792
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 7885681 
util_bw = 324 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 7885253 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885595 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 81 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885601 n_act=4 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.855e-05
n_activity=1751 dram_eff=0.1736
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885683i bk8: 22a 7885652i bk9: 21a 7885657i bk10: 17a 7885657i bk11: 16a 7885655i bk12: 0a 7885678i bk13: 0a 7885679i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 7885681 
util_bw = 304 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7885279 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885601 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 76 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885602 n_act=4 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.804e-05
n_activity=1766 dram_eff=0.1699
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885683i bk6: 0a 7885683i bk7: 0a 7885683i bk8: 22a 7885650i bk9: 20a 7885657i bk10: 17a 7885655i bk11: 16a 7885655i bk12: 0a 7885678i bk13: 0a 7885680i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946667
Row_Buffer_Locality_read = 0.946667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 7885681 
util_bw = 300 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7885283 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885602 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 75 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885607 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.551e-05
n_activity=1647 dram_eff=0.17
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885681i bk6: 0a 7885681i bk7: 0a 7885682i bk8: 21a 7885654i bk9: 17a 7885655i bk10: 16a 7885658i bk11: 16a 7885656i bk12: 0a 7885679i bk13: 0a 7885680i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 7885681 
util_bw = 280 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 7885303 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885607 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885598 n_act=4 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.007e-05
n_activity=1757 dram_eff=0.1799
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885682i bk5: 0a 7885683i bk6: 0a 7885683i bk7: 0a 7885683i bk8: 25a 7885641i bk9: 22a 7885645i bk10: 16a 7885656i bk11: 16a 7885655i bk12: 0a 7885678i bk13: 0a 7885678i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949367
Row_Buffer_Locality_read = 0.949367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020408 

BW Util details:
bwutil = 0.000040 
total_CMD = 7885681 
util_bw = 316 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 7885266 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885598 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 79 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.1703e-06
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885605 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.652e-05
n_activity=1528 dram_eff=0.1885
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885683i bk8: 22a 7885642i bk9: 18a 7885644i bk10: 16a 7885656i bk11: 16a 7885656i bk12: 0a 7885679i bk13: 0a 7885679i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214724
Bank_Level_Parallism_Col = 1.175000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175000 

BW Util details:
bwutil = 0.000037 
total_CMD = 7885681 
util_bw = 288 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 7885316 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885605 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.73554e-06
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885600 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.906e-05
n_activity=1673 dram_eff=0.1841
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885683i bk6: 0a 7885683i bk7: 0a 7885683i bk8: 23a 7885642i bk9: 22a 7885643i bk10: 16a 7885655i bk11: 16a 7885655i bk12: 0a 7885679i bk13: 0a 7885680i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004951
Bank_Level_Parallism_Col = 1.005051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005051 

BW Util details:
bwutil = 0.000039 
total_CMD = 7885681 
util_bw = 308 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 7885273 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885600 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.83336e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885594 n_act=5 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.159e-05
n_activity=1923 dram_eff=0.1706
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885681i bk4: 0a 7885681i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885683i bk8: 26a 7885655i bk9: 23a 7885657i bk10: 16a 7885657i bk11: 16a 7885656i bk12: 0a 7885679i bk13: 1a 7885655i bk14: 0a 7885678i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939024
Row_Buffer_Locality_read = 0.939024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078125
Bank_Level_Parallism_Col = 1.069149
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069149 

BW Util details:
bwutil = 0.000042 
total_CMD = 7885681 
util_bw = 328 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 7885251 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885594 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 82 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885594 n_act=4 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.21e-05
n_activity=1918 dram_eff=0.1731
bk0: 0a 7885680i bk1: 0a 7885682i bk2: 0a 7885682i bk3: 0a 7885682i bk4: 0a 7885682i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885683i bk8: 24a 7885659i bk9: 27a 7885650i bk10: 16a 7885654i bk11: 16a 7885654i bk12: 0a 7885677i bk13: 0a 7885678i bk14: 0a 7885680i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951807
Row_Buffer_Locality_read = 0.951807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000042 
total_CMD = 7885681 
util_bw = 332 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 7885249 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885594 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 83 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885599 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.957e-05
n_activity=1864 dram_eff=0.1674
bk0: 0a 7885679i bk1: 0a 7885682i bk2: 0a 7885682i bk3: 0a 7885682i bk4: 0a 7885682i bk5: 0a 7885682i bk6: 0a 7885682i bk7: 0a 7885684i bk8: 28a 7885654i bk9: 25a 7885657i bk10: 13a 7885656i bk11: 12a 7885654i bk12: 0a 7885678i bk13: 0a 7885679i bk14: 0a 7885679i bk15: 0a 7885679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 7885681 
util_bw = 312 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 7885273 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885599 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7885681 n_nop=7885599 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.957e-05
n_activity=1851 dram_eff=0.1686
bk0: 0a 7885680i bk1: 0a 7885681i bk2: 0a 7885681i bk3: 0a 7885683i bk4: 0a 7885683i bk5: 0a 7885683i bk6: 0a 7885683i bk7: 0a 7885683i bk8: 30a 7885652i bk9: 24a 7885655i bk10: 12a 7885654i bk11: 12a 7885655i bk12: 0a 7885679i bk13: 0a 7885679i bk14: 0a 7885679i bk15: 0a 7885680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 7885681 
util_bw = 312 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 7885270 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7885681 
n_nop = 7885599 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9542, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10134, Miss = 102, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9083, Miss = 102, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9812, Miss = 108, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9882, Miss = 100, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9679, Miss = 97, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9513, Miss = 103, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9652, Miss = 100, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9212, Miss = 101, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9178, Miss = 97, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 9497, Miss = 105, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9281, Miss = 102, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12005, Miss = 102, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9276, Miss = 98, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9562, Miss = 111, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9510, Miss = 110, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9689, Miss = 111, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9693, Miss = 107, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9636, Miss = 105, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9464, Miss = 107, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 8801, Miss = 105, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8939, Miss = 101, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 8945, Miss = 110, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 9056, Miss = 104, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 229041
L2_total_cache_misses = 2492
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7982
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=229041
icnt_total_pkts_simt_to_mem=229041
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 229041
Req_Network_cycles = 3074988
Req_Network_injected_packets_per_cycle =       0.0745 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0264
Req_Bank_Level_Parallism =       1.2127
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 229041
Reply_Network_cycles = 3074988
Reply_Network_injected_packets_per_cycle =        0.0745
Reply_Network_conflicts_per_cycle =        0.0056
Reply_Network_conflicts_per_cycle_util =       0.0903
Reply_Bank_Level_Parallism =       1.2086
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 51 sec (3411 sec)
gpgpu_simulation_rate = 3023 (inst/sec)
gpgpu_simulation_rate = 901 (cycle/sec)
gpgpu_silicon_slowdown = 1514983x
