digraph "CFG for '_Z9simKerneliiPfS_S_PiS0_S0_S_S_S0_f' function" {
	label="CFG for '_Z9simKerneliiPfS_S_PiS0_S0_S_S_S0_f' function";

	Node0x5db9600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%12:\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %13, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %21, %0\l  br i1 %22, label %23, label %94\l|{<s0>T|<s1>F}}"];
	Node0x5db9600:s0 -> Node0x5dbc180;
	Node0x5db9600:s1 -> Node0x5dbc210;
	Node0x5dbc180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%23:\l23:                                               \l  %24 = mul nsw i32 %21, %1\l  %25 = sext i32 %21 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %7, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %28 = add nsw i32 %27, %24\l  %29 = add nsw i32 %24, %1\l  %30 = icmp slt i32 %27, %1\l  br i1 %30, label %31, label %91\l|{<s0>T|<s1>F}}"];
	Node0x5dbc180:s0 -> Node0x5dbcea0;
	Node0x5dbc180:s1 -> Node0x5dbcf30;
	Node0x5dbcea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%31:\l31:                                               \l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %6, i64 %25\l  %33 = getelementptr inbounds float, float addrspace(1)* %9, i64 %25\l  %34 = getelementptr inbounds float, float addrspace(1)* %8, i64 %25\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %10, i64 %25\l  br label %36\l}"];
	Node0x5dbcea0 -> Node0x5dbae90;
	Node0x5dbae90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %28, %31 ], [ %89, %87 ]\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !11\l  %41 = srem i32 %37, %1\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %3, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !11\l  %45 = fmul contract float %40, %44\l  %46 = getelementptr inbounds float, float addrspace(1)* %4, i64 %42\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !11\l  %48 = fadd contract float %47, %11\l  %49 = fcmp contract ogt float %45, %48\l  %50 = fneg contract float %47\l  %51 = fsub contract float %50, %11\l  %52 = fcmp contract olt float %45, %51\l  %53 = select i1 %49, i1 true, i1 %52\l  br i1 %53, label %54, label %87\l|{<s0>T|<s1>F}}"];
	Node0x5dbae90:s0 -> Node0x5dbe620;
	Node0x5dbae90:s1 -> Node0x5dbd4d0;
	Node0x5dbe620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%54:\l54:                                               \l  br i1 %49, label %55, label %66\l|{<s0>T|<s1>F}}"];
	Node0x5dbe620:s0 -> Node0x5dbe760;
	Node0x5dbe620:s1 -> Node0x5dbe7b0;
	Node0x5dbe760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%55:\l55:                                               \l  %56 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7\l  %57 = icmp slt i32 %56, 1\l  br i1 %57, label %58, label %66\l|{<s0>T|<s1>F}}"];
	Node0x5dbe760:s0 -> Node0x5dbf000;
	Node0x5dbe760:s1 -> Node0x5dbe7b0;
	Node0x5dbf000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%58:\l58:                                               \l  %59 = fadd contract float %44, %47\l  %60 = fadd contract float %59, %11\l  store float %60, float addrspace(1)* %33, align 4, !tbaa !11\l  %61 = sub nsw i32 1, %56\l  %62 = sitofp i32 %61 to float\l  %63 = fmul contract float %60, %62\l  %64 = load float, float addrspace(1)* %34, align 4, !tbaa !11\l  %65 = fsub contract float %64, %63\l  br label %78\l}"];
	Node0x5dbf000 -> Node0x5dbd1a0;
	Node0x5dbe7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%66:\l66:                                               \l  br i1 %52, label %67, label %87\l|{<s0>T|<s1>F}}"];
	Node0x5dbe7b0:s0 -> Node0x5dbd260;
	Node0x5dbe7b0:s1 -> Node0x5dbd4d0;
	Node0x5dbd260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%67:\l67:                                               \l  %68 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7\l  %69 = icmp sgt i32 %68, -1\l  br i1 %69, label %70, label %87\l|{<s0>T|<s1>F}}"];
	Node0x5dbd260:s0 -> Node0x5dbfa70;
	Node0x5dbd260:s1 -> Node0x5dbd4d0;
	Node0x5dbfa70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%70:\l70:                                               \l  %71 = fsub contract float %44, %47\l  %72 = fsub contract float %71, %11\l  store float %72, float addrspace(1)* %33, align 4, !tbaa !11\l  %73 = add nuw nsw i32 %68, 1\l  %74 = sitofp i32 %73 to float\l  %75 = fmul contract float %72, %74\l  %76 = load float, float addrspace(1)* %34, align 4, !tbaa !11\l  %77 = fadd contract float %75, %76\l  br label %78\l}"];
	Node0x5dbfa70 -> Node0x5dbd1a0;
	Node0x5dbd1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%78:\l78:                                               \l  %79 = phi float [ %77, %70 ], [ %65, %58 ]\l  %80 = phi i32 [ %73, %70 ], [ %61, %58 ]\l  %81 = phi i32 [ -1, %70 ], [ 1, %58 ]\l  store float %79, float addrspace(1)* %34, align 4, !tbaa !11\l  %82 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7\l  %83 = add nsw i32 %82, %80\l  store i32 %83, i32 addrspace(1)* %35, align 4, !tbaa !7\l  store i32 %81, i32 addrspace(1)* %32, align 4, !tbaa !7\l  %84 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %42\l  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !7\l  %86 = add nsw i32 %85, %37\l  br label %87\l}"];
	Node0x5dbd1a0 -> Node0x5dbd4d0;
	Node0x5dbd4d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  %88 = phi i32 [ %37, %67 ], [ %37, %66 ], [ %37, %36 ], [ %86, %78 ]\l  %89 = add nsw i32 %88, 1\l  %90 = icmp slt i32 %89, %29\l  br i1 %90, label %36, label %91, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5dbd4d0:s0 -> Node0x5dbae90;
	Node0x5dbd4d0:s1 -> Node0x5dbcf30;
	Node0x5dbcf30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%91:\l91:                                               \l  %92 = phi i32 [ %28, %23 ], [ %89, %87 ]\l  %93 = sub nsw i32 %92, %29\l  store i32 %93, i32 addrspace(1)* %26, align 4, !tbaa !7\l  br label %94\l}"];
	Node0x5dbcf30 -> Node0x5dbc210;
	Node0x5dbc210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%94:\l94:                                               \l  ret void\l}"];
}
