// Seed: 2645578583
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output tri  id_0,
    input  tri0 _id_1,
    input  tri1 id_2
);
  wire [-1 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input wire id_0,
    output wor id_1
    , id_9,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign id_5 = id_3 && id_10;
endmodule
