{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@348:364@HdlStmProcess", "  default: up_rdata = 'h00;\n  endcase\nend\n\n/* IRQ pending register is write-1-to-clear */\nalways @(*) begin\n  if (up_wreq == 1'b1 && up_waddr == 12'h21) begin\n    up_irq_clear = up_wdata[NUM_IRQS-1:0];\n  end else begin\n    up_irq_clear = {NUM_IRQS{1'b0}};\n  end\nend\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    up_scratch <= 'h00;\n    up_irq_enable <= {NUM_IRQS{1'b0}};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[353, "always @(*) begin\n"], [354, "  if (up_wreq == 1'b1 && up_waddr == 12'h21) begin\n"], [355, "    up_irq_clear = up_wdata[NUM_IRQS-1:0];\n"], [356, "  end else begin\n"], [357, "    up_irq_clear = {NUM_IRQS{1'b0}};\n"], [358, "  end\n"], [359, "end\n"]], "Add": [[359, "    assign up_link_enable_cnt_s = up_link_enable_cnt;\n"]]}}