
---------- Begin Simulation Statistics ----------
final_tick                                82794551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702828                       # Number of bytes of host memory used
host_op_rate                                   310697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   322.49                       # Real time elapsed on the host
host_tick_rate                              256736341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082795                       # Number of seconds simulated
sim_ticks                                 82794551000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694692                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101810                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727664                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477738                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.655891                       # CPI: cycles per instruction
system.cpu.discardedOps                        190641                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610054                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402275                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32921753                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603904                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165589102                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132667349                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66668                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47522                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127737                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15790656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15790656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180061                       # Request fanout histogram
system.membus.respLayer1.occupancy          968516500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           597862500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       719443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          105777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87319808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87386944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114647                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4266752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           826992                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 826413     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    579      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             826992                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1364687000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067397496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               532201                       # number of demand (read+write) hits
system.l2.demand_hits::total                   532280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              532201                       # number of overall hits
system.l2.overall_hits::total                  532280                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179397                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180065                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            179397                       # number of overall misses
system.l2.overall_misses::total                180065                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14886192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14937401500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14886192500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14937401500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.252104                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.252104                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76660.179641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82979.049259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82955.607697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76660.179641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82979.049259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82955.607697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               66668                       # number of writebacks
system.l2.writebacks::total                     66668                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180061                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13092018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13136547500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13092018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13136547500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.252099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252772                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.252099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252772                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66660.179641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72979.539335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72956.095434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66660.179641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72979.539335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72956.095434                       # average overall mshr miss latency
system.l2.replacements                         114647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            158608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158608                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10856927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10856927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.446095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84994.379076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84994.379076                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9579557000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9579557000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.446095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.446095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74994.379076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74994.379076                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76660.179641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76660.179641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66660.179641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66660.179641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        373593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            373593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4029265500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4029265500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77995.847851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77995.847851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3512461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3512461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67997.163931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67997.163931                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63198.228702                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.898059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.718715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.500223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63030.009763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3026383                       # Number of tag accesses
system.l2.tags.data_accesses                  3026383                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11481152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11523904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4266752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4266752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        66668                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              66668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            516362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         138670382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139186744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       516362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           516362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51534213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51534213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51534213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           516362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        138670382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190720957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026723932500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4011                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4011                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      66668                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2330356000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5705899750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12944.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31694.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   129980                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45816                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  123383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.741238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.745941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.968165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44936     63.40%     63.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7760     10.95%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1555      2.19%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          925      1.31%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9312     13.14%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          763      1.08%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      0.44%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      0.49%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4963      7.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70876                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.881326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.474322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.820951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3738     93.19%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      6.33%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      0.20%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4011                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.615308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2817     70.23%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.37%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1100     27.42%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      1.65%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.25%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4011                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11521856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4265216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11523904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4266752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       139.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82793605000                       # Total gap between requests
system.mem_ctrls.avgGap                     335564.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11479104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4265216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 516362.483806452481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 138645645.895223230124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51515660.734726376832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66668                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17156750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5688743000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1932865319000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25683.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31711.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28992399.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255919020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136020390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           646712640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          175084020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6535467120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19783386720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15133413600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42666003510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.323811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39144033750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2764580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40885937250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            250142760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            132954030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           638694420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172797660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6535467120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19790901030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15127085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42648042780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.106879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39127367000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2764580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40902604000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662704                       # number of overall hits
system.cpu.icache.overall_hits::total         9662704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53925000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53925000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53925000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53925000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72188.755020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72188.755020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72188.755020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72188.755020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53178000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53178000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71188.755020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71188.755020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71188.755020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71188.755020                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53925000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53925000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72188.755020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72188.755020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71188.755020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71188.755020                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.539906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.346720                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.539906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313287                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762384                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762384                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770295                       # number of overall misses
system.cpu.dcache.overall_misses::total        770295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23275363000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23275363000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23275363000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23275363000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52075166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52075166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52083582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52083582                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014790                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30529.710749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30529.710749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30216.167832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30216.167832                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       165115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    90.128275                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652775                       # number of writebacks
system.cpu.dcache.writebacks::total            652775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711598                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21000324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21000324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21546384999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21546384999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29843.062732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29843.062732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30278.872339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30278.872339                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40707301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40707301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8489356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8489356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20320.937180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20320.937180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8047134500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8047134500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19281.639739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19281.639739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14786007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14786007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031472                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42905.249260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42905.249260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58275                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12953190000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12953190000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45236.305855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45236.305855                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    546060499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    546060499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69069.124589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69069.124589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.074179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.110145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.074179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104878913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104878913                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82794551000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
