module fifo_s;
   input         ignored_signal;
   input         reset;
   output [31:0] out_bus;
   output        out_signal;
endmodule