<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\ip\fifo_hs\fifo_hs.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\ip\fifo_sc_fifo1\fifo_sc_fifo1.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\ip\fifo_sc_fifo2\fifo_sc_fifo2.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\ip\gowin_rpll25M\gowin_rpll25M.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\ip\gowin_rpll50M\gowin_rpll50M.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\main.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\arp\arp.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\arp\arp_rx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\arp\arp_tx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2eth\cmos2eth.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2eth\cmos_data_rev.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2eth\cmos_udp_send.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos_config\cmos_config.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos_config\config_ctrl.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos_config\i2c_send.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\eth_trans\crc32.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\eth_trans\eth_trans.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\eth_trans\rgmii_rx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\eth_trans\rgmii_tx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\icmp\icmp.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\icmp\icmp_rx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\icmp\icmp_tx.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\key_filter\key_filter.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2transformer\cmos2transformer.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2transformer\data2gray.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2transformer\gray2transformer.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2transformer\transformer_send.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2gray\cmos2gray.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2gray\data2gray.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2gray\filter_send.v<br>
D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\rtl\cmos2gray\gray2filter.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18EQ144PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 13 17:57:07 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 325.211MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 0.735s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.265s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.75s, Elapsed time = 0h 0m 0.765s, Peak memory usage = 325.211MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.221s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.146s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 325.211MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.968s, Elapsed time = 0h 0m 0.972s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.131s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.249s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 325.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.387s, Peak memory usage = 325.211MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.444s, Peak memory usage = 325.211MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 325.211MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>51</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1844</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>345</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>368</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>321</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>288</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>374</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>108</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3059</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>328</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>963</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1768</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>730</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>730</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3877(3087 LUT, 730 ALU, 10 RAM16) / 20736</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1844 / 15912</td>
<td>12%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15912</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1844 / 15912</td>
<td>12%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>17 / 46</td>
<td>37%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>eth_trans_inst/rgmii_rx_inst/BUFIO_inst_1/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/BUFIO_inst_1/I </td>
</tr>
<tr>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam2_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam2_pclk_ibuf/I </td>
</tr>
<tr>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_rxc_bufio</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/BUFIO_inst_1/O </td>
</tr>
<tr>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O </td>
</tr>
<tr>
<td>inst_cmos_config/inst_i2c_send/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1/Q </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>60.000</td>
<td>16.7</td>
<td>0.000</td>
<td>30.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.3</td>
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cam1_pclk</td>
<td>100.0(MHz)</td>
<td>148.2(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam2_pclk</td>
<td>100.0(MHz)</td>
<td>347.2(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
<td>100.0(MHz)</td>
<td>95.8(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_2</td>
<td>100.0(MHz)</td>
<td>208.7(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>215.2(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>arp_inst/pc_ip_0_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>arp_inst/pc_ip_0_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>1.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/SUM</td>
</tr>
<tr>
<td>1.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s1/I1</td>
</tr>
<tr>
<td>2.566</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>2.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>2.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>2.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>2.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>3.459</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>3.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>4.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>4.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>4.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>4.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>4.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>4.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>4.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>4.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>4.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>4.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>4.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>4.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>4.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>4.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>4.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>5.218</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s35/I2</td>
</tr>
<tr>
<td>5.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s35/F</td>
</tr>
<tr>
<td>5.908</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s34/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s34/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s27/I1</td>
</tr>
<tr>
<td>7.217</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s27/F</td>
</tr>
<tr>
<td>7.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s20/I1</td>
</tr>
<tr>
<td>8.009</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s20/F</td>
</tr>
<tr>
<td>8.246</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s14/I1</td>
</tr>
<tr>
<td>8.801</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s14/F</td>
</tr>
<tr>
<td>9.038</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s12/I0</td>
</tr>
<tr>
<td>9.555</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s12/F</td>
</tr>
<tr>
<td>9.792</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s10/I1</td>
</tr>
<tr>
<td>10.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s10/F</td>
</tr>
<tr>
<td>10.584</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.328, 70.433%; route: 2.844, 27.337%; tC2Q: 0.232, 2.230%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>arp_inst/pc_ip_0_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>arp_inst/pc_ip_0_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>1.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/SUM</td>
</tr>
<tr>
<td>1.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s1/I1</td>
</tr>
<tr>
<td>2.566</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>2.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>2.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>2.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>2.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>3.459</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>3.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>4.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>4.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>4.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>4.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>4.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>4.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>4.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>4.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>4.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>4.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>4.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>4.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>4.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>4.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>4.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>5.218</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s36/I2</td>
</tr>
<tr>
<td>5.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s36/F</td>
</tr>
<tr>
<td>5.908</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s35/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s35/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s25/I1</td>
</tr>
<tr>
<td>7.217</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s25/F</td>
</tr>
<tr>
<td>7.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s20/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s20/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s14/I1</td>
</tr>
<tr>
<td>8.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s14/F</td>
</tr>
<tr>
<td>9.000</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s11/I0</td>
</tr>
<tr>
<td>9.517</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s11/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s10/I0</td>
</tr>
<tr>
<td>10.271</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s10/F</td>
</tr>
<tr>
<td>10.508</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.252, 70.216%; route: 2.844, 27.538%; tC2Q: 0.232, 2.246%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>arp_inst/pc_ip_0_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>arp_inst/pc_ip_0_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_0_s0/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>1.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_3_s0/SUM</td>
</tr>
<tr>
<td>1.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_3_s1/I1</td>
</tr>
<tr>
<td>2.566</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>2.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>2.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>2.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>2.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>3.459</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>3.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>4.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>4.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>4.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>4.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>4.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>4.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>4.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>4.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>4.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>4.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>4.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>4.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>4.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>4.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>4.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>4.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>4.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>4.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>4.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>5.218</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s33/I2</td>
</tr>
<tr>
<td>5.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s33/F</td>
</tr>
<tr>
<td>5.908</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s32/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s32/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s26/I1</td>
</tr>
<tr>
<td>7.217</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s26/F</td>
</tr>
<tr>
<td>7.454</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s20/I0</td>
</tr>
<tr>
<td>7.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s20/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s15/I2</td>
</tr>
<tr>
<td>8.661</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s15/F</td>
</tr>
<tr>
<td>8.898</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s11/I1</td>
</tr>
<tr>
<td>9.453</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s11/F</td>
</tr>
<tr>
<td>9.690</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s10/I0</td>
</tr>
<tr>
<td>10.207</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s10/F</td>
</tr>
<tr>
<td>10.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.188, 70.030%; route: 2.844, 27.710%; tC2Q: 0.232, 2.260%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_17_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_17_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_1_s/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_1_s/COUT</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_2_s/CIN</td>
</tr>
<tr>
<td>1.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_2_s/COUT</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_3_s/CIN</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_3_s/COUT</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_4_s/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_4_s/SUM</td>
</tr>
<tr>
<td>1.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_4_s0/I0</td>
</tr>
<tr>
<td>2.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>2.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>2.581</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>2.616</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>2.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>2.651</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>2.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>2.721</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>2.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>2.757</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_13_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_14_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_14_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_15_s0/CIN</td>
</tr>
<tr>
<td>2.933</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_15_s0/COUT</td>
</tr>
<tr>
<td>2.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_16_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_16_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_17_s0/CIN</td>
</tr>
<tr>
<td>3.438</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_17_s0/SUM</td>
</tr>
<tr>
<td>3.675</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_1_s0/I1</td>
</tr>
<tr>
<td>4.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_1_s0/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>4.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>4.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>4.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>4.854</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>4.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>4.889</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>icmp_inst/icmp_tx_inst/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>4.924</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>5.161</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s25/I2</td>
</tr>
<tr>
<td>5.614</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s25/F</td>
</tr>
<tr>
<td>5.851</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s24/I0</td>
</tr>
<tr>
<td>6.368</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s24/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s20/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s20/F</td>
</tr>
<tr>
<td>7.397</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s16/I2</td>
</tr>
<tr>
<td>7.850</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s16/F</td>
</tr>
<tr>
<td>8.087</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s11/I1</td>
</tr>
<tr>
<td>8.642</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s11/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s9/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s9/F</td>
</tr>
<tr>
<td>9.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s6/I3</td>
</tr>
<tr>
<td>10.004</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/n1655_s6/F</td>
</tr>
<tr>
<td>10.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.985, 69.428%; route: 2.844, 28.266%; tC2Q: 0.232, 2.306%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>arp_inst/pc_ip_0_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>arp_inst/pc_ip_0_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_0_s0/I1</td>
</tr>
<tr>
<td>1.219</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>1.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>1.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>1.289</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/SUM</td>
</tr>
<tr>
<td>1.996</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s1/I1</td>
</tr>
<tr>
<td>2.566</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>2.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>2.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>2.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>2.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>3.459</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>3.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>4.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>4.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>4.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>4.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>4.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>4.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>4.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>4.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>4.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>4.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>4.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>4.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>4.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>5.239</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/SUM</td>
</tr>
<tr>
<td>5.476</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s23/I1</td>
</tr>
<tr>
<td>6.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s23/F</td>
</tr>
<tr>
<td>6.268</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s21/I1</td>
</tr>
<tr>
<td>6.823</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s21/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s18/I0</td>
</tr>
<tr>
<td>7.577</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s18/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s14/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s14/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s11/I0</td>
</tr>
<tr>
<td>9.021</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s11/F</td>
</tr>
<tr>
<td>9.258</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s10/I1</td>
</tr>
<tr>
<td>9.813</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s10/F</td>
</tr>
<tr>
<td>10.050</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>eth_trans_inst/rgmii_rx_inst/rgmii_eth_txc_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1163</td>
<td>eth_trans_inst/rgmii_rx_inst/BUFG_inst/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.031, 71.238%; route: 2.607, 26.412%; tC2Q: 0.232, 2.350%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
