Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 11 20:55:03 2025
| Host         : DESKTOP-S2GG9RF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mult_n_timing_summary_routed.rpt -pb mult_n_timing_summary_routed.pb -rpx mult_n_timing_summary_routed.rpx -warn_on_violation
| Design       : mult_n
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gata_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gata
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.141ns  (logic 3.233ns (62.879%)  route 1.909ns (37.121%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  gata_reg/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  gata_reg/Q
                         net (fo=1, routed)           1.909     2.427    gata_OBUF
    V8                   OBUF (Prop_obuf_I_O)         2.715     5.141 r  gata_OBUF_inst/O
                         net (fo=0)                   0.000     5.141    gata
    V8                                                                r  gata (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rez_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 3.199ns (65.014%)  route 1.722ns (34.986%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  rez_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rez_reg[2]/Q
                         net (fo=1, routed)           1.722     2.240    rez_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     4.921 r  rez_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.921    rez[2]
    Y11                                                               r  rez[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rez_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 3.196ns (65.113%)  route 1.712ns (34.887%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  rez_reg[3]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rez_reg[3]/Q
                         net (fo=1, routed)           1.712     2.230    rez_OBUF[3]
    W11                  OBUF (Prop_obuf_I_O)         2.678     4.908 r  rez_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.908    rez[3]
    W11                                                               r  rez[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rez_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 3.181ns (65.554%)  route 1.672ns (34.446%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  rez_reg[1]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rez_reg[1]/Q
                         net (fo=1, routed)           1.672     2.190    rez_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         2.663     4.853 r  rez_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.853    rez[1]
    T5                                                                r  rez[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rez_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 3.124ns (65.177%)  route 1.669ns (34.823%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  rez_reg[0]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rez_reg[0]/Q
                         net (fo=1, routed)           1.669     2.187    rez_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         2.606     4.792 r  rez_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.792    rez[0]
    U5                                                                r  rez[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.508ns (43.149%)  route 1.987ns (56.851%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.082     2.114    start_IBUF
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.150     2.264 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.433     2.698    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.326     3.024 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.471     3.495    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X1Y9           FDPE                                         r  FSM_onehot_stare_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.508ns (43.149%)  route 1.987ns (56.851%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.082     2.114    start_IBUF
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.150     2.264 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.433     2.698    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.326     3.024 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.471     3.495    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_stare_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 1.508ns (43.149%)  route 1.987ns (56.851%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.082     2.114    start_IBUF
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.150     2.264 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.433     2.698    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.326     3.024 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.471     3.495    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_stare_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            gata_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 1.156ns (42.083%)  route 1.591ns (57.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.260     2.292    start_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     2.416 r  gata_i_1/O
                         net (fo=1, routed)           0.331     2.747    gata_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  gata_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            b_int_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.553ns  (logic 1.156ns (45.277%)  route 1.397ns (54.723%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  start_IBUF_inst/O
                         net (fo=3, routed)           0.864     1.896    start_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     2.020 r  contor[2]_i_1/O
                         net (fo=7, routed)           0.533     2.553    contor[2]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  b_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_int_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  b_int_reg[0]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  b_int_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    b_int__0[0]
    SLICE_X0Y10          FDCE                                         r  rez_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_stare_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[2]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_stare_reg[2]/Q
                         net (fo=8, routed)           0.125     0.266    FSM_onehot_stare_reg_n_0_[2]
    SLICE_X1Y9           FDPE                                         r  FSM_onehot_stare_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            b_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE                         0.000     0.000 r  FSM_onehot_stare_reg[0]/C
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_stare_reg[0]/Q
                         net (fo=8, routed)           0.115     0.256    FSM_onehot_stare_reg_n_0_[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.301 r  b_int[2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    b_int[2]
    SLICE_X0Y9           FDCE                                         r  b_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_int_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.148ns (48.290%)  route 0.158ns (51.710%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  b_int_reg[3]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  b_int_reg[3]/Q
                         net (fo=2, routed)           0.158     0.306    p_0_in[2]
    SLICE_X0Y10          FDCE                                         r  rez_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_int_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.706%)  route 0.153ns (48.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  b_int_reg[1]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_int_reg[1]/Q
                         net (fo=2, routed)           0.153     0.317    p_0_in[0]
    SLICE_X0Y10          FDCE                                         r  rez_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.188ns (55.418%)  route 0.151ns (44.582%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[1]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_stare_reg[1]/Q
                         net (fo=9, routed)           0.151     0.292    FSM_onehot_stare_reg_n_0_[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.047     0.339 r  contor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    contor[0]_i_1_n_0
    SLICE_X0Y9           FDCE                                         r  contor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_stare_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[1]/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_stare_reg[1]/Q
                         net (fo=9, routed)           0.208     0.349    FSM_onehot_stare_reg_n_0_[1]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_stare_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.621%)  route 0.215ns (60.379%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDPE                         0.000     0.000 r  FSM_onehot_stare_reg[0]/C
    SLICE_X1Y9           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_stare_reg[0]/Q
                         net (fo=8, routed)           0.215     0.356    FSM_onehot_stare_reg_n_0_[0]
    SLICE_X1Y9           FDCE                                         r  FSM_onehot_stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rez_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.164ns (45.740%)  route 0.195ns (54.260%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  b_int_reg[2]/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_int_reg[2]/Q
                         net (fo=2, routed)           0.195     0.359    p_0_in[1]
    SLICE_X0Y10          FDCE                                         r  rez_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contor_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.369%)  route 0.215ns (53.631%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  contor_reg[1]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contor_reg[1]/Q
                         net (fo=3, routed)           0.215     0.356    contor_reg_n_0_[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.401 r  contor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.401    contor[1]
    SLICE_X1Y10          FDCE                                         r  contor_reg[1]/D
  -------------------------------------------------------------------    -------------------





