// Seed: 4039830634
module module_0;
  assign id_1 = 1;
  wire id_2;
  integer id_3;
  assign module_1.id_7 = 0;
  supply0 id_4;
  assign id_3[1] = id_1 ? 1 + 1 : id_4 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign id_5 = 1'b0;
  always force id_6 = id_7;
endmodule
