package cpu.port

import chisel3._
import chisel3.util._

import cpu.base._

class StateIO extends Bundle with ConfigIO {
    val bEndPreFlag = Output(Bool())
    val bEndAllFlag = Output(Bool())
    val bEndAllData = Output(UInt(DATA_WIDTH.W))
    val bCSRType    = Output(UInt(CSR_TYPE.W))
}
