You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_SIZE with register pressure awareness.

Key Principle:
- Fusion increases register usage (intermediates stay in registers)
- Spill to local memory kills fusion benefit

Register Pressure Signals (from NCU):
- launch__registers_per_thread > 128 → likely spilling
- launch__occupancy_limit_registers < other limits → register-bound

Rules:
- Start conservative: BLOCK_SIZE ∈ {256, 512} for element-wise
- For matmul fusion: BLOCK_M/N ∈ {32, 64}, BLOCK_K ∈ {32}
- If registers > 128: reduce BLOCK_* by half
- Trade-off: recompute cheap ops (e.g., x*0.5) vs store intermediate

When to Recompute vs Keep:
- Keep: expensive ops (exp, log, div, sqrt)
- Recompute: cheap ops (add, mul, max) if register pressure high
- Example: `y = relu(x); z = y * scale` → keep y
- Example: `y = x * 0.5; z = y + bias` → can recompute y if needed

Autotune:
- 2-3 BLOCK_SIZE configs, always include smaller fallback



[CURRENT CODE]
```python
# <optimized Triton code>
import torch
import torch.nn as nn
import triton
import triton.language as tl


#
# Optimized Conv2d (NCHW, stride=1, padding=0, dilation=1, groups=1)
# Implemented as implicit GEMM with autotuned tiling
#

@triton.autotune(
    configs=[
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=3,
        ),
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 128, 'BLOCK_K': 32},
            num_warps=8,
            num_stages=4,
        ),
        triton.Config(
            {'BLOCK_M': 128, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=8,
            num_stages=4,
        ),
        triton.Config(
            {'BLOCK_M': 128, 'BLOCK_N': 128, 'BLOCK_K': 32},
            num_warps=8,
            num_stages=4,
        ),
    ],
    key=['P', 'C_out', 'Kc'],
)
@triton.jit
def conv2d_nchw_kernel(
    x_ptr, w_ptr, b_ptr, y_ptr,
    N, C_in, H, W,
    C_out, K_h, K_w,
    H_out, W_out,
    P, Kc,  # P = N * H_out * W_out, Kc = C_in * K_h * K_w
    stride_in_n, stride_in_c, stride_in_h, stride_in_w,
    stride_w_oc, stride_w_ic, stride_w_kh, stride_w_kw,
    stride_out_n, stride_out_c, stride_out_h, stride_out_w,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    # 2D tile indices
    pid_m = tl.program_id(0)  # along output positions (flattened N*H_out*W_out)
    pid_n = tl.program_id(1)  # along output channels

    # Offsets within tile
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)  # [BLOCK_M]
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)  # [BLOCK_N]

    # Boundary masks
    m_mask = offs_m < P
    n_mask = offs_n < C_out

    # Decode flattened spatial index: P = N * H_out * W_out
    HW_out = H_out * W_out
    n_idx = offs_m // HW_out
    rem = offs_m % HW_out
    oh_idx = rem // W_out
    ow_idx = rem % W_out

    # Precompute factors for kernel indexing
    KH_KW = K_h * K_w

    # Accumulator for output tile [BLOCK_M, BLOCK_N]
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Kc = C_in * K_h * K_w
    for k_start in range(0, Kc, BLOCK_K):
        offs_k = k_start + tl.arange(0, BLOCK_K)  # [BLOCK_K]
        k_mask = offs_k < Kc

        # Map flattened K index back to (ic, kh, kw)
        ic = offs_k // KH_KW
        rem_k = offs_k % KH_KW
        kh = rem_k // K_w
        kw = rem_k % K_w

        # ------------------------------ #
        # Load input tile X  [BLOCK_M, BLOCK_K]
        # ------------------------------ #
        n_mat = n_idx[:, None]                  # [BLOCK_M, 1]
        oh_mat = oh_idx[:, None] + kh[None, :]  # [BLOCK_M, BLOCK_K]
        ow_mat = ow_idx[:, None] + kw[None, :]  # [BLOCK_M, BLOCK_K]
        ic_mat = ic[None, :]                    # [1, BLOCK_K]

        in_ptrs = (
            x_ptr
            + n_mat * stride_in_n
            + ic_mat * stride_in_c
            + oh_mat * stride_in_h
            + ow_mat * stride_in_w
        )

        in_mask = m_mask[:, None] & k_mask[None, :]

        x = tl.load(in_ptrs, mask=in_mask, other=0.0)

        # ------------------------------ #
        # Load weight tile W  [BLOCK_K, BLOCK_N]
        # ------------------------------ #
        ic_w = ic[:, None]          # [BLOCK_K, 1]
        kh_w = kh[:, None]          # [BLOCK_K, 1]
        kw_w = kw[:, None]          # [BLOCK_K, 1]
        oc_w = offs_n[None, :]      # [1, BLOCK_N]

        w_ptrs = (
            w_ptr
            + oc_w * stride_w_oc
            + ic_w * stride_w_ic
            + kh_w * stride_w_kh
            + kw_w * stride_w_kw
        )

        w_mask = k_mask[:, None] & n_mask[None, :]

        w = tl.load(w_ptrs, mask=w_mask, other=0.0)

        # ------------------------------ #
        # Matrix multiply-accumulate
        # ------------------------------ #
        acc += tl.dot(x, w, allow_tf32=True)

    # ------------------------------ #
    # Fused bias add (broadcast over M)
    # ------------------------------ #
    bias = tl.load(b_ptr + offs_n, mask=n_mask, other=0.0)  # [BLOCK_N]
    acc += bias[None, :]  # broadcast over M

    # ------------------------------ #
    # Store output tile
    # ------------------------------ #
    out_ptrs = (
        y_ptr
        + n_idx[:, None] * stride_out_n
        + offs_n[None, :] * stride_out_c
        + oh_idx[:, None] * stride_out_h
        + ow_idx[:, None] * stride_out_w
    )
    out_mask = m_mask[:, None] & n_mask[None, :]
    tl.store(out_ptrs, acc, mask=out_mask)


def conv2d_triton(x: torch.Tensor, weight: torch.Tensor, bias: torch.Tensor) -> torch.Tensor:
    """
    NCHW conv2d with stride=1, padding=0, dilation=1, groups=1.
    Implemented as implicit GEMM and autotuned for RTX 4090.
    """
    x = x.contiguous()
    weight = weight.contiguous()
    if bias is None:
        bias = torch.zeros(weight.shape[0], device=x.device, dtype=x.dtype)
    else:
        bias = bias.contiguous()

    N, C_in, H, W = x.shape
    C_out, _, K_h, K_w = weight.shape

    H_out = H - K_h + 1
    W_out = W - K_w + 1

    y = torch.empty((N, C_out, H_out, W_out), device=x.device, dtype=x.dtype)

    P = N * H_out * W_out
    Kc = C_in * K_h * K_w

    def grid(meta):
        return (
            triton.cdiv(P, meta['BLOCK_M']),
            triton.cdiv(C_out, meta['BLOCK_N']),
        )

    conv2d_nchw_kernel[grid](
        x, weight, bias, y,
        N, C_in, H, W,
        C_out, K_h, K_w,
        H_out, W_out,
        P, Kc,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3),
        weight.stride(0), weight.stride(1), weight.stride(2), weight.stride(3),
        y.stride(0), y.stride(1), y.stride(2), y.stride(3),
    )

    return y


#
# Optimized InstanceNorm2d (no affine, no running stats) + division
# Normalizes over HxW for each (N, C), then divides by scalar.
# Vectorized over multiple (N, C) channels per program for higher throughput.
#

@triton.jit
def instance_norm_divide_kernel(
    x_ptr, y_ptr,
    N, C, H, W,
    eps, inv_div,
    stride_in_n, stride_in_c, stride_in_h, stride_in_w,
    stride_out_n, stride_out_c, stride_out_h, stride_out_w,
    BLOCK_HW: tl.constexpr,
    BLOCK_NC: tl.constexpr,  # number of (n,c) channels per program
):
    pid = tl.program_id(0)

    NC = N * C
    offs_nc = pid * BLOCK_NC + tl.arange(0, BLOCK_NC)  # [BLOCK_NC]
    nc_mask = offs_nc < NC

    n_idx = offs_nc // C
    c_idx = offs_nc % C

    S = H * W

    # Base pointers for each (n, c)
    base_in = x_ptr + n_idx * stride_in_n + c_idx * stride_in_c
    base_out = y_ptr + n_idx * stride_out_n + c_idx * stride_out_c

    # First pass: compute mean and variance per (n, c)
    sum_ = tl.zeros((BLOCK_NC,), dtype=tl.float32)
    sum_sq = tl.zeros((BLOCK_NC,), dtype=tl.float32)

    for hw_start in range(0, S, BLOCK_HW):
        offs_hw = hw_start + tl.arange(0, BLOCK_HW)  # [BLOCK_HW]
        hw_mask = offs_hw < S

        h_idx = offs_hw // W
        w_idx = offs_hw % W

        in_ptrs = base_in[None, :] + h_idx[:, None] * stride_in_h + w_idx[:, None] * stride_in_w
        mask = hw_mask[:, None] & nc_mask[None, :]

        x = tl.load(in_ptrs, mask=mask, other=0.0)

        sum_ += tl.sum(x, axis=0)
        sum_sq += tl.sum(x * x, axis=0)

    S_f = tl.cast(S, tl.float32)
    mean = sum_ / S_f
    mean_sq = sum_sq / S_f
    var = mean_sq - mean * mean
    inv_std = 1.0 / tl.sqrt(var + eps)
    scale = inv_std * inv_div  # combines normalization and division

    # Second pass: normalize and divide
    for hw_start in range(0, S, BLOCK_HW):
        offs_hw = hw_start + tl.arange(0, BLOCK_HW)
        hw_mask = offs_hw < S

        h_idx = offs_hw // W
        w_idx = offs_hw % W

        in_ptrs = base_in[None, :] + h_idx[:, None] * stride_in_h + w_idx[:, None] * stride_in_w
        out_ptrs = base_out[None, :] + h_idx[:, None] * stride_out_h + w_idx[:, None] * stride_out_w

        mask = hw_mask[:, None] & nc_mask[None, :]

        x = tl.load(in_ptrs, mask=mask, other=0.0)
        y = (x - mean[None, :]) * scale[None, :]
        tl.store(out_ptrs, y, mask=mask)


def instance_norm_divide_triton(x: torch.Tensor, eps: float, divide_by: float) -> torch.Tensor:
    """
    Instance normalization over HxW for each (N, C), followed by division by a scalar.
    Equivalent to nn.InstanceNorm2d (affine=False, track_running_stats=False) and x / divide_by.
    """
    x = x.contiguous()
    N, C, H, W = x.shape
    y = torch.empty_like(x)

    # Tuned for bandwidth on RTX 4090
    BLOCK_HW = 256
    BLOCK_NC = 8  # vectorize over 8 (n,c) channels per program

    inv_div = 1.0 / float(divide_by)

    def grid(meta):
        NC = N * C
        return (triton.cdiv(NC, meta['BLOCK_NC']),)

    instance_norm_divide_kernel[grid](
        x, y,
        N, C, H, W,
        eps, inv_div,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3),
        y.stride(0), y.stride(1), y.stride(2), y.stride(3),
        BLOCK_HW=BLOCK_HW,
        BLOCK_NC=BLOCK_NC,
        num_warps=4,
        num_stages=1,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-optimized version of:
      Conv2d -> InstanceNorm2d (no affine) -> division by constant
    """
    def __init__(self, in_channels, out_channels, kernel_size, divide_by):
        super(ModelNew, self).__init__()
        self.conv = nn.Conv2d(in_channels, out_channels, kernel_size)
        # Use PyTorch instance norm only for eps and state_dict compatibility.
        self.instance_norm = nn.InstanceNorm2d(out_channels)
        self.divide_by = float(divide_by)

    def forward(self, x):
        # x expected to be on CUDA for Triton kernels
        y = conv2d_triton(x, self.conv.weight, self.conv.bias)
        y = instance_norm_divide_triton(y, self.instance_norm.eps, self.divide_by)
        return y
```

[NCU PROFILING METRICS]
{
  "conv2d_nchw_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 29.29,
    "launch__grid_size": 31752,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.64,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 14.33,
    "lts__t_sector_hit_rate.pct": 95.64
  },
  "instance_norm_divide_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 15.41,
    "launch__grid_size": 2048,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 45.42,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 80.11,
    "lts__t_sector_hit_rate.pct": 38.01
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
