Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 15 15:03:39 2021
| Host         : DESKTOP-B26A0RC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reclama_animatie_control_sets_placed.rpt
| Design       : reclama_animatie
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------+------------------+----------------+--------------+
|          Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------+------------------+------------------+----------------+--------------+
|  MOD_ANIMATIE/Q_reg[5]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q_reg[2]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q_reg[0]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q_reg[1]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q_reg[4]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q_reg[3]_i_1_n_0 |               |                  |                1 |              1 |         1.00 |
|  MOD_ANIMATIE/Q[1]             |               |                  |                2 |              3 |         1.50 |
|  MOD_ANIMATIE/Q[3]             |               |                  |                1 |              3 |         3.00 |
|  MOD_ANIMATIE/Q[2]             |               |                  |                1 |              4 |         4.00 |
|  MOD_ANIMATIE/Q[0]             |               |                  |                1 |              4 |         4.00 |
|  MOD_ANIMATIE/Q[5]             |               |                  |                3 |              6 |         2.00 |
|  MOD_ANIMATIE/Q[4]             |               |                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                 |               | RESET_IBUF       |                8 |             32 |         4.00 |
+--------------------------------+---------------+------------------+------------------+----------------+--------------+


