ARM GAS  /tmp/cciMHaNo.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM3_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM3_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM3_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/cciMHaNo.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  31              		.loc 1 37 3 view .LVU1
  31:Core/Src/tim.c **** 
  32              		.loc 1 31 1 is_stmt 0 view .LVU2
  33 0000 7FB5     		push	{r0, r1, r2, r3, r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 14, -4
  36              		.loc 1 37 26 view .LVU3
  37 0002 1022     		movs	r2, #16
  38 0004 0021     		movs	r1, #0
  39 0006 02A8     		add	r0, sp, #8
  40 0008 FFF7FEFF 		bl	memset
  41              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42              		.loc 1 38 3 is_stmt 1 view .LVU4
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 12-1;
  43              		.loc 1 44 24 is_stmt 0 view .LVU5
  44 000c 0B22     		movs	r2, #11
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 12-1;
  45              		.loc 1 43 18 view .LVU6
  46 000e 1548     		ldr	r0, .L14
  47              		.loc 1 44 24 view .LVU7
  48 0010 1549     		ldr	r1, .L14+4
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  49              		.loc 1 38 27 view .LVU8
  50 0012 0023     		movs	r3, #0
  51              		.loc 1 44 24 view .LVU9
  52 0014 C0E90012 		strd	r1, r2, [r0]
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim3.Init.Period = 60000-1;
  53              		.loc 1 46 21 view .LVU10
  54 0018 4EF65F22 		movw	r2, #59999
  38:Core/Src/tim.c **** 
  55              		.loc 1 38 27 view .LVU11
  56 001c CDE90033 		strd	r3, r3, [sp]
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 12-1;
  57              		.loc 1 43 3 is_stmt 1 view .LVU12
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 45 3 view .LVU13
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  59              		.loc 1 47 28 is_stmt 0 view .LVU14
  60 0020 C0E90323 		strd	r2, r3, [r0, #12]
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 45 26 view .LVU15
ARM GAS  /tmp/cciMHaNo.s 			page 3


  62 0024 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 46 3 is_stmt 1 view .LVU16
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  64              		.loc 1 48 3 view .LVU17
  65              		.loc 1 48 32 is_stmt 0 view .LVU18
  66 0026 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  67              		.loc 1 49 3 is_stmt 1 view .LVU19
  68              		.loc 1 49 7 is_stmt 0 view .LVU20
  69 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  70              	.LVL1:
  71              		.loc 1 49 6 view .LVU21
  72 002c 08B1     		cbz	r0, .L2
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  73              		.loc 1 51 5 is_stmt 1 view .LVU22
  74 002e FFF7FEFF 		bl	Error_Handler
  75              	.LVL2:
  76              	.L2:
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 53 3 view .LVU23
  78              		.loc 1 53 34 is_stmt 0 view .LVU24
  79 0032 4FF48053 		mov	r3, #4096
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  80              		.loc 1 54 7 view .LVU25
  81 0036 0B48     		ldr	r0, .L14
  82 0038 02A9     		add	r1, sp, #8
  53:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  83              		.loc 1 53 34 view .LVU26
  84 003a 0293     		str	r3, [sp, #8]
  85              		.loc 1 54 3 is_stmt 1 view .LVU27
  86              		.loc 1 54 7 is_stmt 0 view .LVU28
  87 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  88              	.LVL3:
  89              		.loc 1 54 6 view .LVU29
  90 0040 08B1     		cbz	r0, .L3
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  91              		.loc 1 56 5 is_stmt 1 view .LVU30
  92 0042 FFF7FEFF 		bl	Error_Handler
  93              	.LVL4:
  94              	.L3:
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  95              		.loc 1 58 3 view .LVU31
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  96              		.loc 1 59 33 is_stmt 0 view .LVU32
  97 0046 2022     		movs	r2, #32
  98 0048 0023     		movs	r3, #0
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  99              		.loc 1 60 7 view .LVU33
 100 004a 6946     		mov	r1, sp
 101 004c 0548     		ldr	r0, .L14
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 102              		.loc 1 59 33 view .LVU34
ARM GAS  /tmp/cciMHaNo.s 			page 4


 103 004e CDE90023 		strd	r2, r3, [sp]
 104              		.loc 1 60 3 is_stmt 1 view .LVU35
 105              		.loc 1 60 7 is_stmt 0 view .LVU36
 106 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL5:
 108              		.loc 1 60 6 view .LVU37
 109 0056 08B1     		cbz	r0, .L1
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
 110              		.loc 1 62 5 is_stmt 1 view .LVU38
 111 0058 FFF7FEFF 		bl	Error_Handler
 112              	.LVL6:
 113              	.L1:
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 114              		.loc 1 68 1 is_stmt 0 view .LVU39
 115 005c 07B0     		add	sp, sp, #28
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 005e 5DF804FB 		ldr	pc, [sp], #4
 119              	.L15:
 120 0062 00BF     		.align	2
 121              	.L14:
 122 0064 00000000 		.word	htim3
 123 0068 00040040 		.word	1073742848
 124              		.cfi_endproc
 125              	.LFE65:
 127              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 128              		.align	1
 129              		.global	HAL_TIM_Base_MspInit
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 134              	HAL_TIM_Base_MspInit:
 135              	.LVL7:
 136              	.LFB66:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 137              		.loc 1 71 1 is_stmt 1 view -0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 8
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141              		@ link register save eliminated.
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 142              		.loc 1 73 3 view .LVU41
 143              		.loc 1 73 5 is_stmt 0 view .LVU42
 144 0000 0268     		ldr	r2, [r0]
 145 0002 084B     		ldr	r3, .L18
  71:Core/Src/tim.c **** 
 146              		.loc 1 71 1 view .LVU43
 147 0004 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cciMHaNo.s 			page 5


 148              		.cfi_def_cfa_offset 8
 149              		.loc 1 73 5 view .LVU44
 150 0006 9A42     		cmp	r2, r3
 151 0008 0AD1     		bne	.L16
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM3 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 152              		.loc 1 79 5 is_stmt 1 view .LVU45
 153              	.LBB2:
 154              		.loc 1 79 5 view .LVU46
 155              		.loc 1 79 5 view .LVU47
 156 000a 03F50333 		add	r3, r3, #134144
 157 000e DA69     		ldr	r2, [r3, #28]
 158 0010 42F00202 		orr	r2, r2, #2
 159 0014 DA61     		str	r2, [r3, #28]
 160              		.loc 1 79 5 view .LVU48
 161 0016 DB69     		ldr	r3, [r3, #28]
 162 0018 03F00203 		and	r3, r3, #2
 163 001c 0193     		str	r3, [sp, #4]
 164              		.loc 1 79 5 view .LVU49
 165 001e 019B     		ldr	r3, [sp, #4]
 166              	.LBE2:
 167              		.loc 1 79 5 view .LVU50
 168              	.L16:
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 169              		.loc 1 84 1 is_stmt 0 view .LVU51
 170 0020 02B0     		add	sp, sp, #8
 171              		.cfi_def_cfa_offset 0
 172              		@ sp needed
 173 0022 7047     		bx	lr
 174              	.L19:
 175              		.align	2
 176              	.L18:
 177 0024 00040040 		.word	1073742848
 178              		.cfi_endproc
 179              	.LFE66:
 181              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 182              		.align	1
 183              		.global	HAL_TIM_Base_MspDeInit
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	HAL_TIM_Base_MspDeInit:
 189              	.LVL8:
 190              	.LFB67:
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
 191              		.loc 1 87 1 is_stmt 1 view -0
 192              		.cfi_startproc
ARM GAS  /tmp/cciMHaNo.s 			page 6


 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 196              		.loc 1 89 3 view .LVU53
 197              		.loc 1 89 5 is_stmt 0 view .LVU54
 198 0000 0268     		ldr	r2, [r0]
 199 0002 044B     		ldr	r3, .L22
 200 0004 9A42     		cmp	r2, r3
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 201              		.loc 1 95 5 is_stmt 1 view .LVU55
 202 0006 01BF     		itttt	eq
 203 0008 034A     		ldreq	r2, .L22+4
 204 000a D369     		ldreq	r3, [r2, #28]
 205 000c 23F00203 		biceq	r3, r3, #2
 206 0010 D361     		streq	r3, [r2, #28]
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 207              		.loc 1 100 1 is_stmt 0 view .LVU56
 208 0012 7047     		bx	lr
 209              	.L23:
 210              		.align	2
 211              	.L22:
 212 0014 00040040 		.word	1073742848
 213 0018 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE67:
 217              		.global	htim3
 218              		.section	.bss.htim3,"aw",%nobits
 219              		.align	2
 222              	htim3:
 223 0000 00000000 		.space	72
 223      00000000 
 223      00000000 
 223      00000000 
 223      00000000 
 224              		.text
 225              	.Letext0:
 226              		.file 2 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
 227              		.file 3 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
 228              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 229              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 230              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 231              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 232              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 233              		.file 9 "Core/Inc/tim.h"
 234              		.file 10 "Core/Inc/main.h"
 235              		.file 11 "<built-in>"
ARM GAS  /tmp/cciMHaNo.s 			page 7


ARM GAS  /tmp/cciMHaNo.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cciMHaNo.s:19     .text.MX_TIM3_Init:00000000 $t
     /tmp/cciMHaNo.s:25     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/cciMHaNo.s:122    .text.MX_TIM3_Init:00000064 $d
     /tmp/cciMHaNo.s:222    .bss.htim3:00000000 htim3
     /tmp/cciMHaNo.s:128    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cciMHaNo.s:134    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cciMHaNo.s:177    .text.HAL_TIM_Base_MspInit:00000024 $d
     /tmp/cciMHaNo.s:182    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cciMHaNo.s:188    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cciMHaNo.s:212    .text.HAL_TIM_Base_MspDeInit:00000014 $d
     /tmp/cciMHaNo.s:219    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
Error_Handler
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
