Running: /opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc_tb_isim_beh.exe -prj /home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc_tb_beh.prj work.top_level_test_osc_tb 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/test_osc.vhd" into library work
Parsing VHDL file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/I2S_cntrl.vhd" into library work
Parsing VHDL file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc.vhd" into library work
Parsing VHDL file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96404 KB
Fuse CPU Usage: 3160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity I2S_cntrl [i2s_cntrl_default]
Compiling architecture rtl of entity test_osc [test_osc_default]
Compiling architecture rtl of entity top_level_test_osc [top_level_test_osc_default]
Compiling architecture behavior of entity top_level_test_osc_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc_tb_isim_beh.exe
Fuse Memory Usage: 406112 KB
Fuse CPU Usage: 3410 ms
GCC CPU Usage: 690 ms
