<session jtag_chain="ByteBlasterMV [LPT1]" jtag_device="@1: EP1C12 (0x020830DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance compilation_mode="full" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="4"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2006/07/14 03:23:58  #0">
      <clock name="CLK" polarity="posedge"/>
      <config ram_type="M4K" reserved_data_nodes="30" reserved_trigger_nodes="30" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire connection_status="true" name="ACK" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="CYC" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="STB" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|T51:core51|Ready" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_WE_O" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="wish_output:inst1|ACK_OK" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[0]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[1]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[2]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[3]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[4]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[5]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[6]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[7]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire connection_status="true" name="ACK" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="CYC" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="STB" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|T51:core51|Ready" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_ADR_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="T8052:inst|XRAM_WE_O" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="wish_output:inst1|ACK_OK" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[0]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[1]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[2]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[3]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[4]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[5]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[6]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="wish_output:inst1|COUNT[7]" tap_mode="classic" type="register"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="CYC"/>
          <bus is_signal_inverted="no" link="all" name="T8052:inst|XRAM_ADR_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[15]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[14]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[13]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[12]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[11]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[10]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[9]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[8]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[7]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[6]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[5]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[4]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[3]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[2]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[1]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="T8052:inst|T51:core51|Ready"/>
          <net is_signal_inverted="no" name="T8052:inst|XRAM_WE_O"/>
          <net is_signal_inverted="no" name="ACK"/>
          <net is_signal_inverted="no" name="STB"/>
          <net is_signal_inverted="no" name="wish_output:inst1|ACK_OK"/>
          <bus is_signal_inverted="no" link="all" name="wish_output:inst1|COUNT" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[7]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[6]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[5]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[4]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[3]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[2]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[1]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="T8052:inst|XRAM_ADR_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[15]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[14]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[13]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[12]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[11]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[10]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[9]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[8]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[7]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[6]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[5]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[4]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[3]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[2]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[1]"/>
            <net is_signal_inverted="no" name="T8052:inst|XRAM_ADR_O[0]"/>
          </bus>
          <net is_signal_inverted="no" name="T8052:inst|T51:core51|Ready"/>
          <net is_signal_inverted="no" name="T8052:inst|XRAM_WE_O"/>
          <net is_signal_inverted="no" name="ACK"/>
          <net is_signal_inverted="no" name="STB"/>
          <net is_signal_inverted="no" name="CYC"/>
          <net is_signal_inverted="no" name="wish_output:inst1|ACK_OK"/>
          <bus is_signal_inverted="no" link="all" name="wish_output:inst1|COUNT" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[7]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[6]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[5]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[4]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[3]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[2]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[1]"/>
            <net is_signal_inverted="no" name="wish_output:inst1|COUNT[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="B1D60A29" global_temp="1" is_expanded="true" name="trigger: 2006/07/17 01:21:09  #0" position="pre" power_up_trigger_mode="false" segment_size="1" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" segment_size="1" trigger_in="dont_care" trigger_out="active high" trigger_type="circular"/>
        <events>
          <level enabled="yes" type="basic">'STB' == rising edge
            
            
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <data global_temp="1" name="log: 2006/07/17 04:13:39  #0" power_up_mode="false" sample_depth="128" trigger_position="16">000110000001111110000000000000000110000001111110000000000000000110000001111110000000000000000110000001111110000000000000000110000001111110000000000000000101111110000000110000000000000101111110000000110000000000000101111110000000110000000000000101111110000000110000000000000110000001111110000000000000000110000001111110000000000000000101111110000000110000000000000101111110000000110000000000000100000000000000000000000000000100000000000000000000000000000101111110000000110000000000011000000010000000001000000000011000000010000000001010000000011000000010000000001001000000011000000010000000001011000000011000000010000000001000100000011000000010000000001010100000011000000010000000001001100000011000000010000000001011100000011000000010000000001000010000011000000010000000001010010000011000000010000000001001010000111100000010000000001111010000000100000010000000000100110000000100000010000000000010110000000100000010000000000001110000000100000010000000000011110000000100000010000000000000001000000100000010000000000010001000000101111110000000110001001000000101000000000000101000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000011000000010000000001000000000011000000010000000001010000000011000000010000000001001000000011000000010000000001011000000011000000010000000001000100000011000000010000000001010100000011000000010000000001001100000011000000010000000001011100000011000000010000000001000010000011000000010000000001010010000011000000010000000001001010000111100000010000000001111010000000100000010000000000100110000000100000010000000000010110000000100000010000000000001110000000100000010000000000011110000000100000010000000000000001000000100000010000000000010001000000101111110000000110001001000000101000000000000101000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000011000000010000000001000000000011000000010000000001010000000011000000010000000001001000000011000000010000000001011000000011000000010000000001000100000011000000010000000001010100000011000000010000000001001100000011000000010000000001011100000011000000010000000001000010000011000000010000000001010010000011000000010000000001001010000111100000010000000001111010000000100000010000000000100110000000100000010000000000010110000000100000010000000000001110000000100000010000000000011110000000100000010000000000000001000000100000010000000000010001000000101111110000000110001001000000101000000000000101000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000000101111110000000110000000000000101000000000000100000000000000101000000000000100000000000000101111110000000110000000000011000000010000000001000000000</data>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="13"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="32736"/>
    </position_info>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="column width" size="18" value="34,34,191,74,68,70,88,100,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="window position" size="9" value="1288,874,0,124,0,50,124,0,0"/>
  </global_info>
</session>
