// Seed: 1086335026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_13 :
  assert property (@(posedge id_6) id_5)
  else begin
    id_8 = id_7;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10
    , id_14,
    input tri1 id_11,
    input uwire id_12
);
  assign id_7 = id_8 ^ 1'b0;
  wire id_15;
  assign id_7 = id_9;
  module_0(
      id_14, id_15, id_15, id_14, id_14, id_14, id_15, id_15, id_14, id_15, id_14, id_15
  );
  always @(negedge 1);
  assign (pull1, pull0) id_14 = 1;
  wire id_16;
endmodule
