<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.975+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.955+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.935+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.926+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.918+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.909+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.900+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.890+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.882+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.873+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.849+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-10-25T21:18:27.841+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set inout_frame_group [add_wave_group inout_frame(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_q0 -into $inout_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_d0 -into $inout_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_we0 -into $inout_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_ce0 -into $inout_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/inout_frame_address0 -into $inout_frame_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_return -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set ac_group [add_wave_group ac(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ac -into $ac_group -radix hex&#xD;&#xA;## set operation_group [add_wave_group operation(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/operation -into $operation_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AESL_inst_enqueue_dequeue_frame/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_operation -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_ac -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_inout_frame -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_inout_frame_group [add_wave_group inout_frame(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_q0 -into $tb_inout_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_d0 -into $tb_inout_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_we0 -into $tb_inout_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_ce0 -into $tb_inout_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/inout_frame_address0 -into $tb_inout_frame_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_ac_group [add_wave_group ac(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/ac -into $tb_ac_group -radix hex&#xD;&#xA;## set tb_operation_group [add_wave_group operation(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_enqueue_dequeue_frame_top/operation -into $tb_operation_group -radix hex&#xD;&#xA;## save_wave_config enqueue_dequeue_frame.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 11 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 11 [100.00%] @ &quot;2165000&quot;&#xD;&#xA;// RTL Simulation : 2 / 11 [100.00%] @ &quot;4195000&quot;&#xD;&#xA;// RTL Simulation : 3 / 11 [100.00%] @ &quot;6225000&quot;&#xD;&#xA;// RTL Simulation : 4 / 11 [100.00%] @ &quot;8255000&quot;&#xD;&#xA;// RTL Simulation : 5 / 11 [100.00%] @ &quot;10285000&quot;&#xD;&#xA;// RTL Simulation : 6 / 11 [100.00%] @ &quot;10305000&quot;&#xD;&#xA;// RTL Simulation : 7 / 11 [100.00%] @ &quot;12335000&quot;&#xD;&#xA;// RTL Simulation : 8 / 11 [100.00%] @ &quot;14365000&quot;&#xD;&#xA;// RTL Simulation : 9 / 11 [100.00%] @ &quot;16395000&quot;&#xD;&#xA;// RTL Simulation : 10 / 11 [100.00%] @ &quot;18425000&quot;&#xD;&#xA;// RTL Simulation : 11 / 11 [100.00%] @ &quot;18445000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 18485 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_frame.autotb.v&quot; Line 377&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-10-25T21:22:17.018+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
