// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1913\sampleModel1913_1_sub\Mysubsystem_40.v
// Created: 2024-08-15 13:32:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_40
// Source Path: sampleModel1913_1_sub/Subsystem/Mysubsystem_40
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_40
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk70_out1;  // uint8
  wire [7:0] cfblk128_out1;  // uint8


  assign cfblk70_out1 = (In2 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk128_out1 = cfblk70_out1 - In1;



  assign Out1 = cfblk128_out1;

endmodule  // Mysubsystem_40

