module add32(input [31:0] A, input [31:0] B, output [31:0] Result);
	wire carry;
	always @(A or B) begin
		assign {carry, Result} = A + B;
	end
endmodule