# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../EEE4120F-YODA.srcs/sources_1/new/ram_dp_fp.v" \
"../../../../EEE4120F-YODA.srcs/sim_1/new/ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
