Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul  7 15:36:13 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_balise_control_sets_placed.rpt
| Design       : UART_balise
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              39 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | TX2/o_TX_Active_i_1_n_0        |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | TX2/r_TX_Done                  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | TX2/r_SM_Main[2]               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | TX2/r_TX_Data_0                |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | RX/r_Clk_Count[13]_i_1_n_0     |                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | RX2/r_Clk_Count[13]_i_1__0_n_0 |                  |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | TX2/r_Clk_Count                | TX2/r_Clk_Count0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                |                  |               17 |             49 |         2.88 |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+


