// Seed: 464362503
module module_0 (
    output tri id_0,
    output tri id_1
);
  wire id_4 = id_3;
  module_2();
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wire id_3,
    input logic id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8
);
  logic id_10 = id_4;
  reg   id_11;
  initial begin
    id_11 <= 1;
    if (1) id_10 <= 1;
  end
  module_0(
      id_8, id_8
  );
endmodule
module module_2 ();
  assign id_1 = 1'b0;
  initial assume (1 == 1'h0);
endmodule
