// Seed: 4040370328
module module_0 #(
    parameter id_3 = 32'd24
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output id_4;
  input _id_3;
  output id_2;
  input id_1;
  always @(negedge 1) begin
    if ((1)) id_3 <= id_3;
    if (id_3) begin
      id_1[1] <= id_4[1 : id_3];
    end
  end
  assign id_2[1'b0] = 1'd0;
endmodule
