bram_design_system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_processing_system7_0_0/sim/bram_design_system_processing_system7_0_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_rst_ps7_0_100M_0/sim/bram_design_system_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
DARC_BRAM2_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/8827/hdl/DARC_BRAM2_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
DARC_BRAM2_v1_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/8827/hdl/DARC_BRAM2_v1_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_DARC_BRAM2_0_1.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_DARC_BRAM2_0_1/sim/bram_design_system_DARC_BRAM2_0_1.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system.v,verilog,xil_defaultlib,../../../bd/bram_design_system/hdl/bram_design_system.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
DARC_Mux.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/463f/sources_1/new/DARC_Mux.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_DARC_Mux_0_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_DARC_Mux_0_0/sim/bram_design_system_DARC_Mux_0_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/c2b9/bram.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_bram_0_1.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_bram_0_1/sim/bram_design_system_bram_0_1.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
ARM_FPGA_Control_Bus_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/a2e2/hdl/ARM_FPGA_Control_Bus_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
ARM_FPGA_Control_Bus_v1_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/a2e2/hdl/ARM_FPGA_Control_Bus_v1_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_ARM_FPGA_Control_Bus_0_5.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_ARM_FPGA_Control_Bus_0_5/sim/bram_design_system_ARM_FPGA_Control_Bus_0_5.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_xbar_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_xbar_0/sim/bram_design_system_xbar_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
controller.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/246e/controller.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_controller_0_1.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_controller_0_1/sim/bram_design_system_controller_0_1.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
jpeg.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/e7d9/src/jpeg.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/e7d9/hdl/REV2_JPEG_IP_DESIGN_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
REV2_JPEG_IP_DESIGN_v1_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ipshared/e7d9/hdl/REV2_JPEG_IP_DESIGN_v1_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_REV2_JPEG_IP_DESIGN_0_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_REV2_JPEG_IP_DESIGN_0_0/sim/bram_design_system_REV2_JPEG_IP_DESIGN_0_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_axi_timer_0_0/sim/bram_design_system_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
bram_design_system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/bram_design_system/ip/bram_design_system_auto_pc_0/sim/bram_design_system_auto_pc_0.v,incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="$ref_dir/../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/2527/hdl"incdir="../../../../BRAM_System_Final.srcs/sources_1/bd/bram_design_system/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
