-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRB_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_empty_n : IN STD_LOGIC;
    imgRB_read : OUT STD_LOGIC;
    imgRgb_din : OUT STD_LOGIC_VECTOR (119 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_full_n : IN STD_LOGIC;
    imgRgb_write : OUT STD_LOGIC;
    pixWindow_322_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_321_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_320_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_325_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_324_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_323_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_328_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_327_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_326_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_208_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_207_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_206_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_205_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_204_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_203_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_202_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_201_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_200_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_196_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_195_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_194_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_193_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_192_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_191_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_190_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_189_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_188_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_184_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_183_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_182_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_181_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_180_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_179_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_178_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_177_i : IN STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01168_31942_lcssa2037_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01167_31939_lcssa2035_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01166_31936_lcssa2033_i : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln878_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp310_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp310_1_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp478_i : IN STD_LOGIC_VECTOR (0 downto 0);
    lineBuffer_1_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_1_i_ce0 : OUT STD_LOGIC;
    lineBuffer_1_i_we0 : OUT STD_LOGIC;
    lineBuffer_1_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_1_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_1_i_ce1 : OUT STD_LOGIC;
    lineBuffer_1_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_i_ce0 : OUT STD_LOGIC;
    lineBuffer_i_we0 : OUT STD_LOGIC;
    lineBuffer_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
    lineBuffer_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lineBuffer_i_ce1 : OUT STD_LOGIC;
    lineBuffer_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
    empty : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    pixWindow_331_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_331_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_330_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_330_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_329_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_329_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_334_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_334_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_333_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_333_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_332_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_332_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_337_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_337_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_336_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_336_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_335_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_335_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_244_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_244_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_243_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_243_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_242_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_242_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_241_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_241_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_240_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_240_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_239_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_239_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_238_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_238_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_237_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_237_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_236_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_236_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_232_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_232_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_231_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_231_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_230_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_230_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_229_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_229_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_228_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_228_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_227_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_227_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_226_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_226_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_225_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_225_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_224_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_224_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_220_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_220_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_219_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_219_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_218_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_218_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_217_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_217_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_216_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_216_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_215_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_215_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_214_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_214_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_213_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_213_i_out_ap_vld : OUT STD_LOGIC;
    pixWindow_212_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pixWindow_212_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_01168_31944_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01168_31944_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_01167_31941_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01167_31941_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_01166_31938_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01166_31938_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv11_7FC : STD_LOGIC_VECTOR (10 downto 0) := "11111111100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln881_reg_6419 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_6428 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_6379 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op162_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln1052_reg_6475 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln881_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRB_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRgb_blk_n : STD_LOGIC;
    signal pixWindow_294_reg_1027 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_12_reg_1208 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_12_reg_1208_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal right_12_reg_1208_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_12_reg_1208_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_11_reg_1218 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_11_reg_1218_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_11_reg_1218_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_9_reg_1228 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_9_reg_1228_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_9_reg_1228_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_9_reg_1228_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_reg_1238 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_reg_1238_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_reg_1238_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_28_reg_1248 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_28_reg_1248_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_28_reg_1248_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_28_reg_1248_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1258 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1258_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_reg_1258_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_16_reg_1286 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_16_reg_1286_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_16_reg_1286_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_15_reg_1296 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_15_reg_1296_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_15_reg_1296_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_15_reg_1296_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_14_reg_1306 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_14_reg_1306_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_14_reg_1306_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_13_reg_1424_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_10_reg_1434_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_29_reg_1444_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp59_i_read_read_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_1_i_read_reg_6399 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_i_read_reg_6409 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_6419_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_6419_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_6419_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_6419_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_6419_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln886_fu_1716_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln886_reg_6423 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln891_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_6428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_6428_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6432 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6432_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_6432_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_6475_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_i_addr_reg_6479 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_i_addr_reg_6485 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal InPix_reg_6491 : STD_LOGIC_VECTOR (119 downto 0);
    signal pixBuf_127_fu_1785_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_295_reg_6556 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_295_reg_6556_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_295_reg_6556_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_295_reg_6556_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_296_reg_6566 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_296_reg_6566_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_296_reg_6566_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_296_reg_6566_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_297_reg_6576 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_297_reg_6576_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_297_reg_6576_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_297_reg_6576_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_241_fu_1908_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_241_reg_6586 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_242_reg_6598 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_243_reg_6610 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_244_reg_6622 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_245_reg_6629 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_246_reg_6636 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_247_reg_6643 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_248_reg_6650 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_249_reg_6657 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_250_reg_6664 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_251_reg_6671 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_252_reg_6678 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_229_fu_2022_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_229_reg_6685 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_230_reg_6694 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_231_reg_6703 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_232_reg_6712 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_233_reg_6717 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_234_reg_6722 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_235_reg_6727 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_236_reg_6732 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_237_reg_6737 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_301_reg_6742 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_301_reg_6742_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_301_reg_6742_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_302_reg_6747 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_302_reg_6747_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_302_reg_6747_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_303_reg_6752 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_303_reg_6752_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_303_reg_6752_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_298_reg_6758 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_298_reg_6758_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_298_reg_6758_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_299_reg_6763 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_299_reg_6763_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_299_reg_6763_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_300_reg_6768 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_300_reg_6768_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_300_reg_6768_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_01166_31938_i_load_reg_6773 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_01167_31941_i_load_reg_6778 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_01168_31944_i_load_reg_6783 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_193_reg_6789 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_193_reg_6789_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_193_reg_6789_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_194_reg_6794 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_194_reg_6794_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_194_reg_6794_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_195_reg_6799 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_195_reg_6799_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_195_reg_6799_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_196_reg_6805 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_196_reg_6805_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_196_reg_6805_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_197_reg_6810 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_197_reg_6810_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_197_reg_6810_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_198_reg_6815 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_198_reg_6815_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_198_reg_6815_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_199_reg_6821 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_199_reg_6821_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_199_reg_6821_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_200_reg_6826 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_200_reg_6826_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_200_reg_6826_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_201_reg_6831 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_201_reg_6831_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_201_reg_6831_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_205_reg_6837 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_205_reg_6837_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_205_reg_6837_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_206_reg_6842 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_206_reg_6842_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_206_reg_6842_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_207_reg_6847 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_207_reg_6847_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_207_reg_6847_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_208_reg_6853 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_208_reg_6853_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_208_reg_6853_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_209_reg_6858 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_209_reg_6858_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_209_reg_6858_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_210_reg_6863 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_210_reg_6863_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_210_reg_6863_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_211_reg_6869 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_211_reg_6869_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_211_reg_6869_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_212_reg_6874 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_212_reg_6874_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_212_reg_6874_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_213_reg_6879 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_213_reg_6879_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_213_reg_6879_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_217_reg_6885 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_217_reg_6885_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_217_reg_6885_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_218_reg_6890 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_218_reg_6890_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_218_reg_6890_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_219_reg_6895 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_219_reg_6895_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_219_reg_6895_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_220_reg_6901 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_220_reg_6901_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_220_reg_6901_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_221_reg_6906 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_221_reg_6906_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_221_reg_6906_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_222_reg_6911 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_222_reg_6911_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_222_reg_6911_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_223_reg_6917 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_223_reg_6917_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_223_reg_6917_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_224_reg_6922 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_224_reg_6922_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_224_reg_6922_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_225_reg_6927 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_225_reg_6927_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_225_reg_6927_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_5_fu_2337_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_8_fu_2357_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_11_fu_2377_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_14_fu_2397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_15_fu_2403_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_18_fu_2423_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_21_fu_2443_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_24_fu_2463_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_27_fu_2480_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_30_fu_2503_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_33_fu_2526_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_36_fu_2549_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1023_fu_2700_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_reg_6993 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_1_fu_2704_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_1_reg_6998 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_fu_2708_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_reg_7003 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_2714_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_reg_7008 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1024_fu_2718_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_reg_7014 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_1_fu_2722_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_1_reg_7019 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_fu_2726_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_reg_7024 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_16_fu_2732_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_16_reg_7029 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1025_fu_2736_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_reg_7035 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_1_fu_2740_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_1_reg_7041 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_fu_2744_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_reg_7047 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_17_fu_2750_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_17_reg_7052 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1026_fu_2754_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_reg_7058 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_1_fu_2758_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_1_reg_7064 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_fu_2762_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_reg_7070 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_18_fu_2768_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_18_reg_7075 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1023_2_fu_2772_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_2_reg_7081 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_3_fu_2776_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_3_reg_7086 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_1_fu_2780_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_1_reg_7091 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_21_fu_2786_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_21_reg_7096 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1024_2_fu_2790_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_2_reg_7102 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_3_fu_2794_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_3_reg_7107 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_1_fu_2798_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_1_reg_7112 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_22_fu_2804_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_22_reg_7117 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1025_2_fu_2808_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_2_reg_7123 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_3_fu_2812_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_3_reg_7129 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_1_fu_2816_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_1_reg_7135 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_23_fu_2822_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_23_reg_7140 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1026_2_fu_2826_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_2_reg_7146 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_3_fu_2830_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_3_reg_7152 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_1_fu_2834_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_1_reg_7158 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_24_fu_2840_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_24_reg_7163 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1023_4_fu_2844_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_4_reg_7169 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_2_fu_2848_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_2_reg_7174 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_27_fu_2854_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_27_reg_7179 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1024_4_fu_2858_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_4_reg_7185 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_5_fu_2862_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_5_reg_7190 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_2_fu_2866_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_2_reg_7195 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_28_fu_2872_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_28_reg_7200 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1025_4_fu_2876_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_4_reg_7206 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_2_fu_2880_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_2_reg_7212 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_29_fu_2886_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_29_reg_7217 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1026_4_fu_2890_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_4_reg_7223 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_5_fu_2894_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_5_reg_7229 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_2_fu_2898_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_2_reg_7235 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_30_fu_2904_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_30_reg_7240 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1023_5_fu_2908_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1023_5_reg_7246 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_3_fu_2912_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1023_3_reg_7251 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_33_fu_2918_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_33_reg_7256 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1024_6_fu_2922_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_6_reg_7262 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_7_fu_2926_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1024_7_reg_7267 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_3_fu_2930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1024_3_reg_7272 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_34_fu_2936_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_34_reg_7277 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1025_5_fu_2940_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1025_5_reg_7283 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_3_fu_2944_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1025_3_reg_7289 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_35_fu_2950_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_35_reg_7294 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1026_6_fu_2954_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_6_reg_7300 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_7_fu_2958_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1026_7_reg_7306 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_3_fu_2962_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1026_3_reg_7312 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_36_fu_2968_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_36_reg_7317 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1027_fu_3206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1027_reg_7323 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_19_fu_3212_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_19_reg_7328 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_19_fu_3216_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_19_reg_7333 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1028_fu_3230_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1028_reg_7338 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_20_fu_3236_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_20_reg_7343 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_20_fu_3240_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_20_reg_7348 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_fu_3254_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_reg_7353 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_2_fu_3268_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_2_reg_7358 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1033_fu_3290_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_reg_7363 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_reg_7363_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_fu_3314_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_reg_7370 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_reg_7370_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_fu_3336_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_reg_7377 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_fu_3360_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_reg_7384 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1027_1_fu_3450_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1027_1_reg_7391 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_25_fu_3456_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_25_reg_7396 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_25_fu_3460_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_25_reg_7401 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1028_1_fu_3474_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1028_1_reg_7406 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_26_fu_3480_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_26_reg_7411 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_26_fu_3484_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_26_reg_7416 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_4_fu_3498_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_4_reg_7421 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_6_fu_3512_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_6_reg_7426 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1033_1_fu_3534_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_1_reg_7431 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_1_reg_7431_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_1_fu_3558_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_1_reg_7438 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_1_reg_7438_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_1_fu_3580_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_1_reg_7445 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_1_fu_3604_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_1_reg_7452 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1027_2_fu_3690_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1027_2_reg_7459 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_31_fu_3696_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_31_reg_7464 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_31_fu_3700_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_31_reg_7469 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1028_2_fu_3714_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1028_2_reg_7474 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_32_fu_3720_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_32_reg_7479 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_32_fu_3724_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_32_reg_7484 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_8_fu_3738_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_8_reg_7489 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_10_fu_3752_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_10_reg_7494 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1033_2_fu_3766_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_2_reg_7499 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_2_reg_7499_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_2_fu_3781_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_2_reg_7506 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_2_reg_7506_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_2_fu_3803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_2_reg_7513 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_2_fu_3827_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_2_reg_7520 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1027_3_fu_3913_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1027_3_reg_7527 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_37_fu_3919_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_37_reg_7532 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_37_fu_3923_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_37_reg_7537 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1028_3_fu_3937_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1028_3_reg_7542 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_38_fu_3943_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln61_38_reg_7547 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_38_fu_3947_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln61_38_reg_7552 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_12_fu_3961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_12_reg_7557 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_14_fu_3975_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1030_14_reg_7562 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1033_3_fu_3989_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_3_reg_7567 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1033_3_reg_7567_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_3_fu_4004_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_3_reg_7574 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1034_3_reg_7574_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_3_fu_4026_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1039_3_reg_7581 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_3_fu_4050_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1040_3_reg_7588 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1030_fu_4108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1030_reg_7595 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_3_fu_4137_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1033_3_reg_7601 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_3_fu_4166_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_3_reg_7606 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_fu_4225_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_reg_7611 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_fu_4286_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_reg_7616 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1030_1_fu_4346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1030_1_reg_7621 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_7_fu_4375_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1033_7_reg_7627 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_7_fu_4404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_7_reg_7632 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_1_fu_4463_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_1_reg_7637 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_1_fu_4524_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_1_reg_7642 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1030_2_fu_4584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1030_2_reg_7647 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_10_fu_4613_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1033_10_reg_7653 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_10_fu_4642_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_10_reg_7658 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_2_fu_4701_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_2_reg_7663 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_2_fu_4762_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_2_reg_7668 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1030_3_fu_4822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1030_3_reg_7673 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_13_fu_4851_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1033_13_reg_7679 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_13_fu_4880_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_13_reg_7684 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_3_fu_4939_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1039_3_reg_7689 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_3_fu_5000_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1040_3_reg_7694 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_13_fu_5198_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_13_reg_7699 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_12_fu_5217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_12_reg_7704 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_16_fu_5415_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_16_reg_7709 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_14_fu_5434_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_14_reg_7714 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_20_fu_5632_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_20_reg_7719 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_17_fu_5651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_17_reg_7724 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_24_fu_5849_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_24_reg_7729 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_20_fu_5868_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_20_reg_7734 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_162_reg_775 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_162_reg_775 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_162_reg_775 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_162_reg_775 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_161_reg_784 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_161_reg_784 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_161_reg_784 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_161_reg_784 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_160_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_160_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_160_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_160_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_159_reg_802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_159_reg_802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_159_reg_802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_159_reg_802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_158_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_158_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_158_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_158_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_157_reg_820 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_157_reg_820 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_157_reg_820 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_157_reg_820 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_156_reg_829 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_156_reg_829 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_156_reg_829 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_156_reg_829 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_155_reg_838 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_155_reg_838 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_155_reg_838 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_155_reg_838 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_154_reg_847 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_154_reg_847 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_154_reg_847 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_154_reg_847 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_153_reg_856 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_153_reg_856 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_153_reg_856 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_152_reg_865 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_152_reg_865 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_152_reg_865 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pixBuf_151_reg_874 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pixBuf_151_reg_874 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pixBuf_151_reg_874 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_291_phi_fu_886_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_291_reg_883 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_290_phi_fu_896_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_290_reg_893 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_289_phi_fu_906_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_289_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_288_phi_fu_916_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_288_reg_913 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_287_phi_fu_926_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_287_reg_923 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_286_phi_fu_936_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_286_reg_933 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_285_phi_fu_946_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_285_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_284_phi_fu_956_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_284_reg_953 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_283_phi_fu_966_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_283_reg_963 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_282_phi_fu_976_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_282_reg_973 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_281_phi_fu_985_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_281_reg_982 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_280_phi_fu_994_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_280_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_279_phi_fu_1003_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_278_phi_fu_1012_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_277_phi_fu_1021_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_294_phi_fu_1030_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_293_phi_fu_1040_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_292_phi_fu_1049_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_273_phi_fu_1058_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_272_phi_fu_1067_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_271_phi_fu_1076_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_270_phi_fu_1085_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_269_phi_fu_1094_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_268_phi_fu_1103_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_267_phi_fu_1112_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_266_phi_fu_1121_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pixWindow_265_phi_fu_1130_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_7_phi_fu_1139_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_28_fu_2487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_7_reg_1136 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_6_phi_fu_1148_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_29_fu_2495_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_6_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_4_phi_fu_1157_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_31_fu_2510_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_4_reg_1154 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_3_phi_fu_1166_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_32_fu_2518_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_3_reg_1163 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_1_phi_fu_1175_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_34_fu_2533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_1_reg_1172 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_phi_fu_1184_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_35_fu_2541_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_reg_1181 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_10_phi_fu_1193_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_37_fu_2556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_10_reg_1190 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_down_9_phi_fu_1202_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_38_fu_2564_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_9_reg_1199 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_12_phi_fu_1211_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_13_fu_2390_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_12_reg_1208 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_11_phi_fu_1221_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_12_fu_2383_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_11_reg_1218 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_9_phi_fu_1231_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_10_fu_2370_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_9_reg_1228 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_phi_fu_1241_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_9_fu_2363_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_reg_1238 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_28_phi_fu_1251_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_7_fu_2350_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_28_reg_1248 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_phi_fu_1261_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_6_fu_2343_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_reg_1258 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_left_1_phi_fu_1271_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_4_fu_2330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_1_reg_1268 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_left_phi_fu_1280_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_3_fu_2323_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_16_phi_fu_1289_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_2_fu_2316_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_16_reg_1286 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_15_phi_fu_1299_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_1_fu_2309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_15_reg_1296 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_right_14_phi_fu_1309_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_fu_2302_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_14_reg_1306 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_7_phi_fu_1319_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_16_fu_2409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_7_reg_1316 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_6_phi_fu_1328_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_17_fu_2416_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_6_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_4_phi_fu_1337_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_19_fu_2429_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_4_reg_1334 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_3_phi_fu_1346_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_20_fu_2436_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_3_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_1_phi_fu_1355_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_22_fu_2449_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_1_reg_1352 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_phi_fu_1364_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_23_fu_2456_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_reg_1361 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_10_phi_fu_1373_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_25_fu_2468_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_10_reg_1370 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_up_9_phi_fu_1382_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln957_26_fu_2474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_9_reg_1379 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_8_reg_1388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_8_reg_1388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_8_reg_1388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_8_reg_1388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_down_8_reg_1388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_5_reg_1397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_5_reg_1397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_5_reg_1397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_5_reg_1397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_down_5_reg_1397 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_2_reg_1406 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_2_reg_1406 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_2_reg_1406 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_2_reg_1406 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_down_2_reg_1406 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_down_11_reg_1415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_down_11_reg_1415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_down_11_reg_1415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_down_11_reg_1415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_down_11_reg_1415 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_right_13_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_right_10_reg_1434 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_pix_29_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_left_2_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_left_2_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_left_2_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_left_2_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_left_2_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_8_reg_1463 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_8_reg_1463 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_8_reg_1463 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_8_reg_1463 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_up_8_reg_1463 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_5_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_5_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_5_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_5_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_up_5_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_2_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_2_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_2_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_2_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_up_2_reg_1481 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_up_11_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_up_11_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_up_11_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_up_11_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_up_11_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln889_fu_1780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_294 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal x_7_fu_1764_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_6 : STD_LOGIC_VECTOR (9 downto 0);
    signal z_fu_298 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_sig_allocacmp_z_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixBuf_fu_302 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_86_fu_306 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_87_fu_310 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_88_fu_314 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_89_fu_318 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_90_fu_322 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_91_fu_326 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_92_fu_330 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixBuf_93_fu_334 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_0_0_0_01166_31938_i_fu_338 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_1_0_0_01167_31941_i_fu_342 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal p_0_2_0_0_01168_31944_i_fu_346 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_fu_350 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_167_fu_354 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_168_fu_358 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_169_fu_362 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_170_fu_366 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_171_fu_370 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_172_fu_374 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_173_fu_378 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_174_fu_382 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_175_fu_386 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_176_fu_390 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_177_fu_394 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_178_fu_398 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_179_fu_402 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_180_fu_406 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_181_fu_410 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_182_fu_414 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_183_fu_418 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_184_fu_422 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_185_fu_426 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_186_fu_430 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_187_fu_434 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_188_fu_438 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_189_fu_442 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_190_fu_446 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_191_fu_450 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pixWindow_192_fu_454 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln881_fu_1722_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_x_fu_1726_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_94_fu_1744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1052_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_22_fu_2572_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_21_fu_2578_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_20_fu_2584_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_19_fu_2590_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_18_fu_2596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_17_fu_2602_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_16_fu_2608_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_15_fu_2614_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_14_fu_2620_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_13_fu_2626_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_12_fu_2632_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_fu_2638_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_38_fu_3127_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_3122_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_3146_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_16_fu_3141_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_3165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_17_fu_3160_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_3184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_18_fu_3179_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1027_fu_3198_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1027_1_fu_3202_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_fu_3222_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_1_fu_3226_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_fu_3134_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_fu_3172_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_fu_3246_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_1_fu_3250_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_fu_3153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_fu_3191_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_4_fu_3260_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_5_fu_3264_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_fu_3274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_1_fu_3278_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_fu_3282_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1033_1_fu_3286_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1034_fu_3296_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1034_1_fu_3301_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_fu_3306_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1034_1_fu_3310_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1039_fu_3320_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1039_1_fu_3324_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_fu_3328_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1039_1_fu_3332_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1040_fu_3342_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1040_1_fu_3347_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_fu_3352_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1040_1_fu_3356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_3371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_21_fu_3366_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_fu_3390_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_22_fu_3385_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_54_fu_3409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_23_fu_3404_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_3428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_24_fu_3423_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1027_2_fu_3442_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1027_3_fu_3446_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_2_fu_3466_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_3_fu_3470_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_1_fu_3378_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_1_fu_3416_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_8_fu_3490_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_9_fu_3494_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_1_fu_3397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_1_fu_3435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_12_fu_3504_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_13_fu_3508_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_4_fu_3518_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_5_fu_3522_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_4_fu_3526_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1033_5_fu_3530_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1034_4_fu_3540_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1034_5_fu_3545_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_4_fu_3550_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1034_5_fu_3554_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1039_4_fu_3564_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1039_5_fu_3568_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_4_fu_3572_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1039_5_fu_3576_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1040_4_fu_3586_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1040_5_fu_3591_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_4_fu_3596_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1040_5_fu_3600_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_66_fu_3615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_27_fu_3610_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_3634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_28_fu_3629_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_68_fu_3653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_29_fu_3648_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_69_fu_3672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_30_fu_3667_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1027_4_fu_3686_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_4_fu_3706_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_5_fu_3710_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_2_fu_3622_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_2_fu_3660_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_16_fu_3730_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_17_fu_3734_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_2_fu_3641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_2_fu_3679_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_20_fu_3744_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_21_fu_3748_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_8_fu_3758_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_8_fu_3762_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1034_8_fu_3772_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_8_fu_3777_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1039_8_fu_3787_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1039_9_fu_3791_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_8_fu_3795_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1039_9_fu_3799_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1040_8_fu_3809_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1040_9_fu_3814_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_8_fu_3819_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1040_9_fu_3823_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_80_fu_3838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_33_fu_3833_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_81_fu_3857_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_34_fu_3852_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_82_fu_3876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_35_fu_3871_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_83_fu_3895_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_36_fu_3890_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1027_5_fu_3909_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_6_fu_3929_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1028_7_fu_3933_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRh_3_fu_3845_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGh_3_fu_3883_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_24_fu_3953_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_25_fu_3957_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal DRv_3_fu_3864_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal DGv_3_fu_3902_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_28_fu_3967_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1030_29_fu_3971_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1033_11_fu_3981_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_11_fu_3985_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1034_11_fu_3995_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_11_fu_4000_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1039_12_fu_4010_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1039_13_fu_4014_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_12_fu_4018_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1039_13_fu_4022_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1040_12_fu_4032_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1040_13_fu_4037_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_12_fu_4042_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1040_13_fu_4046_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_4056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_4069_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_fu_4063_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_2_fu_4082_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_3_fu_4085_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_fu_4076_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_6_fu_4095_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_7_fu_4098_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_1_fu_4089_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_3_fu_4102_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1033_2_fu_4114_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1033_8_i_fu_4119_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_2_fu_4129_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1033_fu_4133_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_2_fu_4143_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1034_8_i_fu_4148_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_2_fu_4158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1034_fu_4162_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1039_2_fu_4179_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1039_8_i_fu_4184_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_2_fu_4194_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1039_fu_4198_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1039_1_i_fu_4208_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_3_fu_4217_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_46_fu_4172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_3_fu_4202_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1039_1_fu_4221_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1040_2_fu_4240_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1040_8_i_fu_4245_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_2_fu_4255_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1040_fu_4259_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1040_1_i_fu_4269_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_3_fu_4278_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_fu_4233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_3_fu_4263_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1040_1_fu_4282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_56_fu_4294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_4307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_1_fu_4301_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_10_fu_4320_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_11_fu_4323_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_1_fu_4314_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_14_fu_4333_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_15_fu_4336_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_5_fu_4327_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_7_fu_4340_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1033_6_fu_4352_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1033_9_i_fu_4357_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_6_fu_4367_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1033_3_fu_4371_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_6_fu_4381_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1034_9_i_fu_4386_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_6_fu_4396_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1034_2_fu_4400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1039_6_fu_4417_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1039_9_i_fu_4422_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_6_fu_4432_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1039_2_fu_4436_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1039_3_i_fu_4446_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_7_fu_4455_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_4410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_7_fu_4440_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1039_3_fu_4459_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1040_6_fu_4478_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1040_9_i_fu_4483_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_6_fu_4493_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1040_2_fu_4497_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1040_3_i_fu_4507_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_7_fu_4516_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_4471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_7_fu_4501_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1040_3_fu_4520_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_70_fu_4532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_4545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_2_fu_4539_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_18_fu_4558_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_19_fu_4561_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_2_fu_4552_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_22_fu_4571_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_23_fu_4574_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_9_fu_4565_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_11_fu_4578_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1033_9_fu_4590_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1033_i_fu_4595_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_9_fu_4605_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1033_6_fu_4609_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_9_fu_4619_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1034_i_fu_4624_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_9_fu_4634_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1034_4_fu_4638_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1039_10_fu_4655_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1039_i_fu_4660_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_10_fu_4670_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1039_4_fu_4674_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1039_5_i_fu_4684_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_11_fu_4693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_fu_4648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_11_fu_4678_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1039_5_fu_4697_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1040_10_fu_4716_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1040_i_fu_4721_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_10_fu_4731_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1040_4_fu_4735_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1040_5_i_fu_4745_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_11_fu_4754_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_fu_4709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_11_fu_4739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1040_5_fu_4758_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_84_fu_4770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_4783_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_3_fu_4777_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_26_fu_4796_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_27_fu_4799_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal DBv_3_fu_4790_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_30_fu_4809_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1030_31_fu_4812_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_13_fu_4803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1030_15_fu_4816_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1033_12_fu_4828_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1033_10_i_fu_4833_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_12_fu_4843_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1033_9_fu_4847_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1034_12_fu_4857_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1034_10_i_fu_4862_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_12_fu_4872_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1034_6_fu_4876_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1039_14_fu_4893_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1039_10_i_fu_4898_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_14_fu_4908_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1039_6_fu_4912_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1039_7_i_fu_4922_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_15_fu_4931_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_88_fu_4886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_15_fu_4916_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1039_7_fu_4935_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1040_14_fu_4954_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1040_10_i_fu_4959_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_14_fu_4969_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1040_6_fu_4973_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1040_7_i_fu_4983_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_15_fu_4992_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_89_fu_4947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_15_fu_4977_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1040_7_fu_4996_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1033_1_i_fu_5015_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_3_fu_5024_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_5008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1033_1_fu_5028_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1034_1_i_fu_5050_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_3_fu_5059_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_fu_5043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1034_1_fu_5063_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1033_fu_5032_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_fu_5074_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_2_fu_5039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1030_fu_5080_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1034_fu_5067_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_1_fu_5090_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1030_1_fu_5096_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_11_fu_5100_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_11_fu_5084_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_49_fu_5122_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_48_fu_5114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1042_fu_5138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_fu_5132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_fu_5152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_fu_5144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1008_1_fu_5110_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_51_fu_5174_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1043_fu_5184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_fu_5106_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_12_fu_5158_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1043_fu_5190_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_50_fu_5166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_fu_5212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_5205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1033_3_i_fu_5232_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_7_fu_5241_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_58_fu_5225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1033_4_fu_5245_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1034_3_i_fu_5267_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_7_fu_5276_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_fu_5260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1034_3_fu_5280_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1033_1_fu_5249_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_2_fu_5291_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_5_fu_5256_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1030_2_fu_5297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1034_1_fu_5284_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_3_fu_5307_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1030_3_fu_5313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_fu_5317_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_fu_5301_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_63_fu_5339_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_62_fu_5331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1042_1_fu_5355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_1_fu_5349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_1_fu_5369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_2_fu_5361_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1008_3_fu_5327_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_65_fu_5391_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1043_1_fu_5401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_2_fu_5323_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_15_fu_5375_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1043_2_fu_5407_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_64_fu_5383_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_1_fu_5429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_i_fu_5422_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1033_5_i_fu_5449_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_10_fu_5458_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_5442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1033_7_fu_5462_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1034_5_i_fu_5484_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_10_fu_5493_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_fu_5477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1034_5_fu_5497_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1033_2_fu_5466_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_4_fu_5508_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_8_fu_5473_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1030_4_fu_5514_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1034_2_fu_5501_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_5_fu_5524_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1030_5_fu_5530_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_16_fu_5534_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_18_fu_5518_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_77_fu_5556_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_76_fu_5548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1042_2_fu_5572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_2_fu_5566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_2_fu_5586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_4_fu_5578_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1008_5_fu_5544_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_79_fu_5608_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1043_2_fu_5618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_4_fu_5540_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_19_fu_5592_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1043_4_fu_5624_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_fu_5600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_2_fu_5646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_i_fu_5639_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1033_7_i_fu_5666_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1033_13_fu_5675_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_fu_5659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1033_10_fu_5679_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1034_7_i_fu_5701_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1034_13_fu_5710_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_87_fu_5694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1034_7_fu_5714_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1033_3_fu_5683_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_6_fu_5725_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1033_11_fu_5690_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1030_6_fu_5731_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1034_3_fu_5718_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1030_7_fu_5741_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1030_7_fu_5747_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_19_fu_5751_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_22_fu_5735_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_91_fu_5773_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_90_fu_5765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1042_3_fu_5789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_3_fu_5783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_3_fu_5803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_6_fu_5795_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1008_7_fu_5761_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_93_fu_5825_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1043_3_fu_5835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_6_fu_5757_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_23_fu_5809_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1043_6_fu_5841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_92_fu_5817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_3_fu_5863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_i_fu_5856_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op160_load_state2 : BOOLEAN;
    signal ap_enable_operation_160 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op179_load_state3 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op206_store_state3 : BOOLEAN;
    signal ap_enable_operation_206 : BOOLEAN;
    signal ap_predicate_op161_load_state2 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_predicate_op192_load_state3 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_predicate_op314_store_state4 : BOOLEAN;
    signal ap_enable_operation_314 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (7 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (3 downto 0);
    signal pf_imgRgb_U_data_out : STD_LOGIC_VECTOR (119 downto 0);
    signal pf_imgRgb_U_data_out_vld : STD_LOGIC;
    signal pf_imgRgb_U_pf_ready : STD_LOGIC;
    signal pf_imgRgb_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_imgRB : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_imgRB_op162 : STD_LOGIC;
    signal ap_frp_data_req_imgRB : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_frp_data_req_imgRB_op162 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_imgRgb_U_data_in_vld : STD_LOGIC;
    signal pf_imgRgb_U_frpsig_data_in : STD_LOGIC_VECTOR (119 downto 0);
    signal pf_all_done : STD_LOGIC := '0';
    signal ap_condition_4313 : BOOLEAN;
    signal ap_condition_1259 : BOOLEAN;
    signal ap_condition_4325 : BOOLEAN;
    signal ap_condition_4328 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component system_v_demosaic_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component system_v_demosaic_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component system_v_demosaic_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 8,
        PipelineII => 1,
        CeilLog2Stages => 3,
        ExitLatency => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_imgRgb_U : component system_v_demosaic_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 8,
        PipelineII => 1,
        DataWidth => 120,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 4,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_imgRgb_U_frpsig_data_in,
        data_out => pf_imgRgb_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_imgRgb_U_data_in_vld,
        data_out_vld => pf_imgRgb_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_imgRgb_U_pf_ready,
        pf_done => pf_imgRgb_U_pf_done,
        data_out_read => imgRgb_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_imgRB_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_imgRB <= ap_const_lv3_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_imgRB <= std_logic_vector(unsigned(ap_frp_data_req_imgRB) - unsigned(ap_frp_data_next_issued_imgRB));
                else 
                    ap_frp_data_req_imgRB <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgRB) + unsigned(ap_frp_data_req_imgRB_op162))) - unsigned(ap_frp_data_next_issued_imgRB));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_imgRgb_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_pixBuf_151_reg_874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_151_reg_874 <= pixBuf_127_fu_1785_p1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter1_pixBuf_151_reg_874;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_152_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_152_reg_865 <= imgRB_dout(19 downto 10);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter1_pixBuf_152_reg_865;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_153_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_153_reg_856 <= imgRB_dout(29 downto 20);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter1_pixBuf_153_reg_856;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_154_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_154_reg_847 <= imgRB_dout(39 downto 30);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter1_pixBuf_154_reg_847;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_155_reg_838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_155_reg_838 <= imgRB_dout(49 downto 40);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter1_pixBuf_155_reg_838;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_156_reg_829_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_156_reg_829 <= imgRB_dout(59 downto 50);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter1_pixBuf_156_reg_829;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_157_reg_820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_157_reg_820 <= imgRB_dout(69 downto 60);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter1_pixBuf_157_reg_820;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_158_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_158_reg_811 <= imgRB_dout(79 downto 70);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter1_pixBuf_158_reg_811;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_159_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_159_reg_802 <= imgRB_dout(89 downto 80);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter1_pixBuf_159_reg_802;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_160_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_160_reg_793 <= imgRB_dout(99 downto 90);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter1_pixBuf_160_reg_793;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_161_reg_784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_161_reg_784 <= imgRB_dout(109 downto 100);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter1_pixBuf_161_reg_784;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixBuf_162_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4313)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_162_reg_775 <= imgRB_dout(119 downto 110);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter2_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter1_pixBuf_162_reg_775;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_151_reg_874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 <= pixWindow_241_fu_1908_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter2_pixBuf_151_reg_874;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_152_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 <= lineBuffer_i_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter2_pixBuf_152_reg_865;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_153_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 <= lineBuffer_i_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter2_pixBuf_153_reg_856;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_154_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_154_reg_847 <= lineBuffer_i_q1(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter2_pixBuf_154_reg_847;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_155_reg_838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_155_reg_838 <= lineBuffer_i_q1(49 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter2_pixBuf_155_reg_838;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_156_reg_829_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_156_reg_829 <= lineBuffer_i_q1(59 downto 50);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter2_pixBuf_156_reg_829;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_157_reg_820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_157_reg_820 <= lineBuffer_i_q1(69 downto 60);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter2_pixBuf_157_reg_820;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_158_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_158_reg_811 <= lineBuffer_i_q1(79 downto 70);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter2_pixBuf_158_reg_811;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_159_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_159_reg_802 <= lineBuffer_i_q1(89 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter2_pixBuf_159_reg_802;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_160_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_160_reg_793 <= lineBuffer_i_q1(99 downto 90);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter2_pixBuf_160_reg_793;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_161_reg_784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_161_reg_784 <= lineBuffer_i_q1(109 downto 100);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter2_pixBuf_161_reg_784;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pixBuf_162_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1259)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_162_reg_775 <= lineBuffer_i_q1(119 downto 110);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter2_pixBuf_162_reg_775;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_down_11_reg_1415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_11_reg_1415 <= pixBuf_87_fu_310;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_11_reg_1415 <= select_ln957_36_fu_2549_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_down_11_reg_1415 <= ap_phi_reg_pp0_iter3_down_11_reg_1415;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_down_2_reg_1406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_2_reg_1406 <= pixWindow_186_fu_430;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_2_reg_1406 <= select_ln957_33_fu_2526_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_down_2_reg_1406 <= ap_phi_reg_pp0_iter3_down_2_reg_1406;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_down_5_reg_1397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_5_reg_1397 <= pixWindow_189_fu_442;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_5_reg_1397 <= select_ln957_30_fu_2503_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_down_5_reg_1397 <= ap_phi_reg_pp0_iter3_down_5_reg_1397;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_down_8_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_8_reg_1388 <= pixWindow_192_fu_454;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_down_8_reg_1388 <= select_ln957_27_fu_2480_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_down_8_reg_1388 <= ap_phi_reg_pp0_iter3_down_8_reg_1388;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_left_2_reg_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_left_2_reg_1454 <= p_0_2_0_0_01168_31944_i_fu_346;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_left_2_reg_1454 <= select_ln957_5_fu_2337_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_left_2_reg_1454 <= ap_phi_reg_pp0_iter3_left_2_reg_1454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_pix_29_reg_1444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= pixWindow_177_fu_394;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= select_ln957_8_fu_2357_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_pix_29_reg_1444 <= ap_phi_reg_pp0_iter3_pix_29_reg_1444;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_right_10_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_right_10_reg_1434 <= pixWindow_180_fu_406;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_right_10_reg_1434 <= select_ln957_11_fu_2377_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_right_10_reg_1434 <= ap_phi_reg_pp0_iter3_right_10_reg_1434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_right_13_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_right_13_reg_1424 <= pixWindow_183_fu_418;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_right_13_reg_1424 <= select_ln957_14_fu_2397_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_right_13_reg_1424 <= ap_phi_reg_pp0_iter3_right_13_reg_1424;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_up_11_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_11_reg_1490 <= pixWindow_297_reg_6576;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_11_reg_1490 <= select_ln957_24_fu_2463_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_up_11_reg_1490 <= ap_phi_reg_pp0_iter3_up_11_reg_1490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_up_2_reg_1481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_2_reg_1481 <= pixWindow_168_fu_358;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_2_reg_1481 <= select_ln957_21_fu_2443_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_up_2_reg_1481 <= ap_phi_reg_pp0_iter3_up_2_reg_1481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_up_5_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_5_reg_1472 <= pixWindow_171_fu_370;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_5_reg_1472 <= select_ln957_18_fu_2423_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_up_5_reg_1472 <= ap_phi_reg_pp0_iter3_up_5_reg_1472;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_up_8_reg_1463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_8_reg_1463 <= pixWindow_174_fu_382;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_up_8_reg_1463 <= select_ln957_15_fu_2403_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_up_8_reg_1463 <= ap_phi_reg_pp0_iter3_up_8_reg_1463;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_01166_31938_i_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0_0_01166_31938_i_fu_338 <= p_0_0_0_0_01166_31936_lcssa2033_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_0_0_0_01166_31938_i_fu_338 <= ap_phi_mux_right_14_phi_fu_1309_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_01167_31941_i_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_1_0_0_01167_31941_i_fu_342 <= p_0_1_0_0_01167_31939_lcssa2035_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_1_0_0_01167_31941_i_fu_342 <= ap_phi_mux_right_15_phi_fu_1299_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_01168_31944_i_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_2_0_0_01168_31944_i_fu_346 <= p_0_2_0_0_01168_31942_lcssa2037_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_0_2_0_0_01168_31944_i_fu_346 <= ap_phi_mux_right_16_phi_fu_1289_p4;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_86_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_86_fu_306 <= pixWindow_327_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_86_fu_306 <= ap_phi_reg_pp0_iter3_pixBuf_161_reg_784;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_87_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_87_fu_310 <= pixWindow_328_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_87_fu_310 <= ap_phi_reg_pp0_iter3_pixBuf_162_reg_775;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_88_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_88_fu_314 <= pixWindow_323_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_88_fu_314 <= pixWindow_250_reg_6664;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_89_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_89_fu_318 <= pixWindow_324_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_89_fu_318 <= pixWindow_251_reg_6671;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_90_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_90_fu_322 <= pixWindow_325_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_90_fu_322 <= pixWindow_252_reg_6678;
                end if;
            end if; 
        end if;
    end process;

    pixBuf_91_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_91_fu_326 <= pixWindow_320_i;
                elsif ((ap_const_boolean_1 = ap_condition_4328)) then 
                    pixBuf_91_fu_326 <= lineBuffer_1_i_q1(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_92_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_92_fu_330 <= pixWindow_321_i;
                elsif ((ap_const_boolean_1 = ap_condition_4328)) then 
                    pixBuf_92_fu_330 <= lineBuffer_1_i_q1(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_93_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_93_fu_334 <= pixWindow_322_i;
                elsif ((ap_const_boolean_1 = ap_condition_4328)) then 
                    pixBuf_93_fu_334 <= lineBuffer_1_i_q1(119 downto 110);
                end if;
            end if; 
        end if;
    end process;

    pixBuf_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixBuf_fu_302 <= pixWindow_326_i;
                elsif ((ap_const_boolean_1 = ap_condition_4325)) then 
                    pixBuf_fu_302 <= ap_phi_reg_pp0_iter3_pixBuf_160_reg_793;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_167_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_167_fu_354 <= pixWindow_177_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_167_fu_354 <= ap_phi_mux_pixWindow_266_phi_fu_1121_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_168_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_168_fu_358 <= pixWindow_178_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_168_fu_358 <= ap_phi_mux_pixWindow_267_phi_fu_1112_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_169_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_169_fu_362 <= pixWindow_179_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_169_fu_362 <= ap_phi_mux_pixWindow_268_phi_fu_1103_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_170_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_170_fu_366 <= pixWindow_180_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_170_fu_366 <= ap_phi_mux_pixWindow_269_phi_fu_1094_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_171_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_171_fu_370 <= pixWindow_181_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_171_fu_370 <= ap_phi_mux_pixWindow_270_phi_fu_1085_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_172_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_172_fu_374 <= pixWindow_182_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_172_fu_374 <= ap_phi_mux_pixWindow_271_phi_fu_1076_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_173_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_173_fu_378 <= pixWindow_183_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_173_fu_378 <= ap_phi_mux_pixWindow_272_phi_fu_1067_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_174_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_174_fu_382 <= pixWindow_184_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_174_fu_382 <= ap_phi_mux_pixWindow_273_phi_fu_1058_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_175_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_175_fu_386 <= pixWindow_188_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_175_fu_386 <= ap_phi_mux_pixWindow_292_phi_fu_1049_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_176_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_176_fu_390 <= pixWindow_189_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_176_fu_390 <= ap_phi_mux_pixWindow_293_phi_fu_1040_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_177_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_177_fu_394 <= pixWindow_190_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_177_fu_394 <= ap_phi_mux_pixWindow_294_phi_fu_1030_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_178_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_178_fu_398 <= pixWindow_191_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_178_fu_398 <= ap_phi_mux_pixWindow_277_phi_fu_1021_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_179_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_179_fu_402 <= pixWindow_192_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_179_fu_402 <= ap_phi_mux_pixWindow_278_phi_fu_1012_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_180_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_180_fu_406 <= pixWindow_193_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_180_fu_406 <= ap_phi_mux_pixWindow_279_phi_fu_1003_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_181_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_181_fu_410 <= pixWindow_194_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_181_fu_410 <= ap_phi_mux_pixWindow_280_phi_fu_994_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_182_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_182_fu_414 <= pixWindow_195_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_182_fu_414 <= ap_phi_mux_pixWindow_281_phi_fu_985_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_183_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_183_fu_418 <= pixWindow_196_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_183_fu_418 <= ap_phi_mux_pixWindow_282_phi_fu_976_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_184_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_184_fu_422 <= pixWindow_200_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_184_fu_422 <= ap_phi_mux_pixWindow_283_phi_fu_966_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_185_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_185_fu_426 <= pixWindow_201_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_185_fu_426 <= ap_phi_mux_pixWindow_284_phi_fu_956_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_186_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_186_fu_430 <= pixWindow_202_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_186_fu_430 <= ap_phi_mux_pixWindow_285_phi_fu_946_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_187_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_187_fu_434 <= pixWindow_203_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_187_fu_434 <= ap_phi_mux_pixWindow_286_phi_fu_936_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_188_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_188_fu_438 <= pixWindow_204_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_188_fu_438 <= ap_phi_mux_pixWindow_287_phi_fu_926_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_189_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_189_fu_442 <= pixWindow_205_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_189_fu_442 <= ap_phi_mux_pixWindow_288_phi_fu_916_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_190_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_190_fu_446 <= pixWindow_206_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_190_fu_446 <= ap_phi_mux_pixWindow_289_phi_fu_906_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_191_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_191_fu_450 <= pixWindow_207_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_191_fu_450 <= ap_phi_mux_pixWindow_290_phi_fu_896_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_192_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_192_fu_454 <= pixWindow_208_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_192_fu_454 <= ap_phi_mux_pixWindow_291_phi_fu_886_p4;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_294_reg_1027_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pixWindow_294_reg_1027 <= pixBuf_90_fu_322;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pixWindow_294_reg_1027 <= pixWindow_243_reg_6610;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    pixWindow_294_reg_1027 <= ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
                end if;
            end if; 
        end if;
    end process;

    pixWindow_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    pixWindow_fu_350 <= pixWindow_i;
                elsif (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    pixWindow_fu_350 <= ap_phi_mux_pixWindow_265_phi_fu_1130_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_28_reg_1248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pix_28_reg_1248 <= pixWindow_176_fu_390;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pix_28_reg_1248 <= select_ln957_7_fu_2350_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    pix_28_reg_1248 <= ap_phi_reg_pp0_iter3_pix_28_reg_1248;
                end if;
            end if; 
        end if;
    end process;

    pix_reg_1258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pix_reg_1258 <= pixWindow_175_fu_386;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    pix_reg_1258 <= select_ln957_6_fu_2343_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    pix_reg_1258 <= ap_phi_reg_pp0_iter3_pix_reg_1258;
                end if;
            end if; 
        end if;
    end process;

    right_11_reg_1218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_11_reg_1218 <= pixWindow_181_fu_410;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_11_reg_1218 <= select_ln957_12_fu_2383_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_11_reg_1218 <= ap_phi_reg_pp0_iter3_right_11_reg_1218;
                end if;
            end if; 
        end if;
    end process;

    right_12_reg_1208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_12_reg_1208 <= pixWindow_182_fu_414;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_12_reg_1208 <= select_ln957_13_fu_2390_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_12_reg_1208 <= ap_phi_reg_pp0_iter3_right_12_reg_1208;
                end if;
            end if; 
        end if;
    end process;

    right_14_reg_1306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_14_reg_1306 <= pixBuf_88_fu_314;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_14_reg_1306 <= select_ln957_fu_2302_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_14_reg_1306 <= ap_phi_reg_pp0_iter3_right_14_reg_1306;
                end if;
            end if; 
        end if;
    end process;

    right_15_reg_1296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_15_reg_1296 <= pixBuf_89_fu_318;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_15_reg_1296 <= select_ln957_1_fu_2309_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_15_reg_1296 <= ap_phi_reg_pp0_iter3_right_15_reg_1296;
                end if;
            end if; 
        end if;
    end process;

    right_16_reg_1286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_16_reg_1286 <= pixBuf_90_fu_322;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_16_reg_1286 <= select_ln957_2_fu_2316_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_16_reg_1286 <= ap_phi_reg_pp0_iter3_right_16_reg_1286;
                end if;
            end if; 
        end if;
    end process;

    right_9_reg_1228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_9_reg_1228 <= pixWindow_179_fu_402;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_9_reg_1228 <= select_ln957_10_fu_2370_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_9_reg_1228 <= ap_phi_reg_pp0_iter3_right_9_reg_1228;
                end if;
            end if; 
        end if;
    end process;

    right_reg_1238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_reg_1238 <= pixWindow_178_fu_398;
                elsif (((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0))) then 
                    right_reg_1238 <= select_ln957_9_fu_2363_p3;
                elsif (not((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1))) then 
                    right_reg_1238 <= ap_phi_reg_pp0_iter3_right_reg_1238;
                end if;
            end if; 
        end if;
    end process;

    x_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln881_fu_1710_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                x_fu_294 <= x_7_fu_1764_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                x_fu_294 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    z_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln881_fu_1710_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                z_fu_298 <= add_ln886_fu_1716_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                z_fu_298 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                InPix_reg_6491 <= imgRB_dout;
                add_ln886_reg_6423 <= add_ln886_fu_1716_p2;
                and_ln1052_reg_6475 <= and_ln1052_fu_1758_p2;
                and_ln1052_reg_6475_pp0_iter1_reg <= and_ln1052_reg_6475;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_6432 <= cmp161_i_fu_1738_p2;
                cmp161_i_reg_6432_pp0_iter1_reg <= cmp161_i_reg_6432;
                icmp_ln881_reg_6419 <= icmp_ln881_fu_1710_p2;
                icmp_ln881_reg_6419_pp0_iter1_reg <= icmp_ln881_reg_6419;
                icmp_ln891_reg_6428 <= icmp_ln891_fu_1732_p2;
                icmp_ln891_reg_6428_pp0_iter1_reg <= icmp_ln891_reg_6428;
                lineBuffer_1_i_addr_reg_6485 <= zext_ln889_fu_1780_p1(8 - 1 downto 0);
                lineBuffer_i_addr_reg_6479 <= zext_ln889_fu_1780_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1030_10_reg_7494 <= add_ln1030_10_fu_3752_p2;
                add_ln1030_12_reg_7557 <= add_ln1030_12_fu_3961_p2;
                add_ln1030_14_reg_7562 <= add_ln1030_14_fu_3975_p2;
                add_ln1030_2_reg_7358 <= add_ln1030_2_fu_3268_p2;
                add_ln1030_4_reg_7421 <= add_ln1030_4_fu_3498_p2;
                add_ln1030_6_reg_7426 <= add_ln1030_6_fu_3512_p2;
                add_ln1030_8_reg_7489 <= add_ln1030_8_fu_3738_p2;
                add_ln1030_reg_7353 <= add_ln1030_fu_3254_p2;
                add_ln1033_1_reg_7431 <= add_ln1033_1_fu_3534_p2;
                add_ln1033_1_reg_7431_pp0_iter5_reg <= add_ln1033_1_reg_7431;
                add_ln1033_2_reg_7499 <= add_ln1033_2_fu_3766_p2;
                add_ln1033_2_reg_7499_pp0_iter5_reg <= add_ln1033_2_reg_7499;
                add_ln1033_3_reg_7567 <= add_ln1033_3_fu_3989_p2;
                add_ln1033_3_reg_7567_pp0_iter5_reg <= add_ln1033_3_reg_7567;
                add_ln1033_reg_7363 <= add_ln1033_fu_3290_p2;
                add_ln1033_reg_7363_pp0_iter5_reg <= add_ln1033_reg_7363;
                add_ln1034_1_reg_7438 <= add_ln1034_1_fu_3558_p2;
                add_ln1034_1_reg_7438_pp0_iter5_reg <= add_ln1034_1_reg_7438;
                add_ln1034_2_reg_7506 <= add_ln1034_2_fu_3781_p2;
                add_ln1034_2_reg_7506_pp0_iter5_reg <= add_ln1034_2_reg_7506;
                add_ln1034_3_reg_7574 <= add_ln1034_3_fu_4004_p2;
                add_ln1034_3_reg_7574_pp0_iter5_reg <= add_ln1034_3_reg_7574;
                add_ln1034_reg_7370 <= add_ln1034_fu_3314_p2;
                add_ln1034_reg_7370_pp0_iter5_reg <= add_ln1034_reg_7370;
                add_ln1039_1_reg_7445 <= add_ln1039_1_fu_3580_p2;
                add_ln1039_2_reg_7513 <= add_ln1039_2_fu_3803_p2;
                add_ln1039_3_reg_7581 <= add_ln1039_3_fu_4026_p2;
                add_ln1039_reg_7377 <= add_ln1039_fu_3336_p2;
                add_ln1040_1_reg_7452 <= add_ln1040_1_fu_3604_p2;
                add_ln1040_2_reg_7520 <= add_ln1040_2_fu_3827_p2;
                add_ln1040_3_reg_7588 <= add_ln1040_3_fu_4050_p2;
                add_ln1040_reg_7384 <= add_ln1040_fu_3360_p2;
                and_ln1052_reg_6475_pp0_iter2_reg <= and_ln1052_reg_6475_pp0_iter1_reg;
                and_ln1052_reg_6475_pp0_iter3_reg <= and_ln1052_reg_6475_pp0_iter2_reg;
                and_ln1052_reg_6475_pp0_iter4_reg <= and_ln1052_reg_6475_pp0_iter3_reg;
                and_ln1052_reg_6475_pp0_iter5_reg <= and_ln1052_reg_6475_pp0_iter4_reg;
                and_ln1052_reg_6475_pp0_iter6_reg <= and_ln1052_reg_6475_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                b_12_reg_7704 <= b_12_fu_5217_p3;
                b_14_reg_7714 <= b_14_fu_5434_p3;
                b_17_reg_7724 <= b_17_fu_5651_p3;
                b_20_reg_7734 <= b_20_fu_5868_p3;
                cmp161_i_reg_6432_pp0_iter2_reg <= cmp161_i_reg_6432_pp0_iter1_reg;
                icmp_ln1030_1_reg_7621 <= icmp_ln1030_1_fu_4346_p2;
                icmp_ln1030_2_reg_7647 <= icmp_ln1030_2_fu_4584_p2;
                icmp_ln1030_3_reg_7673 <= icmp_ln1030_3_fu_4822_p2;
                icmp_ln1030_reg_7595 <= icmp_ln1030_fu_4108_p2;
                icmp_ln881_reg_6419_pp0_iter2_reg <= icmp_ln881_reg_6419_pp0_iter1_reg;
                icmp_ln881_reg_6419_pp0_iter3_reg <= icmp_ln881_reg_6419_pp0_iter2_reg;
                icmp_ln881_reg_6419_pp0_iter4_reg <= icmp_ln881_reg_6419_pp0_iter3_reg;
                icmp_ln881_reg_6419_pp0_iter5_reg <= icmp_ln881_reg_6419_pp0_iter4_reg;
                icmp_ln891_reg_6428_pp0_iter2_reg <= icmp_ln891_reg_6428_pp0_iter1_reg;
                lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg <= lineBuffer_1_i_addr_reg_6485;
                p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg <= p_0_0_0_0_01166_31938_i_load_reg_6773;
                p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg <= p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter4_reg;
                p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg <= p_0_1_0_0_01167_31941_i_load_reg_6778;
                p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg <= p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter4_reg;
                p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg <= p_0_2_0_0_01168_31944_i_load_reg_6783;
                p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg <= p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter4_reg;
                pixWindow_193_reg_6789_pp0_iter4_reg <= pixWindow_193_reg_6789;
                pixWindow_193_reg_6789_pp0_iter5_reg <= pixWindow_193_reg_6789_pp0_iter4_reg;
                pixWindow_194_reg_6794_pp0_iter4_reg <= pixWindow_194_reg_6794;
                pixWindow_194_reg_6794_pp0_iter5_reg <= pixWindow_194_reg_6794_pp0_iter4_reg;
                pixWindow_195_reg_6799_pp0_iter4_reg <= pixWindow_195_reg_6799;
                pixWindow_195_reg_6799_pp0_iter5_reg <= pixWindow_195_reg_6799_pp0_iter4_reg;
                pixWindow_196_reg_6805_pp0_iter4_reg <= pixWindow_196_reg_6805;
                pixWindow_196_reg_6805_pp0_iter5_reg <= pixWindow_196_reg_6805_pp0_iter4_reg;
                pixWindow_197_reg_6810_pp0_iter4_reg <= pixWindow_197_reg_6810;
                pixWindow_197_reg_6810_pp0_iter5_reg <= pixWindow_197_reg_6810_pp0_iter4_reg;
                pixWindow_198_reg_6815_pp0_iter4_reg <= pixWindow_198_reg_6815;
                pixWindow_198_reg_6815_pp0_iter5_reg <= pixWindow_198_reg_6815_pp0_iter4_reg;
                pixWindow_199_reg_6821_pp0_iter4_reg <= pixWindow_199_reg_6821;
                pixWindow_199_reg_6821_pp0_iter5_reg <= pixWindow_199_reg_6821_pp0_iter4_reg;
                pixWindow_200_reg_6826_pp0_iter4_reg <= pixWindow_200_reg_6826;
                pixWindow_200_reg_6826_pp0_iter5_reg <= pixWindow_200_reg_6826_pp0_iter4_reg;
                pixWindow_201_reg_6831_pp0_iter4_reg <= pixWindow_201_reg_6831;
                pixWindow_201_reg_6831_pp0_iter5_reg <= pixWindow_201_reg_6831_pp0_iter4_reg;
                pixWindow_205_reg_6837_pp0_iter4_reg <= pixWindow_205_reg_6837;
                pixWindow_205_reg_6837_pp0_iter5_reg <= pixWindow_205_reg_6837_pp0_iter4_reg;
                pixWindow_206_reg_6842_pp0_iter4_reg <= pixWindow_206_reg_6842;
                pixWindow_206_reg_6842_pp0_iter5_reg <= pixWindow_206_reg_6842_pp0_iter4_reg;
                pixWindow_207_reg_6847_pp0_iter4_reg <= pixWindow_207_reg_6847;
                pixWindow_207_reg_6847_pp0_iter5_reg <= pixWindow_207_reg_6847_pp0_iter4_reg;
                pixWindow_208_reg_6853_pp0_iter4_reg <= pixWindow_208_reg_6853;
                pixWindow_208_reg_6853_pp0_iter5_reg <= pixWindow_208_reg_6853_pp0_iter4_reg;
                pixWindow_209_reg_6858_pp0_iter4_reg <= pixWindow_209_reg_6858;
                pixWindow_209_reg_6858_pp0_iter5_reg <= pixWindow_209_reg_6858_pp0_iter4_reg;
                pixWindow_210_reg_6863_pp0_iter4_reg <= pixWindow_210_reg_6863;
                pixWindow_210_reg_6863_pp0_iter5_reg <= pixWindow_210_reg_6863_pp0_iter4_reg;
                pixWindow_211_reg_6869_pp0_iter4_reg <= pixWindow_211_reg_6869;
                pixWindow_211_reg_6869_pp0_iter5_reg <= pixWindow_211_reg_6869_pp0_iter4_reg;
                pixWindow_212_reg_6874_pp0_iter4_reg <= pixWindow_212_reg_6874;
                pixWindow_212_reg_6874_pp0_iter5_reg <= pixWindow_212_reg_6874_pp0_iter4_reg;
                pixWindow_213_reg_6879_pp0_iter4_reg <= pixWindow_213_reg_6879;
                pixWindow_213_reg_6879_pp0_iter5_reg <= pixWindow_213_reg_6879_pp0_iter4_reg;
                pixWindow_217_reg_6885_pp0_iter4_reg <= pixWindow_217_reg_6885;
                pixWindow_217_reg_6885_pp0_iter5_reg <= pixWindow_217_reg_6885_pp0_iter4_reg;
                pixWindow_218_reg_6890_pp0_iter4_reg <= pixWindow_218_reg_6890;
                pixWindow_218_reg_6890_pp0_iter5_reg <= pixWindow_218_reg_6890_pp0_iter4_reg;
                pixWindow_219_reg_6895_pp0_iter4_reg <= pixWindow_219_reg_6895;
                pixWindow_219_reg_6895_pp0_iter5_reg <= pixWindow_219_reg_6895_pp0_iter4_reg;
                pixWindow_220_reg_6901_pp0_iter4_reg <= pixWindow_220_reg_6901;
                pixWindow_220_reg_6901_pp0_iter5_reg <= pixWindow_220_reg_6901_pp0_iter4_reg;
                pixWindow_221_reg_6906_pp0_iter4_reg <= pixWindow_221_reg_6906;
                pixWindow_221_reg_6906_pp0_iter5_reg <= pixWindow_221_reg_6906_pp0_iter4_reg;
                pixWindow_222_reg_6911_pp0_iter4_reg <= pixWindow_222_reg_6911;
                pixWindow_222_reg_6911_pp0_iter5_reg <= pixWindow_222_reg_6911_pp0_iter4_reg;
                pixWindow_223_reg_6917_pp0_iter4_reg <= pixWindow_223_reg_6917;
                pixWindow_223_reg_6917_pp0_iter5_reg <= pixWindow_223_reg_6917_pp0_iter4_reg;
                pixWindow_224_reg_6922_pp0_iter4_reg <= pixWindow_224_reg_6922;
                pixWindow_224_reg_6922_pp0_iter5_reg <= pixWindow_224_reg_6922_pp0_iter4_reg;
                pixWindow_225_reg_6927_pp0_iter4_reg <= pixWindow_225_reg_6927;
                pixWindow_225_reg_6927_pp0_iter5_reg <= pixWindow_225_reg_6927_pp0_iter4_reg;
                pixWindow_229_reg_6685 <= pixWindow_229_fu_2022_p1;
                pixWindow_230_reg_6694 <= lineBuffer_1_i_q1(19 downto 10);
                pixWindow_231_reg_6703 <= lineBuffer_1_i_q1(29 downto 20);
                pixWindow_232_reg_6712 <= lineBuffer_1_i_q1(39 downto 30);
                pixWindow_233_reg_6717 <= lineBuffer_1_i_q1(49 downto 40);
                pixWindow_234_reg_6722 <= lineBuffer_1_i_q1(59 downto 50);
                pixWindow_235_reg_6727 <= lineBuffer_1_i_q1(69 downto 60);
                pixWindow_236_reg_6732 <= lineBuffer_1_i_q1(79 downto 70);
                pixWindow_237_reg_6737 <= lineBuffer_1_i_q1(89 downto 80);
                pixWindow_241_reg_6586 <= pixWindow_241_fu_1908_p1;
                pixWindow_242_reg_6598 <= lineBuffer_i_q1(19 downto 10);
                pixWindow_243_reg_6610 <= lineBuffer_i_q1(29 downto 20);
                pixWindow_244_reg_6622 <= lineBuffer_i_q1(39 downto 30);
                pixWindow_245_reg_6629 <= lineBuffer_i_q1(49 downto 40);
                pixWindow_246_reg_6636 <= lineBuffer_i_q1(59 downto 50);
                pixWindow_247_reg_6643 <= lineBuffer_i_q1(69 downto 60);
                pixWindow_248_reg_6650 <= lineBuffer_i_q1(79 downto 70);
                pixWindow_249_reg_6657 <= lineBuffer_i_q1(89 downto 80);
                pixWindow_250_reg_6664 <= lineBuffer_i_q1(99 downto 90);
                pixWindow_251_reg_6671 <= lineBuffer_i_q1(109 downto 100);
                pixWindow_252_reg_6678 <= lineBuffer_i_q1(119 downto 110);
                pixWindow_295_reg_6556_pp0_iter3_reg <= pixWindow_295_reg_6556;
                pixWindow_295_reg_6556_pp0_iter4_reg <= pixWindow_295_reg_6556_pp0_iter3_reg;
                pixWindow_295_reg_6556_pp0_iter5_reg <= pixWindow_295_reg_6556_pp0_iter4_reg;
                pixWindow_296_reg_6566_pp0_iter3_reg <= pixWindow_296_reg_6566;
                pixWindow_296_reg_6566_pp0_iter4_reg <= pixWindow_296_reg_6566_pp0_iter3_reg;
                pixWindow_296_reg_6566_pp0_iter5_reg <= pixWindow_296_reg_6566_pp0_iter4_reg;
                pixWindow_297_reg_6576_pp0_iter3_reg <= pixWindow_297_reg_6576;
                pixWindow_297_reg_6576_pp0_iter4_reg <= pixWindow_297_reg_6576_pp0_iter3_reg;
                pixWindow_297_reg_6576_pp0_iter5_reg <= pixWindow_297_reg_6576_pp0_iter4_reg;
                pixWindow_298_reg_6758_pp0_iter4_reg <= pixWindow_298_reg_6758;
                pixWindow_298_reg_6758_pp0_iter5_reg <= pixWindow_298_reg_6758_pp0_iter4_reg;
                pixWindow_299_reg_6763_pp0_iter4_reg <= pixWindow_299_reg_6763;
                pixWindow_299_reg_6763_pp0_iter5_reg <= pixWindow_299_reg_6763_pp0_iter4_reg;
                pixWindow_300_reg_6768_pp0_iter4_reg <= pixWindow_300_reg_6768;
                pixWindow_300_reg_6768_pp0_iter5_reg <= pixWindow_300_reg_6768_pp0_iter4_reg;
                pixWindow_301_reg_6742_pp0_iter4_reg <= pixWindow_301_reg_6742;
                pixWindow_301_reg_6742_pp0_iter5_reg <= pixWindow_301_reg_6742_pp0_iter4_reg;
                pixWindow_302_reg_6747_pp0_iter4_reg <= pixWindow_302_reg_6747;
                pixWindow_302_reg_6747_pp0_iter5_reg <= pixWindow_302_reg_6747_pp0_iter4_reg;
                pixWindow_303_reg_6752_pp0_iter4_reg <= pixWindow_303_reg_6752;
                pixWindow_303_reg_6752_pp0_iter5_reg <= pixWindow_303_reg_6752_pp0_iter4_reg;
                pix_28_reg_1248_pp0_iter4_reg <= pix_28_reg_1248;
                pix_28_reg_1248_pp0_iter5_reg <= pix_28_reg_1248_pp0_iter4_reg;
                pix_28_reg_1248_pp0_iter6_reg <= pix_28_reg_1248_pp0_iter5_reg;
                pix_29_reg_1444_pp0_iter5_reg <= pix_29_reg_1444;
                pix_reg_1258_pp0_iter4_reg <= pix_reg_1258;
                pix_reg_1258_pp0_iter5_reg <= pix_reg_1258_pp0_iter4_reg;
                r_13_reg_7699 <= r_13_fu_5198_p3;
                r_16_reg_7709 <= r_16_fu_5415_p3;
                r_20_reg_7719 <= r_20_fu_5632_p3;
                r_24_reg_7729 <= r_24_fu_5849_p3;
                right_10_reg_1434_pp0_iter5_reg <= right_10_reg_1434;
                right_11_reg_1218_pp0_iter4_reg <= right_11_reg_1218;
                right_11_reg_1218_pp0_iter5_reg <= right_11_reg_1218_pp0_iter4_reg;
                right_12_reg_1208_pp0_iter4_reg <= right_12_reg_1208;
                right_12_reg_1208_pp0_iter5_reg <= right_12_reg_1208_pp0_iter4_reg;
                right_12_reg_1208_pp0_iter6_reg <= right_12_reg_1208_pp0_iter5_reg;
                right_13_reg_1424_pp0_iter5_reg <= right_13_reg_1424;
                right_14_reg_1306_pp0_iter4_reg <= right_14_reg_1306;
                right_14_reg_1306_pp0_iter5_reg <= right_14_reg_1306_pp0_iter4_reg;
                right_15_reg_1296_pp0_iter4_reg <= right_15_reg_1296;
                right_15_reg_1296_pp0_iter5_reg <= right_15_reg_1296_pp0_iter4_reg;
                right_15_reg_1296_pp0_iter6_reg <= right_15_reg_1296_pp0_iter5_reg;
                right_16_reg_1286_pp0_iter4_reg <= right_16_reg_1286;
                right_16_reg_1286_pp0_iter5_reg <= right_16_reg_1286_pp0_iter4_reg;
                right_9_reg_1228_pp0_iter4_reg <= right_9_reg_1228;
                right_9_reg_1228_pp0_iter5_reg <= right_9_reg_1228_pp0_iter4_reg;
                right_9_reg_1228_pp0_iter6_reg <= right_9_reg_1228_pp0_iter5_reg;
                right_reg_1238_pp0_iter4_reg <= right_reg_1238;
                right_reg_1238_pp0_iter5_reg <= right_reg_1238_pp0_iter4_reg;
                select_ln1039_1_reg_7637 <= select_ln1039_1_fu_4463_p3;
                select_ln1039_2_reg_7663 <= select_ln1039_2_fu_4701_p3;
                select_ln1039_3_reg_7689 <= select_ln1039_3_fu_4939_p3;
                select_ln1039_reg_7611 <= select_ln1039_fu_4225_p3;
                select_ln1040_1_reg_7642 <= select_ln1040_1_fu_4524_p3;
                select_ln1040_2_reg_7668 <= select_ln1040_2_fu_4762_p3;
                select_ln1040_3_reg_7694 <= select_ln1040_3_fu_5000_p3;
                select_ln1040_reg_7616 <= select_ln1040_fu_4286_p3;
                sub_ln1023_1_reg_7091 <= sub_ln1023_1_fu_2780_p2;
                sub_ln1023_2_reg_7174 <= sub_ln1023_2_fu_2848_p2;
                sub_ln1023_3_reg_7251 <= sub_ln1023_3_fu_2912_p2;
                sub_ln1023_reg_7003 <= sub_ln1023_fu_2708_p2;
                sub_ln1024_1_reg_7112 <= sub_ln1024_1_fu_2798_p2;
                sub_ln1024_2_reg_7195 <= sub_ln1024_2_fu_2866_p2;
                sub_ln1024_3_reg_7272 <= sub_ln1024_3_fu_2930_p2;
                sub_ln1024_reg_7024 <= sub_ln1024_fu_2726_p2;
                sub_ln1025_1_reg_7135 <= sub_ln1025_1_fu_2816_p2;
                sub_ln1025_2_reg_7212 <= sub_ln1025_2_fu_2880_p2;
                sub_ln1025_3_reg_7289 <= sub_ln1025_3_fu_2944_p2;
                sub_ln1025_reg_7047 <= sub_ln1025_fu_2744_p2;
                sub_ln1026_1_reg_7158 <= sub_ln1026_1_fu_2834_p2;
                sub_ln1026_2_reg_7235 <= sub_ln1026_2_fu_2898_p2;
                sub_ln1026_3_reg_7312 <= sub_ln1026_3_fu_2962_p2;
                sub_ln1026_reg_7070 <= sub_ln1026_fu_2762_p2;
                sub_ln1027_1_reg_7391 <= sub_ln1027_1_fu_3450_p2;
                sub_ln1027_2_reg_7459 <= sub_ln1027_2_fu_3690_p2;
                sub_ln1027_3_reg_7527 <= sub_ln1027_3_fu_3913_p2;
                sub_ln1027_reg_7323 <= sub_ln1027_fu_3206_p2;
                sub_ln1028_1_reg_7406 <= sub_ln1028_1_fu_3474_p2;
                sub_ln1028_2_reg_7474 <= sub_ln1028_2_fu_3714_p2;
                sub_ln1028_3_reg_7542 <= sub_ln1028_3_fu_3937_p2;
                sub_ln1028_reg_7338 <= sub_ln1028_fu_3230_p2;
                sub_ln1033_10_reg_7653 <= sub_ln1033_10_fu_4613_p2;
                sub_ln1033_13_reg_7679 <= sub_ln1033_13_fu_4851_p2;
                sub_ln1033_3_reg_7601 <= sub_ln1033_3_fu_4137_p2;
                sub_ln1033_7_reg_7627 <= sub_ln1033_7_fu_4375_p2;
                sub_ln1034_10_reg_7658 <= sub_ln1034_10_fu_4642_p2;
                sub_ln1034_13_reg_7684 <= sub_ln1034_13_fu_4880_p2;
                sub_ln1034_3_reg_7606 <= sub_ln1034_3_fu_4166_p2;
                sub_ln1034_7_reg_7632 <= sub_ln1034_7_fu_4404_p2;
                sub_ln61_19_reg_7333 <= sub_ln61_19_fu_3216_p2;
                sub_ln61_20_reg_7348 <= sub_ln61_20_fu_3240_p2;
                sub_ln61_25_reg_7401 <= sub_ln61_25_fu_3460_p2;
                sub_ln61_26_reg_7416 <= sub_ln61_26_fu_3484_p2;
                sub_ln61_31_reg_7469 <= sub_ln61_31_fu_3700_p2;
                sub_ln61_32_reg_7484 <= sub_ln61_32_fu_3724_p2;
                sub_ln61_37_reg_7537 <= sub_ln61_37_fu_3923_p2;
                sub_ln61_38_reg_7552 <= sub_ln61_38_fu_3947_p2;
                trunc_ln61_16_reg_7029 <= trunc_ln61_16_fu_2732_p1;
                trunc_ln61_17_reg_7052 <= trunc_ln61_17_fu_2750_p1;
                trunc_ln61_18_reg_7075 <= trunc_ln61_18_fu_2768_p1;
                trunc_ln61_19_reg_7328 <= trunc_ln61_19_fu_3212_p1;
                trunc_ln61_20_reg_7343 <= trunc_ln61_20_fu_3236_p1;
                trunc_ln61_21_reg_7096 <= trunc_ln61_21_fu_2786_p1;
                trunc_ln61_22_reg_7117 <= trunc_ln61_22_fu_2804_p1;
                trunc_ln61_23_reg_7140 <= trunc_ln61_23_fu_2822_p1;
                trunc_ln61_24_reg_7163 <= trunc_ln61_24_fu_2840_p1;
                trunc_ln61_25_reg_7396 <= trunc_ln61_25_fu_3456_p1;
                trunc_ln61_26_reg_7411 <= trunc_ln61_26_fu_3480_p1;
                trunc_ln61_27_reg_7179 <= trunc_ln61_27_fu_2854_p1;
                trunc_ln61_28_reg_7200 <= trunc_ln61_28_fu_2872_p1;
                trunc_ln61_29_reg_7217 <= trunc_ln61_29_fu_2886_p1;
                trunc_ln61_30_reg_7240 <= trunc_ln61_30_fu_2904_p1;
                trunc_ln61_31_reg_7464 <= trunc_ln61_31_fu_3696_p1;
                trunc_ln61_32_reg_7479 <= trunc_ln61_32_fu_3720_p1;
                trunc_ln61_33_reg_7256 <= trunc_ln61_33_fu_2918_p1;
                trunc_ln61_34_reg_7277 <= trunc_ln61_34_fu_2936_p1;
                trunc_ln61_35_reg_7294 <= trunc_ln61_35_fu_2950_p1;
                trunc_ln61_36_reg_7317 <= trunc_ln61_36_fu_2968_p1;
                trunc_ln61_37_reg_7532 <= trunc_ln61_37_fu_3919_p1;
                trunc_ln61_38_reg_7547 <= trunc_ln61_38_fu_3943_p1;
                trunc_ln61_reg_7008 <= trunc_ln61_fu_2714_p1;
                    zext_ln1023_1_reg_6998(9 downto 0) <= zext_ln1023_1_fu_2704_p1(9 downto 0);
                    zext_ln1023_2_reg_7081(9 downto 0) <= zext_ln1023_2_fu_2772_p1(9 downto 0);
                    zext_ln1023_3_reg_7086(9 downto 0) <= zext_ln1023_3_fu_2776_p1(9 downto 0);
                    zext_ln1023_4_reg_7169(9 downto 0) <= zext_ln1023_4_fu_2844_p1(9 downto 0);
                    zext_ln1023_5_reg_7246(9 downto 0) <= zext_ln1023_5_fu_2908_p1(9 downto 0);
                    zext_ln1023_reg_6993(9 downto 0) <= zext_ln1023_fu_2700_p1(9 downto 0);
                    zext_ln1024_1_reg_7019(9 downto 0) <= zext_ln1024_1_fu_2722_p1(9 downto 0);
                    zext_ln1024_2_reg_7102(9 downto 0) <= zext_ln1024_2_fu_2790_p1(9 downto 0);
                    zext_ln1024_3_reg_7107(9 downto 0) <= zext_ln1024_3_fu_2794_p1(9 downto 0);
                    zext_ln1024_4_reg_7185(9 downto 0) <= zext_ln1024_4_fu_2858_p1(9 downto 0);
                    zext_ln1024_5_reg_7190(9 downto 0) <= zext_ln1024_5_fu_2862_p1(9 downto 0);
                    zext_ln1024_6_reg_7262(9 downto 0) <= zext_ln1024_6_fu_2922_p1(9 downto 0);
                    zext_ln1024_7_reg_7267(9 downto 0) <= zext_ln1024_7_fu_2926_p1(9 downto 0);
                    zext_ln1024_reg_7014(9 downto 0) <= zext_ln1024_fu_2718_p1(9 downto 0);
                    zext_ln1025_1_reg_7041(9 downto 0) <= zext_ln1025_1_fu_2740_p1(9 downto 0);
                    zext_ln1025_2_reg_7123(9 downto 0) <= zext_ln1025_2_fu_2808_p1(9 downto 0);
                    zext_ln1025_3_reg_7129(9 downto 0) <= zext_ln1025_3_fu_2812_p1(9 downto 0);
                    zext_ln1025_4_reg_7206(9 downto 0) <= zext_ln1025_4_fu_2876_p1(9 downto 0);
                    zext_ln1025_5_reg_7283(9 downto 0) <= zext_ln1025_5_fu_2940_p1(9 downto 0);
                    zext_ln1025_reg_7035(9 downto 0) <= zext_ln1025_fu_2736_p1(9 downto 0);
                    zext_ln1026_1_reg_7064(9 downto 0) <= zext_ln1026_1_fu_2758_p1(9 downto 0);
                    zext_ln1026_2_reg_7146(9 downto 0) <= zext_ln1026_2_fu_2826_p1(9 downto 0);
                    zext_ln1026_3_reg_7152(9 downto 0) <= zext_ln1026_3_fu_2830_p1(9 downto 0);
                    zext_ln1026_4_reg_7223(9 downto 0) <= zext_ln1026_4_fu_2890_p1(9 downto 0);
                    zext_ln1026_5_reg_7229(9 downto 0) <= zext_ln1026_5_fu_2894_p1(9 downto 0);
                    zext_ln1026_6_reg_7300(9 downto 0) <= zext_ln1026_6_fu_2954_p1(9 downto 0);
                    zext_ln1026_7_reg_7306(9 downto 0) <= zext_ln1026_7_fu_2958_p1(9 downto 0);
                    zext_ln1026_reg_7058(9 downto 0) <= zext_ln1026_fu_2754_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_down_11_reg_1415 <= ap_phi_reg_pp0_iter0_down_11_reg_1415;
                ap_phi_reg_pp0_iter1_down_2_reg_1406 <= ap_phi_reg_pp0_iter0_down_2_reg_1406;
                ap_phi_reg_pp0_iter1_down_5_reg_1397 <= ap_phi_reg_pp0_iter0_down_5_reg_1397;
                ap_phi_reg_pp0_iter1_down_8_reg_1388 <= ap_phi_reg_pp0_iter0_down_8_reg_1388;
                ap_phi_reg_pp0_iter1_left_2_reg_1454 <= ap_phi_reg_pp0_iter0_left_2_reg_1454;
                ap_phi_reg_pp0_iter1_pixBuf_151_reg_874 <= ap_phi_reg_pp0_iter0_pixBuf_151_reg_874;
                ap_phi_reg_pp0_iter1_pixBuf_152_reg_865 <= ap_phi_reg_pp0_iter0_pixBuf_152_reg_865;
                ap_phi_reg_pp0_iter1_pixBuf_153_reg_856 <= ap_phi_reg_pp0_iter0_pixBuf_153_reg_856;
                ap_phi_reg_pp0_iter1_pixBuf_154_reg_847 <= ap_phi_reg_pp0_iter0_pixBuf_154_reg_847;
                ap_phi_reg_pp0_iter1_pixBuf_155_reg_838 <= ap_phi_reg_pp0_iter0_pixBuf_155_reg_838;
                ap_phi_reg_pp0_iter1_pixBuf_156_reg_829 <= ap_phi_reg_pp0_iter0_pixBuf_156_reg_829;
                ap_phi_reg_pp0_iter1_pixBuf_157_reg_820 <= ap_phi_reg_pp0_iter0_pixBuf_157_reg_820;
                ap_phi_reg_pp0_iter1_pixBuf_158_reg_811 <= ap_phi_reg_pp0_iter0_pixBuf_158_reg_811;
                ap_phi_reg_pp0_iter1_pixBuf_159_reg_802 <= ap_phi_reg_pp0_iter0_pixBuf_159_reg_802;
                ap_phi_reg_pp0_iter1_pixBuf_160_reg_793 <= ap_phi_reg_pp0_iter0_pixBuf_160_reg_793;
                ap_phi_reg_pp0_iter1_pixBuf_161_reg_784 <= ap_phi_reg_pp0_iter0_pixBuf_161_reg_784;
                ap_phi_reg_pp0_iter1_pixBuf_162_reg_775 <= ap_phi_reg_pp0_iter0_pixBuf_162_reg_775;
                ap_phi_reg_pp0_iter1_pix_29_reg_1444 <= ap_phi_reg_pp0_iter0_pix_29_reg_1444;
                ap_phi_reg_pp0_iter1_right_10_reg_1434 <= ap_phi_reg_pp0_iter0_right_10_reg_1434;
                ap_phi_reg_pp0_iter1_right_13_reg_1424 <= ap_phi_reg_pp0_iter0_right_13_reg_1424;
                ap_phi_reg_pp0_iter1_up_11_reg_1490 <= ap_phi_reg_pp0_iter0_up_11_reg_1490;
                ap_phi_reg_pp0_iter1_up_2_reg_1481 <= ap_phi_reg_pp0_iter0_up_2_reg_1481;
                ap_phi_reg_pp0_iter1_up_5_reg_1472 <= ap_phi_reg_pp0_iter0_up_5_reg_1472;
                ap_phi_reg_pp0_iter1_up_8_reg_1463 <= ap_phi_reg_pp0_iter0_up_8_reg_1463;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_down_11_reg_1415 <= ap_phi_reg_pp0_iter1_down_11_reg_1415;
                ap_phi_reg_pp0_iter2_down_2_reg_1406 <= ap_phi_reg_pp0_iter1_down_2_reg_1406;
                ap_phi_reg_pp0_iter2_down_5_reg_1397 <= ap_phi_reg_pp0_iter1_down_5_reg_1397;
                ap_phi_reg_pp0_iter2_down_8_reg_1388 <= ap_phi_reg_pp0_iter1_down_8_reg_1388;
                ap_phi_reg_pp0_iter2_left_2_reg_1454 <= ap_phi_reg_pp0_iter1_left_2_reg_1454;
                ap_phi_reg_pp0_iter2_pix_29_reg_1444 <= ap_phi_reg_pp0_iter1_pix_29_reg_1444;
                ap_phi_reg_pp0_iter2_right_10_reg_1434 <= ap_phi_reg_pp0_iter1_right_10_reg_1434;
                ap_phi_reg_pp0_iter2_right_13_reg_1424 <= ap_phi_reg_pp0_iter1_right_13_reg_1424;
                ap_phi_reg_pp0_iter2_up_11_reg_1490 <= ap_phi_reg_pp0_iter1_up_11_reg_1490;
                ap_phi_reg_pp0_iter2_up_2_reg_1481 <= ap_phi_reg_pp0_iter1_up_2_reg_1481;
                ap_phi_reg_pp0_iter2_up_5_reg_1472 <= ap_phi_reg_pp0_iter1_up_5_reg_1472;
                ap_phi_reg_pp0_iter2_up_8_reg_1463 <= ap_phi_reg_pp0_iter1_up_8_reg_1463;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_down_11_reg_1415 <= ap_phi_reg_pp0_iter2_down_11_reg_1415;
                ap_phi_reg_pp0_iter3_down_2_reg_1406 <= ap_phi_reg_pp0_iter2_down_2_reg_1406;
                ap_phi_reg_pp0_iter3_down_5_reg_1397 <= ap_phi_reg_pp0_iter2_down_5_reg_1397;
                ap_phi_reg_pp0_iter3_down_8_reg_1388 <= ap_phi_reg_pp0_iter2_down_8_reg_1388;
                ap_phi_reg_pp0_iter3_left_2_reg_1454 <= ap_phi_reg_pp0_iter2_left_2_reg_1454;
                ap_phi_reg_pp0_iter3_pix_29_reg_1444 <= ap_phi_reg_pp0_iter2_pix_29_reg_1444;
                ap_phi_reg_pp0_iter3_right_10_reg_1434 <= ap_phi_reg_pp0_iter2_right_10_reg_1434;
                ap_phi_reg_pp0_iter3_right_13_reg_1424 <= ap_phi_reg_pp0_iter2_right_13_reg_1424;
                ap_phi_reg_pp0_iter3_up_11_reg_1490 <= ap_phi_reg_pp0_iter2_up_11_reg_1490;
                ap_phi_reg_pp0_iter3_up_2_reg_1481 <= ap_phi_reg_pp0_iter2_up_2_reg_1481;
                ap_phi_reg_pp0_iter3_up_5_reg_1472 <= ap_phi_reg_pp0_iter2_up_5_reg_1472;
                ap_phi_reg_pp0_iter3_up_8_reg_1463 <= ap_phi_reg_pp0_iter2_up_8_reg_1463;
                pixWindow_295_reg_6556 <= pixBuf_91_fu_326;
                pixWindow_296_reg_6566 <= pixBuf_92_fu_330;
                pixWindow_297_reg_6576 <= pixBuf_93_fu_334;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                p_0_0_0_0_01166_31938_i_load_reg_6773 <= p_0_0_0_0_01166_31938_i_fu_338;
                p_0_1_0_0_01167_31941_i_load_reg_6778 <= p_0_1_0_0_01167_31941_i_fu_342;
                p_0_2_0_0_01168_31944_i_load_reg_6783 <= p_0_2_0_0_01168_31944_i_fu_346;
                pixWindow_193_reg_6789 <= pixWindow_fu_350;
                pixWindow_194_reg_6794 <= pixWindow_167_fu_354;
                pixWindow_195_reg_6799 <= pixWindow_168_fu_358;
                pixWindow_196_reg_6805 <= pixWindow_169_fu_362;
                pixWindow_197_reg_6810 <= pixWindow_170_fu_366;
                pixWindow_198_reg_6815 <= pixWindow_171_fu_370;
                pixWindow_199_reg_6821 <= pixWindow_172_fu_374;
                pixWindow_200_reg_6826 <= pixWindow_173_fu_378;
                pixWindow_201_reg_6831 <= pixWindow_174_fu_382;
                pixWindow_205_reg_6837 <= pixWindow_175_fu_386;
                pixWindow_206_reg_6842 <= pixWindow_176_fu_390;
                pixWindow_207_reg_6847 <= pixWindow_177_fu_394;
                pixWindow_208_reg_6853 <= pixWindow_178_fu_398;
                pixWindow_209_reg_6858 <= pixWindow_179_fu_402;
                pixWindow_210_reg_6863 <= pixWindow_180_fu_406;
                pixWindow_211_reg_6869 <= pixWindow_181_fu_410;
                pixWindow_212_reg_6874 <= pixWindow_182_fu_414;
                pixWindow_213_reg_6879 <= pixWindow_183_fu_418;
                pixWindow_217_reg_6885 <= pixWindow_184_fu_422;
                pixWindow_218_reg_6890 <= pixWindow_185_fu_426;
                pixWindow_219_reg_6895 <= pixWindow_186_fu_430;
                pixWindow_220_reg_6901 <= pixWindow_187_fu_434;
                pixWindow_221_reg_6906 <= pixWindow_188_fu_438;
                pixWindow_222_reg_6911 <= pixWindow_189_fu_442;
                pixWindow_223_reg_6917 <= pixWindow_190_fu_446;
                pixWindow_224_reg_6922 <= pixWindow_191_fu_450;
                pixWindow_225_reg_6927 <= pixWindow_192_fu_454;
                pixWindow_298_reg_6758 <= pixBuf_88_fu_314;
                pixWindow_299_reg_6763 <= pixBuf_89_fu_318;
                pixWindow_300_reg_6768 <= pixBuf_90_fu_322;
                pixWindow_301_reg_6742 <= pixBuf_fu_302;
                pixWindow_302_reg_6747 <= pixBuf_86_fu_306;
                pixWindow_303_reg_6752 <= pixBuf_87_fu_310;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                pix_29_reg_1444 <= ap_phi_reg_pp0_iter4_pix_29_reg_1444;
                right_10_reg_1434 <= ap_phi_reg_pp0_iter4_right_10_reg_1434;
                right_13_reg_1424 <= ap_phi_reg_pp0_iter4_right_13_reg_1424;
            end if;
        end if;
    end process;
    zext_ln1023_reg_6993(10) <= '0';
    zext_ln1023_1_reg_6998(10) <= '0';
    zext_ln1024_reg_7014(10) <= '0';
    zext_ln1024_1_reg_7019(10) <= '0';
    zext_ln1025_reg_7035(10) <= '0';
    zext_ln1025_1_reg_7041(10) <= '0';
    zext_ln1026_reg_7058(10) <= '0';
    zext_ln1026_1_reg_7064(10) <= '0';
    zext_ln1023_2_reg_7081(10) <= '0';
    zext_ln1023_3_reg_7086(10) <= '0';
    zext_ln1024_2_reg_7102(10) <= '0';
    zext_ln1024_3_reg_7107(10) <= '0';
    zext_ln1025_2_reg_7123(10) <= '0';
    zext_ln1025_3_reg_7129(10) <= '0';
    zext_ln1026_2_reg_7146(10) <= '0';
    zext_ln1026_3_reg_7152(10) <= '0';
    zext_ln1023_4_reg_7169(10) <= '0';
    zext_ln1024_4_reg_7185(10) <= '0';
    zext_ln1024_5_reg_7190(10) <= '0';
    zext_ln1025_4_reg_7206(10) <= '0';
    zext_ln1026_4_reg_7223(10) <= '0';
    zext_ln1026_5_reg_7229(10) <= '0';
    zext_ln1023_5_reg_7246(10) <= '0';
    zext_ln1024_6_reg_7262(10) <= '0';
    zext_ln1024_7_reg_7267(10) <= '0';
    zext_ln1025_5_reg_7283(10) <= '0';
    zext_ln1026_6_reg_7300(10) <= '0';
    zext_ln1026_7_reg_7306(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DBh_1_fu_4301_p3 <= 
        sub_ln61_25_reg_7401 when (tmp_56_fu_4294_p3(0) = '1') else 
        trunc_ln61_25_reg_7396;
    DBh_2_fu_4539_p3 <= 
        sub_ln61_31_reg_7469 when (tmp_70_fu_4532_p3(0) = '1') else 
        trunc_ln61_31_reg_7464;
    DBh_3_fu_4777_p3 <= 
        sub_ln61_37_reg_7537 when (tmp_84_fu_4770_p3(0) = '1') else 
        trunc_ln61_37_reg_7532;
    DBh_fu_4063_p3 <= 
        sub_ln61_19_reg_7333 when (tmp_42_fu_4056_p3(0) = '1') else 
        trunc_ln61_19_reg_7328;
    DBv_1_fu_4314_p3 <= 
        sub_ln61_26_reg_7416 when (tmp_57_fu_4307_p3(0) = '1') else 
        trunc_ln61_26_reg_7411;
    DBv_2_fu_4552_p3 <= 
        sub_ln61_32_reg_7484 when (tmp_71_fu_4545_p3(0) = '1') else 
        trunc_ln61_32_reg_7479;
    DBv_3_fu_4790_p3 <= 
        sub_ln61_38_reg_7552 when (tmp_85_fu_4783_p3(0) = '1') else 
        trunc_ln61_38_reg_7547;
    DBv_fu_4076_p3 <= 
        sub_ln61_20_reg_7348 when (tmp_43_fu_4069_p3(0) = '1') else 
        trunc_ln61_20_reg_7343;
    DGh_1_fu_3416_p3 <= 
        sub_ln61_23_fu_3404_p2 when (tmp_54_fu_3409_p3(0) = '1') else 
        trunc_ln61_23_reg_7140;
    DGh_2_fu_3660_p3 <= 
        sub_ln61_29_fu_3648_p2 when (tmp_68_fu_3653_p3(0) = '1') else 
        trunc_ln61_29_reg_7217;
    DGh_3_fu_3883_p3 <= 
        sub_ln61_35_fu_3871_p2 when (tmp_82_fu_3876_p3(0) = '1') else 
        trunc_ln61_35_reg_7294;
    DGh_fu_3172_p3 <= 
        sub_ln61_17_fu_3160_p2 when (tmp_40_fu_3165_p3(0) = '1') else 
        trunc_ln61_17_reg_7052;
    DGv_1_fu_3435_p3 <= 
        sub_ln61_24_fu_3423_p2 when (tmp_55_fu_3428_p3(0) = '1') else 
        trunc_ln61_24_reg_7163;
    DGv_2_fu_3679_p3 <= 
        sub_ln61_30_fu_3667_p2 when (tmp_69_fu_3672_p3(0) = '1') else 
        trunc_ln61_30_reg_7240;
    DGv_3_fu_3902_p3 <= 
        sub_ln61_36_fu_3890_p2 when (tmp_83_fu_3895_p3(0) = '1') else 
        trunc_ln61_36_reg_7317;
    DGv_fu_3191_p3 <= 
        sub_ln61_18_fu_3179_p2 when (tmp_41_fu_3184_p3(0) = '1') else 
        trunc_ln61_18_reg_7075;
    DRh_1_fu_3378_p3 <= 
        sub_ln61_21_fu_3366_p2 when (tmp_52_fu_3371_p3(0) = '1') else 
        trunc_ln61_21_reg_7096;
    DRh_2_fu_3622_p3 <= 
        sub_ln61_27_fu_3610_p2 when (tmp_66_fu_3615_p3(0) = '1') else 
        trunc_ln61_27_reg_7179;
    DRh_3_fu_3845_p3 <= 
        sub_ln61_33_fu_3833_p2 when (tmp_80_fu_3838_p3(0) = '1') else 
        trunc_ln61_33_reg_7256;
    DRh_fu_3134_p3 <= 
        sub_ln61_fu_3122_p2 when (tmp_38_fu_3127_p3(0) = '1') else 
        trunc_ln61_reg_7008;
    DRv_1_fu_3397_p3 <= 
        sub_ln61_22_fu_3385_p2 when (tmp_53_fu_3390_p3(0) = '1') else 
        trunc_ln61_22_reg_7117;
    DRv_2_fu_3641_p3 <= 
        sub_ln61_28_fu_3629_p2 when (tmp_67_fu_3634_p3(0) = '1') else 
        trunc_ln61_28_reg_7200;
    DRv_3_fu_3864_p3 <= 
        sub_ln61_34_fu_3852_p2 when (tmp_81_fu_3857_p3(0) = '1') else 
        trunc_ln61_34_reg_7277;
    DRv_fu_3153_p3 <= 
        sub_ln61_16_fu_3141_p2 when (tmp_39_fu_3146_p3(0) = '1') else 
        trunc_ln61_16_reg_7029;
    PixBufVal_12_fu_2632_p3 <= 
        pixWindow_242_reg_6598 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_152_reg_865;
    PixBufVal_13_fu_2626_p3 <= 
        pixWindow_243_reg_6610 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_153_reg_856;
    PixBufVal_14_fu_2620_p3 <= 
        pixWindow_244_reg_6622 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_154_reg_847;
    PixBufVal_15_fu_2614_p3 <= 
        pixWindow_245_reg_6629 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_155_reg_838;
    PixBufVal_16_fu_2608_p3 <= 
        pixWindow_246_reg_6636 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_156_reg_829;
    PixBufVal_17_fu_2602_p3 <= 
        pixWindow_247_reg_6643 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_157_reg_820;
    PixBufVal_18_fu_2596_p3 <= 
        pixWindow_248_reg_6650 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_158_reg_811;
    PixBufVal_19_fu_2590_p3 <= 
        pixWindow_249_reg_6657 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_159_reg_802;
    PixBufVal_20_fu_2584_p3 <= 
        pixWindow_250_reg_6664 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_160_reg_793;
    PixBufVal_21_fu_2578_p3 <= 
        pixWindow_251_reg_6671 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_161_reg_784;
    PixBufVal_22_fu_2572_p3 <= 
        pixWindow_252_reg_6678 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_162_reg_775;
    PixBufVal_fu_2638_p3 <= 
        pixWindow_241_reg_6586 when (cmp478_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_pixBuf_151_reg_874;
    add_ln1030_10_fu_3752_p2 <= std_logic_vector(unsigned(zext_ln1030_20_fu_3744_p1) + unsigned(zext_ln1030_21_fu_3748_p1));
    add_ln1030_11_fu_4578_p2 <= std_logic_vector(unsigned(zext_ln1030_22_fu_4571_p1) + unsigned(zext_ln1030_23_fu_4574_p1));
    add_ln1030_12_fu_3961_p2 <= std_logic_vector(unsigned(zext_ln1030_24_fu_3953_p1) + unsigned(zext_ln1030_25_fu_3957_p1));
    add_ln1030_13_fu_4803_p2 <= std_logic_vector(unsigned(zext_ln1030_26_fu_4796_p1) + unsigned(zext_ln1030_27_fu_4799_p1));
    add_ln1030_14_fu_3975_p2 <= std_logic_vector(unsigned(zext_ln1030_28_fu_3967_p1) + unsigned(zext_ln1030_29_fu_3971_p1));
    add_ln1030_15_fu_4816_p2 <= std_logic_vector(unsigned(zext_ln1030_30_fu_4809_p1) + unsigned(zext_ln1030_31_fu_4812_p1));
    add_ln1030_1_fu_4089_p2 <= std_logic_vector(unsigned(zext_ln1030_2_fu_4082_p1) + unsigned(zext_ln1030_3_fu_4085_p1));
    add_ln1030_2_fu_3268_p2 <= std_logic_vector(unsigned(zext_ln1030_4_fu_3260_p1) + unsigned(zext_ln1030_5_fu_3264_p1));
    add_ln1030_3_fu_4102_p2 <= std_logic_vector(unsigned(zext_ln1030_6_fu_4095_p1) + unsigned(zext_ln1030_7_fu_4098_p1));
    add_ln1030_4_fu_3498_p2 <= std_logic_vector(unsigned(zext_ln1030_8_fu_3490_p1) + unsigned(zext_ln1030_9_fu_3494_p1));
    add_ln1030_5_fu_4327_p2 <= std_logic_vector(unsigned(zext_ln1030_10_fu_4320_p1) + unsigned(zext_ln1030_11_fu_4323_p1));
    add_ln1030_6_fu_3512_p2 <= std_logic_vector(unsigned(zext_ln1030_12_fu_3504_p1) + unsigned(zext_ln1030_13_fu_3508_p1));
    add_ln1030_7_fu_4340_p2 <= std_logic_vector(unsigned(zext_ln1030_14_fu_4333_p1) + unsigned(zext_ln1030_15_fu_4336_p1));
    add_ln1030_8_fu_3738_p2 <= std_logic_vector(unsigned(zext_ln1030_16_fu_3730_p1) + unsigned(zext_ln1030_17_fu_3734_p1));
    add_ln1030_9_fu_4565_p2 <= std_logic_vector(unsigned(zext_ln1030_18_fu_4558_p1) + unsigned(zext_ln1030_19_fu_4561_p1));
    add_ln1030_fu_3254_p2 <= std_logic_vector(unsigned(zext_ln1030_fu_3246_p1) + unsigned(zext_ln1030_1_fu_3250_p1));
    add_ln1033_1_fu_3534_p2 <= std_logic_vector(signed(sext_ln1033_4_fu_3526_p1) + signed(sext_ln1033_5_fu_3530_p1));
    add_ln1033_2_fu_3766_p2 <= std_logic_vector(signed(sext_ln1033_8_fu_3762_p1) + signed(sext_ln1033_1_fu_3286_p1));
    add_ln1033_3_fu_3989_p2 <= std_logic_vector(signed(sext_ln1033_5_fu_3530_p1) + signed(sext_ln1033_11_fu_3985_p1));
    add_ln1033_fu_3290_p2 <= std_logic_vector(signed(sext_ln1033_fu_3282_p1) + signed(sext_ln1033_1_fu_3286_p1));
    add_ln1034_1_fu_3558_p2 <= std_logic_vector(signed(sext_ln1034_4_fu_3550_p1) + signed(sext_ln1034_5_fu_3554_p1));
    add_ln1034_2_fu_3781_p2 <= std_logic_vector(signed(sext_ln1034_8_fu_3777_p1) + signed(sext_ln1034_1_fu_3310_p1));
    add_ln1034_3_fu_4004_p2 <= std_logic_vector(signed(sext_ln1034_5_fu_3554_p1) + signed(sext_ln1034_11_fu_4000_p1));
    add_ln1034_fu_3314_p2 <= std_logic_vector(signed(sext_ln1034_fu_3306_p1) + signed(sext_ln1034_1_fu_3310_p1));
    add_ln1039_1_fu_3580_p2 <= std_logic_vector(signed(sext_ln1039_4_fu_3572_p1) + signed(sext_ln1039_5_fu_3576_p1));
    add_ln1039_2_fu_3803_p2 <= std_logic_vector(signed(sext_ln1039_8_fu_3795_p1) + signed(sext_ln1039_9_fu_3799_p1));
    add_ln1039_3_fu_4026_p2 <= std_logic_vector(signed(sext_ln1039_12_fu_4018_p1) + signed(sext_ln1039_13_fu_4022_p1));
    add_ln1039_fu_3336_p2 <= std_logic_vector(signed(sext_ln1039_fu_3328_p1) + signed(sext_ln1039_1_fu_3332_p1));
    add_ln1040_1_fu_3604_p2 <= std_logic_vector(signed(sext_ln1040_4_fu_3596_p1) + signed(sext_ln1040_5_fu_3600_p1));
    add_ln1040_2_fu_3827_p2 <= std_logic_vector(signed(sext_ln1040_8_fu_3819_p1) + signed(sext_ln1040_9_fu_3823_p1));
    add_ln1040_3_fu_4050_p2 <= std_logic_vector(signed(sext_ln1040_12_fu_4042_p1) + signed(sext_ln1040_13_fu_4046_p1));
    add_ln1040_fu_3360_p2 <= std_logic_vector(signed(sext_ln1040_fu_3352_p1) + signed(sext_ln1040_1_fu_3356_p1));
    add_ln886_fu_1716_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z_2) + unsigned(ap_const_lv8_1));
    and_ln1043_1_fu_5429_p2 <= (tmp_64_fu_5383_p3 and cmp310_1_i);
    and_ln1043_2_fu_5646_p2 <= (tmp_78_fu_5600_p3 and cmp310_i);
    and_ln1043_3_fu_5863_p2 <= (tmp_92_fu_5817_p3 and cmp310_1_i);
    and_ln1043_fu_5212_p2 <= (tmp_50_fu_5166_p3 and cmp310_i);
    and_ln1052_fu_1758_p2 <= (xor_ln1052_fu_1752_p2 and cmp478_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op162_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op162_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(and_ln1052_reg_6475_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((ap_const_lv1_1 = and_ln1052_reg_6475_pp0_iter6_reg) and (ap_const_logic_1 = ap_const_logic_0));
    end process;


    ap_condition_1259_assign_proc : process(cmp59_i_read_reg_6379, icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
                ap_condition_1259 <= ((icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i_read_reg_6379 = ap_const_lv1_0));
    end process;


    ap_condition_4313_assign_proc : process(icmp_ln881_reg_6419, icmp_ln891_reg_6428, cmp59_i, ap_block_pp0_stage0_11001)
    begin
                ap_condition_4313 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_6428 = ap_const_lv1_1) and (icmp_ln881_reg_6419 = ap_const_lv1_0));
    end process;


    ap_condition_4325_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg)
    begin
                ap_condition_4325 <= ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_4328_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
                ap_condition_4328 <= ((icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln881_fu_1710_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln881_fu_1710_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_imgRgb_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_imgRgb_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(imgRB_num_data_valid, ap_frp_data_req_imgRB, ap_frp_data_req_imgRB_op162)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not((unsigned(imgRB_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_imgRB) + unsigned(ap_frp_data_req_imgRB_op162)))));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_160_assign_proc : process(ap_predicate_op160_load_state2)
    begin
                ap_enable_operation_160 <= (ap_predicate_op160_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_161_assign_proc : process(ap_predicate_op161_load_state2)
    begin
                ap_enable_operation_161 <= (ap_predicate_op161_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_179_assign_proc : process(ap_predicate_op179_load_state3)
    begin
                ap_enable_operation_179 <= (ap_predicate_op179_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_192_assign_proc : process(ap_predicate_op192_load_state3)
    begin
                ap_enable_operation_192 <= (ap_predicate_op192_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_206_assign_proc : process(ap_predicate_op206_store_state3)
    begin
                ap_enable_operation_206 <= (ap_predicate_op206_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_314_assign_proc : process(ap_predicate_op314_store_state4)
    begin
                ap_enable_operation_314 <= (ap_predicate_op314_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_frp_data_issued_nxt_imgRB_op162_assign_proc : process(ap_predicate_op162_read_state2, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_predicate_op162_read_state2 = ap_const_boolean_1) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            ap_frp_data_issued_nxt_imgRB_op162 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_imgRB_op162 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_imgRB_assign_proc : process(ap_frp_data_issued_nxt_imgRB_op162)
    begin
        if ((ap_frp_data_issued_nxt_imgRB_op162 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_imgRB <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_imgRB <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_imgRB_op162_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln881_fu_1710_p2, cmp59_i_read_read_fu_458_p2, icmp_ln891_fu_1732_p2)
    begin
        if (((icmp_ln881_fu_1710_p2 = ap_const_lv1_0) and (icmp_ln891_fu_1732_p2 = ap_const_lv1_1) and (cmp59_i_read_read_fu_458_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_frp_data_req_imgRB_op162 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_imgRB_op162 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_down_10_phi_fu_1193_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_37_fu_2556_p3, ap_phi_reg_pp0_iter3_down_10_reg_1190, pixBuf_86_fu_306)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_10_phi_fu_1193_p4 <= pixBuf_86_fu_306;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_10_phi_fu_1193_p4 <= select_ln957_37_fu_2556_p3;
            else 
                ap_phi_mux_down_10_phi_fu_1193_p4 <= ap_phi_reg_pp0_iter3_down_10_reg_1190;
            end if;
        else 
            ap_phi_mux_down_10_phi_fu_1193_p4 <= ap_phi_reg_pp0_iter3_down_10_reg_1190;
        end if; 
    end process;


    ap_phi_mux_down_1_phi_fu_1175_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_34_fu_2533_p3, ap_phi_reg_pp0_iter3_down_1_reg_1172, pixWindow_185_fu_426)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_1_phi_fu_1175_p4 <= pixWindow_185_fu_426;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_1_phi_fu_1175_p4 <= select_ln957_34_fu_2533_p3;
            else 
                ap_phi_mux_down_1_phi_fu_1175_p4 <= ap_phi_reg_pp0_iter3_down_1_reg_1172;
            end if;
        else 
            ap_phi_mux_down_1_phi_fu_1175_p4 <= ap_phi_reg_pp0_iter3_down_1_reg_1172;
        end if; 
    end process;


    ap_phi_mux_down_3_phi_fu_1166_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_32_fu_2518_p3, ap_phi_reg_pp0_iter3_down_3_reg_1163, pixWindow_187_fu_434)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_3_phi_fu_1166_p4 <= pixWindow_187_fu_434;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_3_phi_fu_1166_p4 <= select_ln957_32_fu_2518_p3;
            else 
                ap_phi_mux_down_3_phi_fu_1166_p4 <= ap_phi_reg_pp0_iter3_down_3_reg_1163;
            end if;
        else 
            ap_phi_mux_down_3_phi_fu_1166_p4 <= ap_phi_reg_pp0_iter3_down_3_reg_1163;
        end if; 
    end process;


    ap_phi_mux_down_4_phi_fu_1157_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_31_fu_2510_p3, ap_phi_reg_pp0_iter3_down_4_reg_1154, pixWindow_188_fu_438)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_4_phi_fu_1157_p4 <= pixWindow_188_fu_438;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_4_phi_fu_1157_p4 <= select_ln957_31_fu_2510_p3;
            else 
                ap_phi_mux_down_4_phi_fu_1157_p4 <= ap_phi_reg_pp0_iter3_down_4_reg_1154;
            end if;
        else 
            ap_phi_mux_down_4_phi_fu_1157_p4 <= ap_phi_reg_pp0_iter3_down_4_reg_1154;
        end if; 
    end process;


    ap_phi_mux_down_6_phi_fu_1148_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_29_fu_2495_p3, ap_phi_reg_pp0_iter3_down_6_reg_1145, pixWindow_190_fu_446)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_6_phi_fu_1148_p4 <= pixWindow_190_fu_446;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_6_phi_fu_1148_p4 <= select_ln957_29_fu_2495_p3;
            else 
                ap_phi_mux_down_6_phi_fu_1148_p4 <= ap_phi_reg_pp0_iter3_down_6_reg_1145;
            end if;
        else 
            ap_phi_mux_down_6_phi_fu_1148_p4 <= ap_phi_reg_pp0_iter3_down_6_reg_1145;
        end if; 
    end process;


    ap_phi_mux_down_7_phi_fu_1139_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_28_fu_2487_p3, ap_phi_reg_pp0_iter3_down_7_reg_1136, pixWindow_191_fu_450)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_7_phi_fu_1139_p4 <= pixWindow_191_fu_450;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_7_phi_fu_1139_p4 <= select_ln957_28_fu_2487_p3;
            else 
                ap_phi_mux_down_7_phi_fu_1139_p4 <= ap_phi_reg_pp0_iter3_down_7_reg_1136;
            end if;
        else 
            ap_phi_mux_down_7_phi_fu_1139_p4 <= ap_phi_reg_pp0_iter3_down_7_reg_1136;
        end if; 
    end process;


    ap_phi_mux_down_9_phi_fu_1202_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_38_fu_2564_p3, ap_phi_reg_pp0_iter3_down_9_reg_1199, pixBuf_fu_302)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_9_phi_fu_1202_p4 <= pixBuf_fu_302;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_9_phi_fu_1202_p4 <= select_ln957_38_fu_2564_p3;
            else 
                ap_phi_mux_down_9_phi_fu_1202_p4 <= ap_phi_reg_pp0_iter3_down_9_reg_1199;
            end if;
        else 
            ap_phi_mux_down_9_phi_fu_1202_p4 <= ap_phi_reg_pp0_iter3_down_9_reg_1199;
        end if; 
    end process;


    ap_phi_mux_down_phi_fu_1184_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_35_fu_2541_p3, ap_phi_reg_pp0_iter3_down_reg_1181, pixWindow_184_fu_422)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_down_phi_fu_1184_p4 <= pixWindow_184_fu_422;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_down_phi_fu_1184_p4 <= select_ln957_35_fu_2541_p3;
            else 
                ap_phi_mux_down_phi_fu_1184_p4 <= ap_phi_reg_pp0_iter3_down_reg_1181;
            end if;
        else 
            ap_phi_mux_down_phi_fu_1184_p4 <= ap_phi_reg_pp0_iter3_down_reg_1181;
        end if; 
    end process;


    ap_phi_mux_left_1_phi_fu_1271_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_4_fu_2330_p3, ap_phi_reg_pp0_iter3_left_1_reg_1268, p_0_1_0_0_01167_31941_i_fu_342)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_left_1_phi_fu_1271_p4 <= p_0_1_0_0_01167_31941_i_fu_342;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_left_1_phi_fu_1271_p4 <= select_ln957_4_fu_2330_p3;
            else 
                ap_phi_mux_left_1_phi_fu_1271_p4 <= ap_phi_reg_pp0_iter3_left_1_reg_1268;
            end if;
        else 
            ap_phi_mux_left_1_phi_fu_1271_p4 <= ap_phi_reg_pp0_iter3_left_1_reg_1268;
        end if; 
    end process;


    ap_phi_mux_left_phi_fu_1280_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_3_fu_2323_p3, ap_phi_reg_pp0_iter3_left_reg_1277, p_0_0_0_0_01166_31938_i_fu_338)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_left_phi_fu_1280_p4 <= p_0_0_0_0_01166_31938_i_fu_338;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_left_phi_fu_1280_p4 <= select_ln957_3_fu_2323_p3;
            else 
                ap_phi_mux_left_phi_fu_1280_p4 <= ap_phi_reg_pp0_iter3_left_reg_1277;
            end if;
        else 
            ap_phi_mux_left_phi_fu_1280_p4 <= ap_phi_reg_pp0_iter3_left_reg_1277;
        end if; 
    end process;


    ap_phi_mux_pixWindow_265_phi_fu_1130_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_295_reg_6556, pixWindow_229_reg_6685, ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_265_phi_fu_1130_p4 <= pixWindow_295_reg_6556;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_265_phi_fu_1130_p4 <= pixWindow_229_reg_6685;
            else 
                ap_phi_mux_pixWindow_265_phi_fu_1130_p4 <= ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127;
            end if;
        else 
            ap_phi_mux_pixWindow_265_phi_fu_1130_p4 <= ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127;
        end if; 
    end process;


    ap_phi_mux_pixWindow_266_phi_fu_1121_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_296_reg_6566, pixWindow_230_reg_6694, ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_266_phi_fu_1121_p4 <= pixWindow_296_reg_6566;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_266_phi_fu_1121_p4 <= pixWindow_230_reg_6694;
            else 
                ap_phi_mux_pixWindow_266_phi_fu_1121_p4 <= ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118;
            end if;
        else 
            ap_phi_mux_pixWindow_266_phi_fu_1121_p4 <= ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118;
        end if; 
    end process;


    ap_phi_mux_pixWindow_267_phi_fu_1112_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_297_reg_6576, pixWindow_231_reg_6703, ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_267_phi_fu_1112_p4 <= pixWindow_297_reg_6576;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_267_phi_fu_1112_p4 <= pixWindow_231_reg_6703;
            else 
                ap_phi_mux_pixWindow_267_phi_fu_1112_p4 <= ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109;
            end if;
        else 
            ap_phi_mux_pixWindow_267_phi_fu_1112_p4 <= ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109;
        end if; 
    end process;


    ap_phi_mux_pixWindow_268_phi_fu_1103_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_295_reg_6556, pixWindow_232_reg_6712, ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_268_phi_fu_1103_p4 <= pixWindow_295_reg_6556;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_268_phi_fu_1103_p4 <= pixWindow_232_reg_6712;
            else 
                ap_phi_mux_pixWindow_268_phi_fu_1103_p4 <= ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100;
            end if;
        else 
            ap_phi_mux_pixWindow_268_phi_fu_1103_p4 <= ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100;
        end if; 
    end process;


    ap_phi_mux_pixWindow_269_phi_fu_1094_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_296_reg_6566, pixWindow_233_reg_6717, ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_269_phi_fu_1094_p4 <= pixWindow_296_reg_6566;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_269_phi_fu_1094_p4 <= pixWindow_233_reg_6717;
            else 
                ap_phi_mux_pixWindow_269_phi_fu_1094_p4 <= ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091;
            end if;
        else 
            ap_phi_mux_pixWindow_269_phi_fu_1094_p4 <= ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091;
        end if; 
    end process;


    ap_phi_mux_pixWindow_270_phi_fu_1085_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_297_reg_6576, pixWindow_234_reg_6722, ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_270_phi_fu_1085_p4 <= pixWindow_297_reg_6576;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_270_phi_fu_1085_p4 <= pixWindow_234_reg_6722;
            else 
                ap_phi_mux_pixWindow_270_phi_fu_1085_p4 <= ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082;
            end if;
        else 
            ap_phi_mux_pixWindow_270_phi_fu_1085_p4 <= ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082;
        end if; 
    end process;


    ap_phi_mux_pixWindow_271_phi_fu_1076_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_295_reg_6556, pixWindow_235_reg_6727, ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_271_phi_fu_1076_p4 <= pixWindow_295_reg_6556;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_271_phi_fu_1076_p4 <= pixWindow_235_reg_6727;
            else 
                ap_phi_mux_pixWindow_271_phi_fu_1076_p4 <= ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073;
            end if;
        else 
            ap_phi_mux_pixWindow_271_phi_fu_1076_p4 <= ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073;
        end if; 
    end process;


    ap_phi_mux_pixWindow_272_phi_fu_1067_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_296_reg_6566, pixWindow_236_reg_6732, ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_272_phi_fu_1067_p4 <= pixWindow_296_reg_6566;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_272_phi_fu_1067_p4 <= pixWindow_236_reg_6732;
            else 
                ap_phi_mux_pixWindow_272_phi_fu_1067_p4 <= ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064;
            end if;
        else 
            ap_phi_mux_pixWindow_272_phi_fu_1067_p4 <= ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064;
        end if; 
    end process;


    ap_phi_mux_pixWindow_273_phi_fu_1058_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_297_reg_6576, pixWindow_237_reg_6737, ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_273_phi_fu_1058_p4 <= pixWindow_297_reg_6576;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_273_phi_fu_1058_p4 <= pixWindow_237_reg_6737;
            else 
                ap_phi_mux_pixWindow_273_phi_fu_1058_p4 <= ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055;
            end if;
        else 
            ap_phi_mux_pixWindow_273_phi_fu_1058_p4 <= ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055;
        end if; 
    end process;


    ap_phi_mux_pixWindow_277_phi_fu_1021_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_244_reg_6622, ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018, pixBuf_88_fu_314)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_277_phi_fu_1021_p4 <= pixBuf_88_fu_314;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_277_phi_fu_1021_p4 <= pixWindow_244_reg_6622;
            else 
                ap_phi_mux_pixWindow_277_phi_fu_1021_p4 <= ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018;
            end if;
        else 
            ap_phi_mux_pixWindow_277_phi_fu_1021_p4 <= ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018;
        end if; 
    end process;


    ap_phi_mux_pixWindow_278_phi_fu_1012_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_245_reg_6629, ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009, pixBuf_89_fu_318)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_278_phi_fu_1012_p4 <= pixBuf_89_fu_318;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_278_phi_fu_1012_p4 <= pixWindow_245_reg_6629;
            else 
                ap_phi_mux_pixWindow_278_phi_fu_1012_p4 <= ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009;
            end if;
        else 
            ap_phi_mux_pixWindow_278_phi_fu_1012_p4 <= ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009;
        end if; 
    end process;


    ap_phi_mux_pixWindow_279_phi_fu_1003_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_246_reg_6636, ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000, pixBuf_90_fu_322)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_279_phi_fu_1003_p4 <= pixBuf_90_fu_322;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_279_phi_fu_1003_p4 <= pixWindow_246_reg_6636;
            else 
                ap_phi_mux_pixWindow_279_phi_fu_1003_p4 <= ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000;
            end if;
        else 
            ap_phi_mux_pixWindow_279_phi_fu_1003_p4 <= ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000;
        end if; 
    end process;


    ap_phi_mux_pixWindow_280_phi_fu_994_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_247_reg_6643, ap_phi_reg_pp0_iter3_pixWindow_280_reg_991, pixBuf_88_fu_314)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_280_phi_fu_994_p4 <= pixBuf_88_fu_314;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_280_phi_fu_994_p4 <= pixWindow_247_reg_6643;
            else 
                ap_phi_mux_pixWindow_280_phi_fu_994_p4 <= ap_phi_reg_pp0_iter3_pixWindow_280_reg_991;
            end if;
        else 
            ap_phi_mux_pixWindow_280_phi_fu_994_p4 <= ap_phi_reg_pp0_iter3_pixWindow_280_reg_991;
        end if; 
    end process;


    ap_phi_mux_pixWindow_281_phi_fu_985_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_248_reg_6650, ap_phi_reg_pp0_iter3_pixWindow_281_reg_982, pixBuf_89_fu_318)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_281_phi_fu_985_p4 <= pixBuf_89_fu_318;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_281_phi_fu_985_p4 <= pixWindow_248_reg_6650;
            else 
                ap_phi_mux_pixWindow_281_phi_fu_985_p4 <= ap_phi_reg_pp0_iter3_pixWindow_281_reg_982;
            end if;
        else 
            ap_phi_mux_pixWindow_281_phi_fu_985_p4 <= ap_phi_reg_pp0_iter3_pixWindow_281_reg_982;
        end if; 
    end process;


    ap_phi_mux_pixWindow_282_phi_fu_976_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_249_reg_6657, ap_phi_reg_pp0_iter3_pixWindow_282_reg_973, pixBuf_90_fu_322)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_282_phi_fu_976_p4 <= pixBuf_90_fu_322;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_282_phi_fu_976_p4 <= pixWindow_249_reg_6657;
            else 
                ap_phi_mux_pixWindow_282_phi_fu_976_p4 <= ap_phi_reg_pp0_iter3_pixWindow_282_reg_973;
            end if;
        else 
            ap_phi_mux_pixWindow_282_phi_fu_976_p4 <= ap_phi_reg_pp0_iter3_pixWindow_282_reg_973;
        end if; 
    end process;


    ap_phi_mux_pixWindow_283_phi_fu_966_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_151_reg_874, ap_phi_reg_pp0_iter3_pixWindow_283_reg_963, pixBuf_fu_302)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_283_phi_fu_966_p4 <= pixBuf_fu_302;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_283_phi_fu_966_p4 <= ap_phi_reg_pp0_iter3_pixBuf_151_reg_874;
            else 
                ap_phi_mux_pixWindow_283_phi_fu_966_p4 <= ap_phi_reg_pp0_iter3_pixWindow_283_reg_963;
            end if;
        else 
            ap_phi_mux_pixWindow_283_phi_fu_966_p4 <= ap_phi_reg_pp0_iter3_pixWindow_283_reg_963;
        end if; 
    end process;


    ap_phi_mux_pixWindow_284_phi_fu_956_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_152_reg_865, ap_phi_reg_pp0_iter3_pixWindow_284_reg_953, pixBuf_86_fu_306)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_284_phi_fu_956_p4 <= pixBuf_86_fu_306;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_284_phi_fu_956_p4 <= ap_phi_reg_pp0_iter3_pixBuf_152_reg_865;
            else 
                ap_phi_mux_pixWindow_284_phi_fu_956_p4 <= ap_phi_reg_pp0_iter3_pixWindow_284_reg_953;
            end if;
        else 
            ap_phi_mux_pixWindow_284_phi_fu_956_p4 <= ap_phi_reg_pp0_iter3_pixWindow_284_reg_953;
        end if; 
    end process;


    ap_phi_mux_pixWindow_285_phi_fu_946_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_153_reg_856, ap_phi_reg_pp0_iter3_pixWindow_285_reg_943, pixBuf_87_fu_310)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_285_phi_fu_946_p4 <= pixBuf_87_fu_310;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_285_phi_fu_946_p4 <= ap_phi_reg_pp0_iter3_pixBuf_153_reg_856;
            else 
                ap_phi_mux_pixWindow_285_phi_fu_946_p4 <= ap_phi_reg_pp0_iter3_pixWindow_285_reg_943;
            end if;
        else 
            ap_phi_mux_pixWindow_285_phi_fu_946_p4 <= ap_phi_reg_pp0_iter3_pixWindow_285_reg_943;
        end if; 
    end process;


    ap_phi_mux_pixWindow_286_phi_fu_936_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_154_reg_847, ap_phi_reg_pp0_iter3_pixWindow_286_reg_933, pixBuf_fu_302)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_286_phi_fu_936_p4 <= pixBuf_fu_302;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_286_phi_fu_936_p4 <= ap_phi_reg_pp0_iter3_pixBuf_154_reg_847;
            else 
                ap_phi_mux_pixWindow_286_phi_fu_936_p4 <= ap_phi_reg_pp0_iter3_pixWindow_286_reg_933;
            end if;
        else 
            ap_phi_mux_pixWindow_286_phi_fu_936_p4 <= ap_phi_reg_pp0_iter3_pixWindow_286_reg_933;
        end if; 
    end process;


    ap_phi_mux_pixWindow_287_phi_fu_926_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_155_reg_838, ap_phi_reg_pp0_iter3_pixWindow_287_reg_923, pixBuf_86_fu_306)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_287_phi_fu_926_p4 <= pixBuf_86_fu_306;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_287_phi_fu_926_p4 <= ap_phi_reg_pp0_iter3_pixBuf_155_reg_838;
            else 
                ap_phi_mux_pixWindow_287_phi_fu_926_p4 <= ap_phi_reg_pp0_iter3_pixWindow_287_reg_923;
            end if;
        else 
            ap_phi_mux_pixWindow_287_phi_fu_926_p4 <= ap_phi_reg_pp0_iter3_pixWindow_287_reg_923;
        end if; 
    end process;


    ap_phi_mux_pixWindow_288_phi_fu_916_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_156_reg_829, ap_phi_reg_pp0_iter3_pixWindow_288_reg_913, pixBuf_87_fu_310)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_288_phi_fu_916_p4 <= pixBuf_87_fu_310;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_288_phi_fu_916_p4 <= ap_phi_reg_pp0_iter3_pixBuf_156_reg_829;
            else 
                ap_phi_mux_pixWindow_288_phi_fu_916_p4 <= ap_phi_reg_pp0_iter3_pixWindow_288_reg_913;
            end if;
        else 
            ap_phi_mux_pixWindow_288_phi_fu_916_p4 <= ap_phi_reg_pp0_iter3_pixWindow_288_reg_913;
        end if; 
    end process;


    ap_phi_mux_pixWindow_289_phi_fu_906_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_157_reg_820, ap_phi_reg_pp0_iter3_pixWindow_289_reg_903, pixBuf_fu_302)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_289_phi_fu_906_p4 <= pixBuf_fu_302;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_289_phi_fu_906_p4 <= ap_phi_reg_pp0_iter3_pixBuf_157_reg_820;
            else 
                ap_phi_mux_pixWindow_289_phi_fu_906_p4 <= ap_phi_reg_pp0_iter3_pixWindow_289_reg_903;
            end if;
        else 
            ap_phi_mux_pixWindow_289_phi_fu_906_p4 <= ap_phi_reg_pp0_iter3_pixWindow_289_reg_903;
        end if; 
    end process;


    ap_phi_mux_pixWindow_290_phi_fu_896_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_158_reg_811, ap_phi_reg_pp0_iter3_pixWindow_290_reg_893, pixBuf_86_fu_306)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_290_phi_fu_896_p4 <= pixBuf_86_fu_306;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_290_phi_fu_896_p4 <= ap_phi_reg_pp0_iter3_pixBuf_158_reg_811;
            else 
                ap_phi_mux_pixWindow_290_phi_fu_896_p4 <= ap_phi_reg_pp0_iter3_pixWindow_290_reg_893;
            end if;
        else 
            ap_phi_mux_pixWindow_290_phi_fu_896_p4 <= ap_phi_reg_pp0_iter3_pixWindow_290_reg_893;
        end if; 
    end process;


    ap_phi_mux_pixWindow_291_phi_fu_886_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pixBuf_159_reg_802, ap_phi_reg_pp0_iter3_pixWindow_291_reg_883, pixBuf_87_fu_310)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_291_phi_fu_886_p4 <= pixBuf_87_fu_310;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_291_phi_fu_886_p4 <= ap_phi_reg_pp0_iter3_pixBuf_159_reg_802;
            else 
                ap_phi_mux_pixWindow_291_phi_fu_886_p4 <= ap_phi_reg_pp0_iter3_pixWindow_291_reg_883;
            end if;
        else 
            ap_phi_mux_pixWindow_291_phi_fu_886_p4 <= ap_phi_reg_pp0_iter3_pixWindow_291_reg_883;
        end if; 
    end process;


    ap_phi_mux_pixWindow_292_phi_fu_1049_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_241_reg_6586, ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046, pixBuf_88_fu_314)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_292_phi_fu_1049_p4 <= pixBuf_88_fu_314;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_292_phi_fu_1049_p4 <= pixWindow_241_reg_6586;
            else 
                ap_phi_mux_pixWindow_292_phi_fu_1049_p4 <= ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046;
            end if;
        else 
            ap_phi_mux_pixWindow_292_phi_fu_1049_p4 <= ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046;
        end if; 
    end process;


    ap_phi_mux_pixWindow_293_phi_fu_1040_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_242_reg_6598, ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037, pixBuf_89_fu_318)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_293_phi_fu_1040_p4 <= pixBuf_89_fu_318;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_293_phi_fu_1040_p4 <= pixWindow_242_reg_6598;
            else 
                ap_phi_mux_pixWindow_293_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037;
            end if;
        else 
            ap_phi_mux_pixWindow_293_phi_fu_1040_p4 <= ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037;
        end if; 
    end process;


    ap_phi_mux_pixWindow_294_phi_fu_1030_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_243_reg_6610, ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027, pixBuf_90_fu_322)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pixWindow_294_phi_fu_1030_p4 <= pixBuf_90_fu_322;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pixWindow_294_phi_fu_1030_p4 <= pixWindow_243_reg_6610;
            else 
                ap_phi_mux_pixWindow_294_phi_fu_1030_p4 <= ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
            end if;
        else 
            ap_phi_mux_pixWindow_294_phi_fu_1030_p4 <= ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027;
        end if; 
    end process;


    ap_phi_mux_pix_28_phi_fu_1251_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_7_fu_2350_p3, ap_phi_reg_pp0_iter3_pix_28_reg_1248, pixWindow_176_fu_390)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_28_phi_fu_1251_p4 <= pixWindow_176_fu_390;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_28_phi_fu_1251_p4 <= select_ln957_7_fu_2350_p3;
            else 
                ap_phi_mux_pix_28_phi_fu_1251_p4 <= ap_phi_reg_pp0_iter3_pix_28_reg_1248;
            end if;
        else 
            ap_phi_mux_pix_28_phi_fu_1251_p4 <= ap_phi_reg_pp0_iter3_pix_28_reg_1248;
        end if; 
    end process;


    ap_phi_mux_pix_phi_fu_1261_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_6_fu_2343_p3, ap_phi_reg_pp0_iter3_pix_reg_1258, pixWindow_175_fu_386)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_phi_fu_1261_p4 <= pixWindow_175_fu_386;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_phi_fu_1261_p4 <= select_ln957_6_fu_2343_p3;
            else 
                ap_phi_mux_pix_phi_fu_1261_p4 <= ap_phi_reg_pp0_iter3_pix_reg_1258;
            end if;
        else 
            ap_phi_mux_pix_phi_fu_1261_p4 <= ap_phi_reg_pp0_iter3_pix_reg_1258;
        end if; 
    end process;


    ap_phi_mux_right_11_phi_fu_1221_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_12_fu_2383_p3, ap_phi_reg_pp0_iter3_right_11_reg_1218, pixWindow_181_fu_410)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_11_phi_fu_1221_p4 <= pixWindow_181_fu_410;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_11_phi_fu_1221_p4 <= select_ln957_12_fu_2383_p3;
            else 
                ap_phi_mux_right_11_phi_fu_1221_p4 <= ap_phi_reg_pp0_iter3_right_11_reg_1218;
            end if;
        else 
            ap_phi_mux_right_11_phi_fu_1221_p4 <= ap_phi_reg_pp0_iter3_right_11_reg_1218;
        end if; 
    end process;


    ap_phi_mux_right_12_phi_fu_1211_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_13_fu_2390_p3, ap_phi_reg_pp0_iter3_right_12_reg_1208, pixWindow_182_fu_414)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_12_phi_fu_1211_p4 <= pixWindow_182_fu_414;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_12_phi_fu_1211_p4 <= select_ln957_13_fu_2390_p3;
            else 
                ap_phi_mux_right_12_phi_fu_1211_p4 <= ap_phi_reg_pp0_iter3_right_12_reg_1208;
            end if;
        else 
            ap_phi_mux_right_12_phi_fu_1211_p4 <= ap_phi_reg_pp0_iter3_right_12_reg_1208;
        end if; 
    end process;


    ap_phi_mux_right_14_phi_fu_1309_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_fu_2302_p3, ap_phi_reg_pp0_iter3_right_14_reg_1306, pixBuf_88_fu_314)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_14_phi_fu_1309_p4 <= pixBuf_88_fu_314;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_14_phi_fu_1309_p4 <= select_ln957_fu_2302_p3;
            else 
                ap_phi_mux_right_14_phi_fu_1309_p4 <= ap_phi_reg_pp0_iter3_right_14_reg_1306;
            end if;
        else 
            ap_phi_mux_right_14_phi_fu_1309_p4 <= ap_phi_reg_pp0_iter3_right_14_reg_1306;
        end if; 
    end process;


    ap_phi_mux_right_15_phi_fu_1299_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_1_fu_2309_p3, ap_phi_reg_pp0_iter3_right_15_reg_1296, pixBuf_89_fu_318)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_15_phi_fu_1299_p4 <= pixBuf_89_fu_318;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_15_phi_fu_1299_p4 <= select_ln957_1_fu_2309_p3;
            else 
                ap_phi_mux_right_15_phi_fu_1299_p4 <= ap_phi_reg_pp0_iter3_right_15_reg_1296;
            end if;
        else 
            ap_phi_mux_right_15_phi_fu_1299_p4 <= ap_phi_reg_pp0_iter3_right_15_reg_1296;
        end if; 
    end process;


    ap_phi_mux_right_16_phi_fu_1289_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_2_fu_2316_p3, ap_phi_reg_pp0_iter3_right_16_reg_1286, pixBuf_90_fu_322)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_16_phi_fu_1289_p4 <= pixBuf_90_fu_322;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_16_phi_fu_1289_p4 <= select_ln957_2_fu_2316_p3;
            else 
                ap_phi_mux_right_16_phi_fu_1289_p4 <= ap_phi_reg_pp0_iter3_right_16_reg_1286;
            end if;
        else 
            ap_phi_mux_right_16_phi_fu_1289_p4 <= ap_phi_reg_pp0_iter3_right_16_reg_1286;
        end if; 
    end process;


    ap_phi_mux_right_9_phi_fu_1231_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_10_fu_2370_p3, ap_phi_reg_pp0_iter3_right_9_reg_1228, pixWindow_179_fu_402)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_9_phi_fu_1231_p4 <= pixWindow_179_fu_402;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_9_phi_fu_1231_p4 <= select_ln957_10_fu_2370_p3;
            else 
                ap_phi_mux_right_9_phi_fu_1231_p4 <= ap_phi_reg_pp0_iter3_right_9_reg_1228;
            end if;
        else 
            ap_phi_mux_right_9_phi_fu_1231_p4 <= ap_phi_reg_pp0_iter3_right_9_reg_1228;
        end if; 
    end process;


    ap_phi_mux_right_phi_fu_1241_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_9_fu_2363_p3, ap_phi_reg_pp0_iter3_right_reg_1238, pixWindow_178_fu_398)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_right_phi_fu_1241_p4 <= pixWindow_178_fu_398;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_right_phi_fu_1241_p4 <= select_ln957_9_fu_2363_p3;
            else 
                ap_phi_mux_right_phi_fu_1241_p4 <= ap_phi_reg_pp0_iter3_right_reg_1238;
            end if;
        else 
            ap_phi_mux_right_phi_fu_1241_p4 <= ap_phi_reg_pp0_iter3_right_reg_1238;
        end if; 
    end process;


    ap_phi_mux_up_10_phi_fu_1373_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_296_reg_6566, select_ln957_25_fu_2468_p3, ap_phi_reg_pp0_iter3_up_10_reg_1370)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_10_phi_fu_1373_p4 <= pixWindow_296_reg_6566;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_10_phi_fu_1373_p4 <= select_ln957_25_fu_2468_p3;
            else 
                ap_phi_mux_up_10_phi_fu_1373_p4 <= ap_phi_reg_pp0_iter3_up_10_reg_1370;
            end if;
        else 
            ap_phi_mux_up_10_phi_fu_1373_p4 <= ap_phi_reg_pp0_iter3_up_10_reg_1370;
        end if; 
    end process;


    ap_phi_mux_up_1_phi_fu_1355_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_22_fu_2449_p3, ap_phi_reg_pp0_iter3_up_1_reg_1352, pixWindow_167_fu_354)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_1_phi_fu_1355_p4 <= pixWindow_167_fu_354;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_1_phi_fu_1355_p4 <= select_ln957_22_fu_2449_p3;
            else 
                ap_phi_mux_up_1_phi_fu_1355_p4 <= ap_phi_reg_pp0_iter3_up_1_reg_1352;
            end if;
        else 
            ap_phi_mux_up_1_phi_fu_1355_p4 <= ap_phi_reg_pp0_iter3_up_1_reg_1352;
        end if; 
    end process;


    ap_phi_mux_up_3_phi_fu_1346_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_20_fu_2436_p3, ap_phi_reg_pp0_iter3_up_3_reg_1343, pixWindow_169_fu_362)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_3_phi_fu_1346_p4 <= pixWindow_169_fu_362;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_3_phi_fu_1346_p4 <= select_ln957_20_fu_2436_p3;
            else 
                ap_phi_mux_up_3_phi_fu_1346_p4 <= ap_phi_reg_pp0_iter3_up_3_reg_1343;
            end if;
        else 
            ap_phi_mux_up_3_phi_fu_1346_p4 <= ap_phi_reg_pp0_iter3_up_3_reg_1343;
        end if; 
    end process;


    ap_phi_mux_up_4_phi_fu_1337_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_19_fu_2429_p3, ap_phi_reg_pp0_iter3_up_4_reg_1334, pixWindow_170_fu_366)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_4_phi_fu_1337_p4 <= pixWindow_170_fu_366;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_4_phi_fu_1337_p4 <= select_ln957_19_fu_2429_p3;
            else 
                ap_phi_mux_up_4_phi_fu_1337_p4 <= ap_phi_reg_pp0_iter3_up_4_reg_1334;
            end if;
        else 
            ap_phi_mux_up_4_phi_fu_1337_p4 <= ap_phi_reg_pp0_iter3_up_4_reg_1334;
        end if; 
    end process;


    ap_phi_mux_up_6_phi_fu_1328_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_17_fu_2416_p3, ap_phi_reg_pp0_iter3_up_6_reg_1325, pixWindow_172_fu_374)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_6_phi_fu_1328_p4 <= pixWindow_172_fu_374;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_6_phi_fu_1328_p4 <= select_ln957_17_fu_2416_p3;
            else 
                ap_phi_mux_up_6_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter3_up_6_reg_1325;
            end if;
        else 
            ap_phi_mux_up_6_phi_fu_1328_p4 <= ap_phi_reg_pp0_iter3_up_6_reg_1325;
        end if; 
    end process;


    ap_phi_mux_up_7_phi_fu_1319_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_16_fu_2409_p3, ap_phi_reg_pp0_iter3_up_7_reg_1316, pixWindow_173_fu_378)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_7_phi_fu_1319_p4 <= pixWindow_173_fu_378;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_7_phi_fu_1319_p4 <= select_ln957_16_fu_2409_p3;
            else 
                ap_phi_mux_up_7_phi_fu_1319_p4 <= ap_phi_reg_pp0_iter3_up_7_reg_1316;
            end if;
        else 
            ap_phi_mux_up_7_phi_fu_1319_p4 <= ap_phi_reg_pp0_iter3_up_7_reg_1316;
        end if; 
    end process;


    ap_phi_mux_up_9_phi_fu_1382_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, pixWindow_295_reg_6556, select_ln957_26_fu_2474_p3, ap_phi_reg_pp0_iter3_up_9_reg_1379)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_9_phi_fu_1382_p4 <= pixWindow_295_reg_6556;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_9_phi_fu_1382_p4 <= select_ln957_26_fu_2474_p3;
            else 
                ap_phi_mux_up_9_phi_fu_1382_p4 <= ap_phi_reg_pp0_iter3_up_9_reg_1379;
            end if;
        else 
            ap_phi_mux_up_9_phi_fu_1382_p4 <= ap_phi_reg_pp0_iter3_up_9_reg_1379;
        end if; 
    end process;


    ap_phi_mux_up_phi_fu_1364_p4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg, select_ln957_23_fu_2456_p3, ap_phi_reg_pp0_iter3_up_reg_1361, pixWindow_fu_350)
    begin
        if ((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_up_phi_fu_1364_p4 <= pixWindow_fu_350;
            elsif ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_up_phi_fu_1364_p4 <= select_ln957_23_fu_2456_p3;
            else 
                ap_phi_mux_up_phi_fu_1364_p4 <= ap_phi_reg_pp0_iter3_up_reg_1361;
            end if;
        else 
            ap_phi_mux_up_phi_fu_1364_p4 <= ap_phi_reg_pp0_iter3_up_reg_1361;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_down_11_reg_1415 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_down_2_reg_1406 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_down_5_reg_1397 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_down_8_reg_1388 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_left_2_reg_1454 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_151_reg_874 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_152_reg_865 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_153_reg_856 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_154_reg_847 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_155_reg_838 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_156_reg_829 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_157_reg_820 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_158_reg_811 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_159_reg_802 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_160_reg_793 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_161_reg_784 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pixBuf_162_reg_775 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_29_reg_1444 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_right_10_reg_1434 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_right_13_reg_1424 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_11_reg_1490 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_2_reg_1481 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_5_reg_1472 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_up_8_reg_1463 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_10_reg_1190 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_1_reg_1172 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_3_reg_1163 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_4_reg_1154 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_6_reg_1145 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_7_reg_1136 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_9_reg_1199 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_down_reg_1181 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_left_1_reg_1268 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_left_reg_1277 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_265_reg_1127 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_266_reg_1118 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_267_reg_1109 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_268_reg_1100 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_269_reg_1091 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_270_reg_1082 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_271_reg_1073 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_272_reg_1064 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_273_reg_1055 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_277_reg_1018 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_278_reg_1009 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_279_reg_1000 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_280_reg_991 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_281_reg_982 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_282_reg_973 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_283_reg_963 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_284_reg_953 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_285_reg_943 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_286_reg_933 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_287_reg_923 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_288_reg_913 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_289_reg_903 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_290_reg_893 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_291_reg_883 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_292_reg_1046 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_293_reg_1037 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pixWindow_294_reg_1027 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pix_28_reg_1248 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_pix_reg_1258 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_11_reg_1218 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_12_reg_1208 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_14_reg_1306 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_15_reg_1296 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_16_reg_1286 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_9_reg_1228 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_right_reg_1238 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_10_reg_1370 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_1_reg_1352 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_3_reg_1343 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_4_reg_1334 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_6_reg_1325 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_7_reg_1316 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_9_reg_1379 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter3_up_reg_1361 <= "XXXXXXXXXX";

    ap_predicate_op160_load_state2_assign_proc : process(icmp_ln881_reg_6419, icmp_ln891_reg_6428)
    begin
                ap_predicate_op160_load_state2 <= ((icmp_ln891_reg_6428 = ap_const_lv1_1) and (icmp_ln881_reg_6419 = ap_const_lv1_0));
    end process;


    ap_predicate_op161_load_state2_assign_proc : process(icmp_ln881_reg_6419, icmp_ln891_reg_6428)
    begin
                ap_predicate_op161_load_state2 <= ((icmp_ln891_reg_6428 = ap_const_lv1_1) and (icmp_ln881_reg_6419 = ap_const_lv1_0));
    end process;


    ap_predicate_op162_read_state2_assign_proc : process(icmp_ln881_reg_6419, icmp_ln891_reg_6428, cmp59_i)
    begin
                ap_predicate_op162_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_6428 = ap_const_lv1_1) and (icmp_ln881_reg_6419 = ap_const_lv1_0));
    end process;


    ap_predicate_op179_load_state3_assign_proc : process(icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
                ap_predicate_op179_load_state3 <= ((icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op192_load_state3_assign_proc : process(icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
                ap_predicate_op192_load_state3 <= ((icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op206_store_state3_assign_proc : process(cmp59_i, icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
                ap_predicate_op206_store_state3 <= ((icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i = ap_const_lv1_1));
    end process;


    ap_predicate_op314_store_state4_assign_proc : process(icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg)
    begin
                ap_predicate_op314_store_state4 <= ((icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_294, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_6 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_x_6 <= x_fu_294;
        end if; 
    end process;


    ap_sig_allocacmp_z_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, z_fu_298)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_z_2 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_z_2 <= z_fu_298;
        end if; 
    end process;

    b_11_fu_5100_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_5039_p1) - unsigned(sext_ln1030_1_fu_5096_p1));
    b_12_fu_5217_p3 <= 
        ap_const_lv10_0 when (and_ln1043_fu_5212_p2(0) = '1') else 
        sel_tmp1_i_fu_5205_p3;
    b_14_fu_5434_p3 <= 
        ap_const_lv10_0 when (and_ln1043_1_fu_5429_p2(0) = '1') else 
        sel_tmp8_i_fu_5422_p3;
    b_16_fu_5534_p2 <= std_logic_vector(unsigned(zext_ln1033_8_fu_5473_p1) - unsigned(sext_ln1030_5_fu_5530_p1));
    b_17_fu_5651_p3 <= 
        ap_const_lv10_0 when (and_ln1043_2_fu_5646_p2(0) = '1') else 
        sel_tmp15_i_fu_5639_p3;
    b_19_fu_5751_p2 <= std_logic_vector(unsigned(zext_ln1033_11_fu_5690_p1) - unsigned(sext_ln1030_7_fu_5747_p1));
    b_20_fu_5868_p3 <= 
        ap_const_lv10_0 when (and_ln1043_3_fu_5863_p2(0) = '1') else 
        sel_tmp22_i_fu_5856_p3;
    b_fu_5317_p2 <= std_logic_vector(unsigned(zext_ln1033_5_fu_5256_p1) - unsigned(sext_ln1030_3_fu_5313_p1));
    cmp161_i_fu_1738_p2 <= "1" when (ap_sig_allocacmp_x_6 = ap_const_lv10_0) else "0";
    cmp310_1_i_read_reg_6399 <= cmp310_1_i;
    cmp310_i_read_reg_6409 <= cmp310_i;
    cmp59_i_read_read_fu_458_p2 <= cmp59_i;
    cmp59_i_read_reg_6379 <= cmp59_i;

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln881_reg_6419_pp0_iter2_reg)
    begin
        if (((icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1030_1_fu_4346_p2 <= "1" when (unsigned(add_ln1030_5_fu_4327_p2) < unsigned(add_ln1030_7_fu_4340_p2)) else "0";
    icmp_ln1030_2_fu_4584_p2 <= "1" when (unsigned(add_ln1030_9_fu_4565_p2) < unsigned(add_ln1030_11_fu_4578_p2)) else "0";
    icmp_ln1030_3_fu_4822_p2 <= "1" when (unsigned(add_ln1030_13_fu_4803_p2) < unsigned(add_ln1030_15_fu_4816_p2)) else "0";
    icmp_ln1030_fu_4108_p2 <= "1" when (unsigned(add_ln1030_1_fu_4089_p2) < unsigned(add_ln1030_3_fu_4102_p2)) else "0";
    icmp_ln1042_1_fu_5349_p2 <= "1" when (signed(tmp_63_fu_5339_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1042_2_fu_5566_p2 <= "1" when (signed(tmp_77_fu_5556_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1042_3_fu_5783_p2 <= "1" when (signed(tmp_91_fu_5773_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1042_fu_5132_p2 <= "1" when (signed(tmp_49_fu_5122_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_1_fu_5401_p2 <= "1" when (signed(tmp_65_fu_5391_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_2_fu_5618_p2 <= "1" when (signed(tmp_79_fu_5608_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_3_fu_5835_p2 <= "1" when (signed(tmp_93_fu_5825_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_fu_5184_p2 <= "1" when (signed(tmp_51_fu_5174_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln881_fu_1710_p2 <= "1" when (ap_sig_allocacmp_z_2 = add_ln878_1_i) else "0";
    icmp_ln891_fu_1732_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_6) < unsigned(empty)) else "0";
    imgRB_blk_n <= ap_const_logic_1;

    imgRB_read_assign_proc : process(ap_predicate_op162_read_state2, ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op162_read_state2 = ap_const_boolean_1)))) then 
            imgRB_read <= ap_const_logic_1;
        else 
            imgRB_read <= ap_const_logic_0;
        end if; 
    end process;

    imgRgb_blk_n <= ap_const_logic_1;
    imgRgb_din <= pf_imgRgb_U_data_out;

    imgRgb_write_assign_proc : process(pf_imgRgb_U_data_out_vld)
    begin
        if ((pf_imgRgb_U_data_out_vld = ap_const_logic_1)) then 
            imgRgb_write <= ap_const_logic_1;
        else 
            imgRgb_write <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_i_address0 <= lineBuffer_1_i_addr_reg_6485_pp0_iter2_reg;
    lineBuffer_1_i_address1 <= zext_ln889_fu_1780_p1(8 - 1 downto 0);

    lineBuffer_1_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lineBuffer_1_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_i_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            lineBuffer_1_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_i_d0 <= (((((((((((PixBufVal_22_fu_2572_p3 & PixBufVal_21_fu_2578_p3) & PixBufVal_20_fu_2584_p3) & PixBufVal_19_fu_2590_p3) & PixBufVal_18_fu_2596_p3) & PixBufVal_17_fu_2602_p3) & PixBufVal_16_fu_2608_p3) & PixBufVal_15_fu_2614_p3) & PixBufVal_14_fu_2620_p3) & PixBufVal_13_fu_2626_p3) & PixBufVal_12_fu_2632_p3) & PixBufVal_fu_2638_p3);

    lineBuffer_1_i_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter2_reg, icmp_ln891_reg_6428_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln891_reg_6428_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lineBuffer_1_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_i_address0 <= lineBuffer_i_addr_reg_6479;
    lineBuffer_i_address1 <= zext_ln889_fu_1780_p1(8 - 1 downto 0);

    lineBuffer_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_i_ce1_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            lineBuffer_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_i_d0 <= InPix_reg_6491;

    lineBuffer_i_we0_assign_proc : process(ap_enable_reg_pp0_iter2, cmp59_i, ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter1_reg, icmp_ln891_reg_6428_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln891_reg_6428_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_6419_pp0_iter1_reg = ap_const_lv1_0) and (cmp59_i = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1042_1_fu_5369_p2 <= (tmp_62_fu_5331_p3 or icmp_ln1042_1_fu_5349_p2);
    or_ln1042_2_fu_5586_p2 <= (tmp_76_fu_5548_p3 or icmp_ln1042_2_fu_5566_p2);
    or_ln1042_3_fu_5803_p2 <= (tmp_90_fu_5765_p3 or icmp_ln1042_3_fu_5783_p2);
    or_ln1042_fu_5152_p2 <= (tmp_48_fu_5114_p3 or icmp_ln1042_fu_5132_p2);
    out_x_fu_1726_p2 <= std_logic_vector(unsigned(zext_ln881_fu_1722_p1) + unsigned(ap_const_lv11_7FC));
    p_0_0_0_0_01166_31938_i_out <= p_0_0_0_0_01166_31938_i_load_reg_6773_pp0_iter5_reg;

    p_0_0_0_0_01166_31938_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_01166_31938_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_01166_31938_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_01167_31941_i_out <= p_0_1_0_0_01167_31941_i_load_reg_6778_pp0_iter5_reg;

    p_0_1_0_0_01167_31941_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_01167_31941_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_01167_31941_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_01168_31944_i_out <= p_0_2_0_0_01168_31944_i_load_reg_6783_pp0_iter5_reg;

    p_0_2_0_0_01168_31944_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_01168_31944_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_01168_31944_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    pf_imgRgb_U_data_in_vld_assign_proc : process(ap_enable_reg_pp0_iter7, and_ln1052_reg_6475_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1052_reg_6475_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            pf_imgRgb_U_data_in_vld <= ap_const_logic_1;
        else 
            pf_imgRgb_U_data_in_vld <= ap_const_logic_0;
        end if; 
    end process;

    pf_imgRgb_U_frpsig_data_in <= (((((((((((r_24_reg_7729 & b_20_reg_7734) & right_15_reg_1296_pp0_iter6_reg) & r_20_reg_7719) & b_17_reg_7724) & right_12_reg_1208_pp0_iter6_reg) & r_16_reg_7709) & b_14_reg_7714) & right_9_reg_1228_pp0_iter6_reg) & r_13_reg_7699) & b_12_reg_7704) & pix_28_reg_1248_pp0_iter6_reg);
    pixBuf_127_fu_1785_p1 <= imgRB_dout(10 - 1 downto 0);
    pixWindow_212_i_out <= pixWindow_193_reg_6789_pp0_iter5_reg;

    pixWindow_212_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_212_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_212_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_213_i_out <= pixWindow_194_reg_6794_pp0_iter5_reg;

    pixWindow_213_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_213_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_213_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_214_i_out <= pixWindow_195_reg_6799_pp0_iter5_reg;

    pixWindow_214_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_214_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_214_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_215_i_out <= pixWindow_196_reg_6805_pp0_iter5_reg;

    pixWindow_215_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_215_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_215_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_216_i_out <= pixWindow_197_reg_6810_pp0_iter5_reg;

    pixWindow_216_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_216_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_216_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_217_i_out <= pixWindow_198_reg_6815_pp0_iter5_reg;

    pixWindow_217_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_217_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_217_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_218_i_out <= pixWindow_199_reg_6821_pp0_iter5_reg;

    pixWindow_218_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_218_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_218_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_219_i_out <= pixWindow_200_reg_6826_pp0_iter5_reg;

    pixWindow_219_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_219_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_219_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_220_i_out <= pixWindow_201_reg_6831_pp0_iter5_reg;

    pixWindow_220_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_220_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_220_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_224_i_out <= pixWindow_205_reg_6837_pp0_iter5_reg;

    pixWindow_224_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_224_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_224_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_225_i_out <= pixWindow_206_reg_6842_pp0_iter5_reg;

    pixWindow_225_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_225_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_225_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_226_i_out <= pixWindow_207_reg_6847_pp0_iter5_reg;

    pixWindow_226_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_226_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_226_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_227_i_out <= pixWindow_208_reg_6853_pp0_iter5_reg;

    pixWindow_227_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_227_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_227_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_228_i_out <= pixWindow_209_reg_6858_pp0_iter5_reg;

    pixWindow_228_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_228_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_228_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_229_fu_2022_p1 <= lineBuffer_1_i_q1(10 - 1 downto 0);
    pixWindow_229_i_out <= pixWindow_210_reg_6863_pp0_iter5_reg;

    pixWindow_229_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_229_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_229_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_230_i_out <= pixWindow_211_reg_6869_pp0_iter5_reg;

    pixWindow_230_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_230_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_230_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_231_i_out <= pixWindow_212_reg_6874_pp0_iter5_reg;

    pixWindow_231_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_231_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_231_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_232_i_out <= pixWindow_213_reg_6879_pp0_iter5_reg;

    pixWindow_232_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_232_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_232_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_236_i_out <= pixWindow_217_reg_6885_pp0_iter5_reg;

    pixWindow_236_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_236_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_236_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_237_i_out <= pixWindow_218_reg_6890_pp0_iter5_reg;

    pixWindow_237_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_237_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_237_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_238_i_out <= pixWindow_219_reg_6895_pp0_iter5_reg;

    pixWindow_238_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_238_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_238_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_239_i_out <= pixWindow_220_reg_6901_pp0_iter5_reg;

    pixWindow_239_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_239_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_239_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_240_i_out <= pixWindow_221_reg_6906_pp0_iter5_reg;

    pixWindow_240_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_240_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_240_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_241_fu_1908_p1 <= lineBuffer_i_q1(10 - 1 downto 0);
    pixWindow_241_i_out <= pixWindow_222_reg_6911_pp0_iter5_reg;

    pixWindow_241_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_241_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_241_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_242_i_out <= pixWindow_223_reg_6917_pp0_iter5_reg;

    pixWindow_242_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_242_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_242_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_243_i_out <= pixWindow_224_reg_6922_pp0_iter5_reg;

    pixWindow_243_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_243_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_243_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_244_i_out <= pixWindow_225_reg_6927_pp0_iter5_reg;

    pixWindow_244_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_244_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_244_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_329_i_out <= pixWindow_295_reg_6556_pp0_iter5_reg;

    pixWindow_329_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_329_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_329_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_330_i_out <= pixWindow_296_reg_6566_pp0_iter5_reg;

    pixWindow_330_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_330_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_330_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_331_i_out <= pixWindow_297_reg_6576_pp0_iter5_reg;

    pixWindow_331_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_331_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_331_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_332_i_out <= pixWindow_298_reg_6758_pp0_iter5_reg;

    pixWindow_332_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_332_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_332_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_333_i_out <= pixWindow_299_reg_6763_pp0_iter5_reg;

    pixWindow_333_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_333_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_333_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_334_i_out <= pixWindow_300_reg_6768_pp0_iter5_reg;

    pixWindow_334_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_334_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_334_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_335_i_out <= pixWindow_301_reg_6742_pp0_iter5_reg;

    pixWindow_335_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_335_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_335_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_336_i_out <= pixWindow_302_reg_6747_pp0_iter5_reg;

    pixWindow_336_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_336_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_336_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixWindow_337_i_out <= pixWindow_303_reg_6752_pp0_iter5_reg;

    pixWindow_337_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_6419_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln881_reg_6419_pp0_iter5_reg = ap_const_lv1_1))) then 
            pixWindow_337_i_out_ap_vld <= ap_const_logic_1;
        else 
            pixWindow_337_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_11_fu_5084_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_5039_p1) - unsigned(sext_ln1030_fu_5080_p1));
    r_12_fu_5158_p3 <= 
        select_ln1042_fu_5144_p3 when (or_ln1042_fu_5152_p2(0) = '1') else 
        trunc_ln1008_1_fu_5110_p1;
    r_13_fu_5198_p3 <= 
        r_12_fu_5158_p3 when (cmp310_i(0) = '1') else 
        pix_reg_1258_pp0_iter5_reg;
    r_15_fu_5375_p3 <= 
        select_ln1042_2_fu_5361_p3 when (or_ln1042_1_fu_5369_p2(0) = '1') else 
        trunc_ln1008_3_fu_5327_p1;
    r_16_fu_5415_p3 <= 
        r_15_fu_5375_p3 when (cmp310_1_i(0) = '1') else 
        right_reg_1238_pp0_iter5_reg;
    r_18_fu_5518_p2 <= std_logic_vector(unsigned(zext_ln1033_8_fu_5473_p1) - unsigned(sext_ln1030_4_fu_5514_p1));
    r_19_fu_5592_p3 <= 
        select_ln1042_4_fu_5578_p3 when (or_ln1042_2_fu_5586_p2(0) = '1') else 
        trunc_ln1008_5_fu_5544_p1;
    r_20_fu_5632_p3 <= 
        r_19_fu_5592_p3 when (cmp310_i(0) = '1') else 
        right_11_reg_1218_pp0_iter5_reg;
    r_22_fu_5735_p2 <= std_logic_vector(unsigned(zext_ln1033_11_fu_5690_p1) - unsigned(sext_ln1030_6_fu_5731_p1));
    r_23_fu_5809_p3 <= 
        select_ln1042_6_fu_5795_p3 when (or_ln1042_3_fu_5803_p2(0) = '1') else 
        trunc_ln1008_7_fu_5761_p1;
    r_24_fu_5849_p3 <= 
        r_23_fu_5809_p3 when (cmp310_1_i(0) = '1') else 
        right_14_reg_1306_pp0_iter5_reg;
    r_fu_5301_p2 <= std_logic_vector(unsigned(zext_ln1033_5_fu_5256_p1) - unsigned(sext_ln1030_2_fu_5297_p1));
    sel_tmp15_i_fu_5639_p3 <= 
        select_ln1043_4_fu_5624_p3 when (cmp310_i(0) = '1') else 
        right_13_reg_1424_pp0_iter5_reg;
    sel_tmp1_i_fu_5205_p3 <= 
        select_ln1043_fu_5190_p3 when (cmp310_i(0) = '1') else 
        pix_29_reg_1444_pp0_iter5_reg;
    sel_tmp22_i_fu_5856_p3 <= 
        select_ln1043_6_fu_5841_p3 when (cmp310_1_i(0) = '1') else 
        right_16_reg_1286_pp0_iter5_reg;
    sel_tmp8_i_fu_5422_p3 <= 
        select_ln1043_2_fu_5407_p3 when (cmp310_1_i(0) = '1') else 
        right_10_reg_1434_pp0_iter5_reg;
    select_ln1030_1_fu_5090_p3 <= 
        select_ln1034_fu_5067_p3 when (icmp_ln1030_reg_7595(0) = '1') else 
        select_ln1040_reg_7616;
    select_ln1030_2_fu_5291_p3 <= 
        select_ln1033_1_fu_5249_p3 when (icmp_ln1030_1_reg_7621(0) = '1') else 
        select_ln1039_1_reg_7637;
    select_ln1030_3_fu_5307_p3 <= 
        select_ln1034_1_fu_5284_p3 when (icmp_ln1030_1_reg_7621(0) = '1') else 
        select_ln1040_1_reg_7642;
    select_ln1030_4_fu_5508_p3 <= 
        select_ln1033_2_fu_5466_p3 when (icmp_ln1030_2_reg_7647(0) = '1') else 
        select_ln1039_2_reg_7663;
    select_ln1030_5_fu_5524_p3 <= 
        select_ln1034_2_fu_5501_p3 when (icmp_ln1030_2_reg_7647(0) = '1') else 
        select_ln1040_2_reg_7668;
    select_ln1030_6_fu_5725_p3 <= 
        select_ln1033_3_fu_5683_p3 when (icmp_ln1030_3_reg_7673(0) = '1') else 
        select_ln1039_3_reg_7689;
    select_ln1030_7_fu_5741_p3 <= 
        select_ln1034_3_fu_5718_p3 when (icmp_ln1030_3_reg_7673(0) = '1') else 
        select_ln1040_3_reg_7694;
    select_ln1030_fu_5074_p3 <= 
        select_ln1033_fu_5032_p3 when (icmp_ln1030_reg_7595(0) = '1') else 
        select_ln1039_reg_7611;
    select_ln1033_1_fu_5249_p3 <= 
        sub_ln1033_7_reg_7627 when (tmp_58_fu_5225_p3(0) = '1') else 
        zext_ln1033_4_fu_5245_p1;
    select_ln1033_2_fu_5466_p3 <= 
        sub_ln1033_10_reg_7653 when (tmp_72_fu_5442_p3(0) = '1') else 
        zext_ln1033_7_fu_5462_p1;
    select_ln1033_3_fu_5683_p3 <= 
        sub_ln1033_13_reg_7679 when (tmp_86_fu_5659_p3(0) = '1') else 
        zext_ln1033_10_fu_5679_p1;
    select_ln1033_fu_5032_p3 <= 
        sub_ln1033_3_reg_7601 when (tmp_44_fu_5008_p3(0) = '1') else 
        zext_ln1033_1_fu_5028_p1;
    select_ln1034_1_fu_5284_p3 <= 
        sub_ln1034_7_reg_7632 when (tmp_59_fu_5260_p3(0) = '1') else 
        zext_ln1034_3_fu_5280_p1;
    select_ln1034_2_fu_5501_p3 <= 
        sub_ln1034_10_reg_7658 when (tmp_73_fu_5477_p3(0) = '1') else 
        zext_ln1034_5_fu_5497_p1;
    select_ln1034_3_fu_5718_p3 <= 
        sub_ln1034_13_reg_7684 when (tmp_87_fu_5694_p3(0) = '1') else 
        zext_ln1034_7_fu_5714_p1;
    select_ln1034_fu_5067_p3 <= 
        sub_ln1034_3_reg_7606 when (tmp_45_fu_5043_p3(0) = '1') else 
        zext_ln1034_1_fu_5063_p1;
    select_ln1039_1_fu_4463_p3 <= 
        sub_ln1039_7_fu_4440_p2 when (tmp_60_fu_4410_p3(0) = '1') else 
        zext_ln1039_3_fu_4459_p1;
    select_ln1039_2_fu_4701_p3 <= 
        sub_ln1039_11_fu_4678_p2 when (tmp_74_fu_4648_p3(0) = '1') else 
        zext_ln1039_5_fu_4697_p1;
    select_ln1039_3_fu_4939_p3 <= 
        sub_ln1039_15_fu_4916_p2 when (tmp_88_fu_4886_p3(0) = '1') else 
        zext_ln1039_7_fu_4935_p1;
    select_ln1039_fu_4225_p3 <= 
        sub_ln1039_3_fu_4202_p2 when (tmp_46_fu_4172_p3(0) = '1') else 
        zext_ln1039_1_fu_4221_p1;
    select_ln1040_1_fu_4524_p3 <= 
        sub_ln1040_7_fu_4501_p2 when (tmp_61_fu_4471_p3(0) = '1') else 
        zext_ln1040_3_fu_4520_p1;
    select_ln1040_2_fu_4762_p3 <= 
        sub_ln1040_11_fu_4739_p2 when (tmp_75_fu_4709_p3(0) = '1') else 
        zext_ln1040_5_fu_4758_p1;
    select_ln1040_3_fu_5000_p3 <= 
        sub_ln1040_15_fu_4977_p2 when (tmp_89_fu_4947_p3(0) = '1') else 
        zext_ln1040_7_fu_4996_p1;
    select_ln1040_fu_4286_p3 <= 
        sub_ln1040_3_fu_4263_p2 when (tmp_47_fu_4233_p3(0) = '1') else 
        zext_ln1040_1_fu_4282_p1;
    select_ln1042_2_fu_5361_p3 <= 
        ap_const_lv10_3FF when (xor_ln1042_1_fu_5355_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln1042_4_fu_5578_p3 <= 
        ap_const_lv10_3FF when (xor_ln1042_2_fu_5572_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln1042_6_fu_5795_p3 <= 
        ap_const_lv10_3FF when (xor_ln1042_3_fu_5789_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln1042_fu_5144_p3 <= 
        ap_const_lv10_3FF when (xor_ln1042_fu_5138_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln1043_2_fu_5407_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1043_1_fu_5401_p2(0) = '1') else 
        trunc_ln1008_2_fu_5323_p1;
    select_ln1043_4_fu_5624_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1043_2_fu_5618_p2(0) = '1') else 
        trunc_ln1008_4_fu_5540_p1;
    select_ln1043_6_fu_5841_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1043_3_fu_5835_p2(0) = '1') else 
        trunc_ln1008_6_fu_5757_p1;
    select_ln1043_fu_5190_p3 <= 
        ap_const_lv10_3FF when (icmp_ln1043_fu_5184_p2(0) = '1') else 
        trunc_ln1008_fu_5106_p1;
    select_ln957_10_fu_2370_p3 <= 
        pixWindow_242_reg_6598 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_179_fu_402;
    select_ln957_11_fu_2377_p3 <= 
        pixWindow_243_reg_6610 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_180_fu_406;
    select_ln957_12_fu_2383_p3 <= 
        pixWindow_241_reg_6586 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_181_fu_410;
    select_ln957_13_fu_2390_p3 <= 
        pixWindow_242_reg_6598 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_182_fu_414;
    select_ln957_14_fu_2397_p3 <= 
        pixWindow_243_reg_6610 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_183_fu_418;
    select_ln957_15_fu_2403_p3 <= 
        pixWindow_231_reg_6703 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_174_fu_382;
    select_ln957_16_fu_2409_p3 <= 
        pixWindow_230_reg_6694 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_173_fu_378;
    select_ln957_17_fu_2416_p3 <= 
        pixWindow_229_reg_6685 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_172_fu_374;
    select_ln957_18_fu_2423_p3 <= 
        pixWindow_231_reg_6703 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_171_fu_370;
    select_ln957_19_fu_2429_p3 <= 
        pixWindow_230_reg_6694 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_170_fu_366;
    select_ln957_1_fu_2309_p3 <= 
        pixWindow_242_reg_6598 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_89_fu_318;
    select_ln957_20_fu_2436_p3 <= 
        pixWindow_229_reg_6685 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_169_fu_362;
    select_ln957_21_fu_2443_p3 <= 
        pixWindow_231_reg_6703 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_168_fu_358;
    select_ln957_22_fu_2449_p3 <= 
        pixWindow_230_reg_6694 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_167_fu_354;
    select_ln957_23_fu_2456_p3 <= 
        pixWindow_229_reg_6685 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_fu_350;
    select_ln957_24_fu_2463_p3 <= 
        pixWindow_231_reg_6703 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_297_reg_6576;
    select_ln957_25_fu_2468_p3 <= 
        pixWindow_230_reg_6694 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_296_reg_6566;
    select_ln957_26_fu_2474_p3 <= 
        pixWindow_229_reg_6685 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_295_reg_6556;
    select_ln957_27_fu_2480_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_192_fu_454;
    select_ln957_28_fu_2487_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_191_fu_450;
    select_ln957_29_fu_2495_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_190_fu_446;
    select_ln957_2_fu_2316_p3 <= 
        pixWindow_243_reg_6610 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_90_fu_322;
    select_ln957_30_fu_2503_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_189_fu_442;
    select_ln957_31_fu_2510_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_188_fu_438;
    select_ln957_32_fu_2518_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_187_fu_434;
    select_ln957_33_fu_2526_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_186_fu_430;
    select_ln957_34_fu_2533_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_185_fu_426;
    select_ln957_35_fu_2541_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_184_fu_422;
    select_ln957_36_fu_2549_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_153_reg_856 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_87_fu_310;
    select_ln957_37_fu_2556_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_152_reg_865 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_86_fu_306;
    select_ln957_38_fu_2564_p3 <= 
        ap_phi_reg_pp0_iter3_pixBuf_151_reg_874 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_fu_302;
    select_ln957_3_fu_2323_p3 <= 
        pixWindow_241_reg_6586 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        p_0_0_0_0_01166_31938_i_fu_338;
    select_ln957_4_fu_2330_p3 <= 
        pixWindow_242_reg_6598 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        p_0_1_0_0_01167_31941_i_fu_342;
    select_ln957_5_fu_2337_p3 <= 
        pixWindow_243_reg_6610 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        p_0_2_0_0_01168_31944_i_fu_346;
    select_ln957_6_fu_2343_p3 <= 
        pixWindow_241_reg_6586 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_175_fu_386;
    select_ln957_7_fu_2350_p3 <= 
        pixWindow_242_reg_6598 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_176_fu_390;
    select_ln957_8_fu_2357_p3 <= 
        pixWindow_243_reg_6610 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_177_fu_394;
    select_ln957_9_fu_2363_p3 <= 
        pixWindow_241_reg_6586 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixWindow_178_fu_398;
    select_ln957_fu_2302_p3 <= 
        pixWindow_241_reg_6586 when (cmp161_i_reg_6432_pp0_iter2_reg(0) = '1') else 
        pixBuf_88_fu_314;
        sext_ln1030_1_fu_5096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_1_fu_5090_p3),14));

        sext_ln1030_2_fu_5297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_2_fu_5291_p3),14));

        sext_ln1030_3_fu_5313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_3_fu_5307_p3),14));

        sext_ln1030_4_fu_5514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_4_fu_5508_p3),14));

        sext_ln1030_5_fu_5530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_5_fu_5524_p3),14));

        sext_ln1030_6_fu_5731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_6_fu_5725_p3),14));

        sext_ln1030_7_fu_5747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_7_fu_5741_p3),14));

        sext_ln1030_fu_5080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1030_fu_5074_p3),14));

        sext_ln1033_10_fu_5458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_5_i_fu_5449_p4),12));

        sext_ln1033_11_fu_3985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_11_fu_3981_p2),12));

        sext_ln1033_12_fu_4843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_10_i_fu_4833_p4),12));

        sext_ln1033_13_fu_5675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_7_i_fu_5666_p4),12));

        sext_ln1033_1_fu_3286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_1_fu_3278_p2),12));

        sext_ln1033_2_fu_4129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_8_i_fu_4119_p4),12));

        sext_ln1033_3_fu_5024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_1_i_fu_5015_p4),12));

        sext_ln1033_4_fu_3526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_4_fu_3518_p2),12));

        sext_ln1033_5_fu_3530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_5_fu_3522_p2),12));

        sext_ln1033_6_fu_4367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_9_i_fu_4357_p4),12));

        sext_ln1033_7_fu_5241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_3_i_fu_5232_p4),12));

        sext_ln1033_8_fu_3762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_8_fu_3758_p2),12));

        sext_ln1033_9_fu_4605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_i_fu_4595_p4),12));

        sext_ln1033_fu_3282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_fu_3274_p2),12));

        sext_ln1034_10_fu_5493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_5_i_fu_5484_p4),12));

        sext_ln1034_11_fu_4000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_11_fu_3995_p2),12));

        sext_ln1034_12_fu_4872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_10_i_fu_4862_p4),12));

        sext_ln1034_13_fu_5710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_7_i_fu_5701_p4),12));

        sext_ln1034_1_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_1_fu_3301_p2),12));

        sext_ln1034_2_fu_4158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_8_i_fu_4148_p4),12));

        sext_ln1034_3_fu_5059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_1_i_fu_5050_p4),12));

        sext_ln1034_4_fu_3550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_4_fu_3540_p2),12));

        sext_ln1034_5_fu_3554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_5_fu_3545_p2),12));

        sext_ln1034_6_fu_4396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_9_i_fu_4386_p4),12));

        sext_ln1034_7_fu_5276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_3_i_fu_5267_p4),12));

        sext_ln1034_8_fu_3777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_8_fu_3772_p2),12));

        sext_ln1034_9_fu_4634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_i_fu_4624_p4),12));

        sext_ln1034_fu_3306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_fu_3296_p2),12));

        sext_ln1039_10_fu_4670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_i_fu_4660_p4),12));

        sext_ln1039_11_fu_4693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_5_i_fu_4684_p4),12));

        sext_ln1039_12_fu_4018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_12_fu_4010_p2),12));

        sext_ln1039_13_fu_4022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_13_fu_4014_p2),12));

        sext_ln1039_14_fu_4908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_10_i_fu_4898_p4),12));

        sext_ln1039_15_fu_4931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_7_i_fu_4922_p4),12));

        sext_ln1039_1_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_1_fu_3324_p2),12));

        sext_ln1039_2_fu_4194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_8_i_fu_4184_p4),12));

        sext_ln1039_3_fu_4217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_1_i_fu_4208_p4),12));

        sext_ln1039_4_fu_3572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_4_fu_3564_p2),12));

        sext_ln1039_5_fu_3576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_5_fu_3568_p2),12));

        sext_ln1039_6_fu_4432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_9_i_fu_4422_p4),12));

        sext_ln1039_7_fu_4455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_3_i_fu_4446_p4),12));

        sext_ln1039_8_fu_3795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_8_fu_3787_p2),12));

        sext_ln1039_9_fu_3799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_9_fu_3791_p2),12));

        sext_ln1039_fu_3328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_fu_3320_p2),12));

        sext_ln1040_10_fu_4731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_i_fu_4721_p4),12));

        sext_ln1040_11_fu_4754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_5_i_fu_4745_p4),12));

        sext_ln1040_12_fu_4042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_12_fu_4032_p2),12));

        sext_ln1040_13_fu_4046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_13_fu_4037_p2),12));

        sext_ln1040_14_fu_4969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_10_i_fu_4959_p4),12));

        sext_ln1040_15_fu_4992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_7_i_fu_4983_p4),12));

        sext_ln1040_1_fu_3356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_1_fu_3347_p2),12));

        sext_ln1040_2_fu_4255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_8_i_fu_4245_p4),12));

        sext_ln1040_3_fu_4278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_1_i_fu_4269_p4),12));

        sext_ln1040_4_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_4_fu_3586_p2),12));

        sext_ln1040_5_fu_3600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_5_fu_3591_p2),12));

        sext_ln1040_6_fu_4493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_9_i_fu_4483_p4),12));

        sext_ln1040_7_fu_4516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_3_i_fu_4507_p4),12));

        sext_ln1040_8_fu_3819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_8_fu_3809_p2),12));

        sext_ln1040_9_fu_3823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_9_fu_3814_p2),12));

        sext_ln1040_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_fu_3342_p2),12));

    sub_ln1023_1_fu_2780_p2 <= std_logic_vector(unsigned(zext_ln1023_2_fu_2772_p1) - unsigned(zext_ln1023_3_fu_2776_p1));
    sub_ln1023_2_fu_2848_p2 <= std_logic_vector(unsigned(zext_ln1023_1_fu_2704_p1) - unsigned(zext_ln1023_4_fu_2844_p1));
    sub_ln1023_3_fu_2912_p2 <= std_logic_vector(unsigned(zext_ln1023_3_fu_2776_p1) - unsigned(zext_ln1023_5_fu_2908_p1));
    sub_ln1023_fu_2708_p2 <= std_logic_vector(unsigned(zext_ln1023_fu_2700_p1) - unsigned(zext_ln1023_1_fu_2704_p1));
    sub_ln1024_1_fu_2798_p2 <= std_logic_vector(unsigned(zext_ln1024_2_fu_2790_p1) - unsigned(zext_ln1024_3_fu_2794_p1));
    sub_ln1024_2_fu_2866_p2 <= std_logic_vector(unsigned(zext_ln1024_4_fu_2858_p1) - unsigned(zext_ln1024_5_fu_2862_p1));
    sub_ln1024_3_fu_2930_p2 <= std_logic_vector(unsigned(zext_ln1024_6_fu_2922_p1) - unsigned(zext_ln1024_7_fu_2926_p1));
    sub_ln1024_fu_2726_p2 <= std_logic_vector(unsigned(zext_ln1024_fu_2718_p1) - unsigned(zext_ln1024_1_fu_2722_p1));
    sub_ln1025_1_fu_2816_p2 <= std_logic_vector(unsigned(zext_ln1025_2_fu_2808_p1) - unsigned(zext_ln1025_3_fu_2812_p1));
    sub_ln1025_2_fu_2880_p2 <= std_logic_vector(unsigned(zext_ln1025_1_fu_2740_p1) - unsigned(zext_ln1025_4_fu_2876_p1));
    sub_ln1025_3_fu_2944_p2 <= std_logic_vector(unsigned(zext_ln1025_3_fu_2812_p1) - unsigned(zext_ln1025_5_fu_2940_p1));
    sub_ln1025_fu_2744_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_2736_p1) - unsigned(zext_ln1025_1_fu_2740_p1));
    sub_ln1026_1_fu_2834_p2 <= std_logic_vector(unsigned(zext_ln1026_2_fu_2826_p1) - unsigned(zext_ln1026_3_fu_2830_p1));
    sub_ln1026_2_fu_2898_p2 <= std_logic_vector(unsigned(zext_ln1026_4_fu_2890_p1) - unsigned(zext_ln1026_5_fu_2894_p1));
    sub_ln1026_3_fu_2962_p2 <= std_logic_vector(unsigned(zext_ln1026_6_fu_2954_p1) - unsigned(zext_ln1026_7_fu_2958_p1));
    sub_ln1026_fu_2762_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_2754_p1) - unsigned(zext_ln1026_1_fu_2758_p1));
    sub_ln1027_1_fu_3450_p2 <= std_logic_vector(unsigned(zext_ln1027_2_fu_3442_p1) - unsigned(zext_ln1027_3_fu_3446_p1));
    sub_ln1027_2_fu_3690_p2 <= std_logic_vector(unsigned(zext_ln1027_1_fu_3202_p1) - unsigned(zext_ln1027_4_fu_3686_p1));
    sub_ln1027_3_fu_3913_p2 <= std_logic_vector(unsigned(zext_ln1027_3_fu_3446_p1) - unsigned(zext_ln1027_5_fu_3909_p1));
    sub_ln1027_fu_3206_p2 <= std_logic_vector(unsigned(zext_ln1027_fu_3198_p1) - unsigned(zext_ln1027_1_fu_3202_p1));
    sub_ln1028_1_fu_3474_p2 <= std_logic_vector(unsigned(zext_ln1028_2_fu_3466_p1) - unsigned(zext_ln1028_3_fu_3470_p1));
    sub_ln1028_2_fu_3714_p2 <= std_logic_vector(unsigned(zext_ln1028_4_fu_3706_p1) - unsigned(zext_ln1028_5_fu_3710_p1));
    sub_ln1028_3_fu_3937_p2 <= std_logic_vector(unsigned(zext_ln1028_6_fu_3929_p1) - unsigned(zext_ln1028_7_fu_3933_p1));
    sub_ln1028_fu_3230_p2 <= std_logic_vector(unsigned(zext_ln1028_fu_3222_p1) - unsigned(zext_ln1028_1_fu_3226_p1));
    sub_ln1033_10_fu_4613_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1033_6_fu_4609_p1));
    sub_ln1033_11_fu_3981_p2 <= std_logic_vector(unsigned(zext_ln1025_5_reg_7283) - unsigned(zext_ln1023_5_reg_7246));
    sub_ln1033_12_fu_4828_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1033_3_reg_7567));
    sub_ln1033_13_fu_4851_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1033_9_fu_4847_p1));
    sub_ln1033_1_fu_3278_p2 <= std_logic_vector(unsigned(zext_ln1025_1_reg_7041) - unsigned(zext_ln1023_1_reg_6998));
    sub_ln1033_2_fu_4114_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1033_reg_7363));
    sub_ln1033_3_fu_4137_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1033_fu_4133_p1));
    sub_ln1033_4_fu_3518_p2 <= std_logic_vector(unsigned(zext_ln1025_2_reg_7123) - unsigned(zext_ln1023_2_reg_7081));
    sub_ln1033_5_fu_3522_p2 <= std_logic_vector(unsigned(zext_ln1025_3_reg_7129) - unsigned(zext_ln1023_3_reg_7086));
    sub_ln1033_6_fu_4352_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1033_1_reg_7431));
    sub_ln1033_7_fu_4375_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1033_3_fu_4371_p1));
    sub_ln1033_8_fu_3758_p2 <= std_logic_vector(unsigned(zext_ln1025_4_reg_7206) - unsigned(zext_ln1023_4_reg_7169));
    sub_ln1033_9_fu_4590_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1033_2_reg_7499));
    sub_ln1033_fu_3274_p2 <= std_logic_vector(unsigned(zext_ln1025_reg_7035) - unsigned(zext_ln1023_reg_6993));
    sub_ln1034_10_fu_4642_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1034_4_fu_4638_p1));
    sub_ln1034_11_fu_3995_p2 <= std_logic_vector(unsigned(zext_ln1025_5_reg_7283) - unsigned(zext_ln1027_5_fu_3909_p1));
    sub_ln1034_12_fu_4857_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1034_3_reg_7574));
    sub_ln1034_13_fu_4880_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1034_6_fu_4876_p1));
    sub_ln1034_1_fu_3301_p2 <= std_logic_vector(unsigned(zext_ln1025_1_reg_7041) - unsigned(zext_ln1027_1_fu_3202_p1));
    sub_ln1034_2_fu_4143_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1034_reg_7370));
    sub_ln1034_3_fu_4166_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1034_fu_4162_p1));
    sub_ln1034_4_fu_3540_p2 <= std_logic_vector(unsigned(zext_ln1025_2_reg_7123) - unsigned(zext_ln1027_2_fu_3442_p1));
    sub_ln1034_5_fu_3545_p2 <= std_logic_vector(unsigned(zext_ln1025_3_reg_7129) - unsigned(zext_ln1027_3_fu_3446_p1));
    sub_ln1034_6_fu_4381_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1034_1_reg_7438));
    sub_ln1034_7_fu_4404_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1034_2_fu_4400_p1));
    sub_ln1034_8_fu_3772_p2 <= std_logic_vector(unsigned(zext_ln1025_4_reg_7206) - unsigned(zext_ln1027_4_fu_3686_p1));
    sub_ln1034_9_fu_4619_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1034_2_reg_7506));
    sub_ln1034_fu_3296_p2 <= std_logic_vector(unsigned(zext_ln1025_reg_7035) - unsigned(zext_ln1027_fu_3198_p1));
    sub_ln1039_10_fu_4655_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1039_2_reg_7513));
    sub_ln1039_11_fu_4678_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1039_4_fu_4674_p1));
    sub_ln1039_12_fu_4010_p2 <= std_logic_vector(unsigned(zext_ln1026_6_reg_7300) - unsigned(zext_ln1024_6_reg_7262));
    sub_ln1039_13_fu_4014_p2 <= std_logic_vector(unsigned(zext_ln1026_7_reg_7306) - unsigned(zext_ln1024_7_reg_7267));
    sub_ln1039_14_fu_4893_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1039_3_reg_7581));
    sub_ln1039_15_fu_4916_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1039_6_fu_4912_p1));
    sub_ln1039_1_fu_3324_p2 <= std_logic_vector(unsigned(zext_ln1026_1_reg_7064) - unsigned(zext_ln1024_1_reg_7019));
    sub_ln1039_2_fu_4179_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1039_reg_7377));
    sub_ln1039_3_fu_4202_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1039_fu_4198_p1));
    sub_ln1039_4_fu_3564_p2 <= std_logic_vector(unsigned(zext_ln1026_2_reg_7146) - unsigned(zext_ln1024_2_reg_7102));
    sub_ln1039_5_fu_3568_p2 <= std_logic_vector(unsigned(zext_ln1026_3_reg_7152) - unsigned(zext_ln1024_3_reg_7107));
    sub_ln1039_6_fu_4417_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1039_1_reg_7445));
    sub_ln1039_7_fu_4440_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1039_2_fu_4436_p1));
    sub_ln1039_8_fu_3787_p2 <= std_logic_vector(unsigned(zext_ln1026_4_reg_7223) - unsigned(zext_ln1024_4_reg_7185));
    sub_ln1039_9_fu_3791_p2 <= std_logic_vector(unsigned(zext_ln1026_5_reg_7229) - unsigned(zext_ln1024_5_reg_7190));
    sub_ln1039_fu_3320_p2 <= std_logic_vector(unsigned(zext_ln1026_reg_7058) - unsigned(zext_ln1024_reg_7014));
    sub_ln1040_10_fu_4716_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1040_2_reg_7520));
    sub_ln1040_11_fu_4739_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1040_4_fu_4735_p1));
    sub_ln1040_12_fu_4032_p2 <= std_logic_vector(unsigned(zext_ln1026_6_reg_7300) - unsigned(zext_ln1028_6_fu_3929_p1));
    sub_ln1040_13_fu_4037_p2 <= std_logic_vector(unsigned(zext_ln1026_7_reg_7306) - unsigned(zext_ln1028_7_fu_3933_p1));
    sub_ln1040_14_fu_4954_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1040_3_reg_7588));
    sub_ln1040_15_fu_4977_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1040_6_fu_4973_p1));
    sub_ln1040_1_fu_3347_p2 <= std_logic_vector(unsigned(zext_ln1026_1_reg_7064) - unsigned(zext_ln1028_1_fu_3226_p1));
    sub_ln1040_2_fu_4240_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1040_reg_7384));
    sub_ln1040_3_fu_4263_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1040_fu_4259_p1));
    sub_ln1040_4_fu_3586_p2 <= std_logic_vector(unsigned(zext_ln1026_2_reg_7146) - unsigned(zext_ln1028_2_fu_3466_p1));
    sub_ln1040_5_fu_3591_p2 <= std_logic_vector(unsigned(zext_ln1026_3_reg_7152) - unsigned(zext_ln1028_3_fu_3470_p1));
    sub_ln1040_6_fu_4478_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(add_ln1040_1_reg_7452));
    sub_ln1040_7_fu_4501_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln1040_2_fu_4497_p1));
    sub_ln1040_8_fu_3809_p2 <= std_logic_vector(unsigned(zext_ln1026_4_reg_7223) - unsigned(zext_ln1028_4_fu_3706_p1));
    sub_ln1040_9_fu_3814_p2 <= std_logic_vector(unsigned(zext_ln1026_5_reg_7229) - unsigned(zext_ln1028_5_fu_3710_p1));
    sub_ln1040_fu_3342_p2 <= std_logic_vector(unsigned(zext_ln1026_reg_7058) - unsigned(zext_ln1028_fu_3222_p1));
    sub_ln61_16_fu_3141_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_16_reg_7029));
    sub_ln61_17_fu_3160_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_17_reg_7052));
    sub_ln61_18_fu_3179_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_18_reg_7075));
    sub_ln61_19_fu_3216_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_19_fu_3212_p1));
    sub_ln61_20_fu_3240_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_20_fu_3236_p1));
    sub_ln61_21_fu_3366_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_21_reg_7096));
    sub_ln61_22_fu_3385_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_22_reg_7117));
    sub_ln61_23_fu_3404_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_23_reg_7140));
    sub_ln61_24_fu_3423_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_24_reg_7163));
    sub_ln61_25_fu_3460_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_25_fu_3456_p1));
    sub_ln61_26_fu_3484_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_26_fu_3480_p1));
    sub_ln61_27_fu_3610_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_27_reg_7179));
    sub_ln61_28_fu_3629_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_28_reg_7200));
    sub_ln61_29_fu_3648_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_29_reg_7217));
    sub_ln61_30_fu_3667_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_30_reg_7240));
    sub_ln61_31_fu_3700_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_31_fu_3696_p1));
    sub_ln61_32_fu_3724_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_32_fu_3720_p1));
    sub_ln61_33_fu_3833_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_33_reg_7256));
    sub_ln61_34_fu_3852_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_34_reg_7277));
    sub_ln61_35_fu_3871_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_35_reg_7294));
    sub_ln61_36_fu_3890_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_36_reg_7317));
    sub_ln61_37_fu_3923_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_37_fu_3919_p1));
    sub_ln61_38_fu_3947_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_38_fu_3943_p1));
    sub_ln61_fu_3122_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_reg_7008));
    tmp_38_fu_3127_p3 <= sub_ln1023_reg_7003(10 downto 10);
    tmp_39_fu_3146_p3 <= sub_ln1024_reg_7024(10 downto 10);
    tmp_40_fu_3165_p3 <= sub_ln1025_reg_7047(10 downto 10);
    tmp_41_fu_3184_p3 <= sub_ln1026_reg_7070(10 downto 10);
    tmp_42_fu_4056_p3 <= sub_ln1027_reg_7323(10 downto 10);
    tmp_43_fu_4069_p3 <= sub_ln1028_reg_7338(10 downto 10);
    tmp_44_fu_5008_p3 <= add_ln1033_reg_7363_pp0_iter5_reg(11 downto 11);
    tmp_45_fu_5043_p3 <= add_ln1034_reg_7370_pp0_iter5_reg(11 downto 11);
    tmp_46_fu_4172_p3 <= add_ln1039_reg_7377(11 downto 11);
    tmp_47_fu_4233_p3 <= add_ln1040_reg_7384(11 downto 11);
    tmp_48_fu_5114_p3 <= r_11_fu_5084_p2(13 downto 13);
    tmp_49_fu_5122_p4 <= r_11_fu_5084_p2(13 downto 10);
    tmp_50_fu_5166_p3 <= b_11_fu_5100_p2(13 downto 13);
    tmp_51_fu_5174_p4 <= b_11_fu_5100_p2(13 downto 10);
    tmp_52_fu_3371_p3 <= sub_ln1023_1_reg_7091(10 downto 10);
    tmp_53_fu_3390_p3 <= sub_ln1024_1_reg_7112(10 downto 10);
    tmp_54_fu_3409_p3 <= sub_ln1025_1_reg_7135(10 downto 10);
    tmp_55_fu_3428_p3 <= sub_ln1026_1_reg_7158(10 downto 10);
    tmp_56_fu_4294_p3 <= sub_ln1027_1_reg_7391(10 downto 10);
    tmp_57_fu_4307_p3 <= sub_ln1028_1_reg_7406(10 downto 10);
    tmp_58_fu_5225_p3 <= add_ln1033_1_reg_7431_pp0_iter5_reg(11 downto 11);
    tmp_59_fu_5260_p3 <= add_ln1034_1_reg_7438_pp0_iter5_reg(11 downto 11);
    tmp_60_fu_4410_p3 <= add_ln1039_1_reg_7445(11 downto 11);
    tmp_61_fu_4471_p3 <= add_ln1040_1_reg_7452(11 downto 11);
    tmp_62_fu_5331_p3 <= r_fu_5301_p2(13 downto 13);
    tmp_63_fu_5339_p4 <= r_fu_5301_p2(13 downto 10);
    tmp_64_fu_5383_p3 <= b_fu_5317_p2(13 downto 13);
    tmp_65_fu_5391_p4 <= b_fu_5317_p2(13 downto 10);
    tmp_66_fu_3615_p3 <= sub_ln1023_2_reg_7174(10 downto 10);
    tmp_67_fu_3634_p3 <= sub_ln1024_2_reg_7195(10 downto 10);
    tmp_68_fu_3653_p3 <= sub_ln1025_2_reg_7212(10 downto 10);
    tmp_69_fu_3672_p3 <= sub_ln1026_2_reg_7235(10 downto 10);
    tmp_70_fu_4532_p3 <= sub_ln1027_2_reg_7459(10 downto 10);
    tmp_71_fu_4545_p3 <= sub_ln1028_2_reg_7474(10 downto 10);
    tmp_72_fu_5442_p3 <= add_ln1033_2_reg_7499_pp0_iter5_reg(11 downto 11);
    tmp_73_fu_5477_p3 <= add_ln1034_2_reg_7506_pp0_iter5_reg(11 downto 11);
    tmp_74_fu_4648_p3 <= add_ln1039_2_reg_7513(11 downto 11);
    tmp_75_fu_4709_p3 <= add_ln1040_2_reg_7520(11 downto 11);
    tmp_76_fu_5548_p3 <= r_18_fu_5518_p2(13 downto 13);
    tmp_77_fu_5556_p4 <= r_18_fu_5518_p2(13 downto 10);
    tmp_78_fu_5600_p3 <= b_16_fu_5534_p2(13 downto 13);
    tmp_79_fu_5608_p4 <= b_16_fu_5534_p2(13 downto 10);
    tmp_80_fu_3838_p3 <= sub_ln1023_3_reg_7251(10 downto 10);
    tmp_81_fu_3857_p3 <= sub_ln1024_3_reg_7272(10 downto 10);
    tmp_82_fu_3876_p3 <= sub_ln1025_3_reg_7289(10 downto 10);
    tmp_83_fu_3895_p3 <= sub_ln1026_3_reg_7312(10 downto 10);
    tmp_84_fu_4770_p3 <= sub_ln1027_3_reg_7527(10 downto 10);
    tmp_85_fu_4783_p3 <= sub_ln1028_3_reg_7542(10 downto 10);
    tmp_86_fu_5659_p3 <= add_ln1033_3_reg_7567_pp0_iter5_reg(11 downto 11);
    tmp_87_fu_5694_p3 <= add_ln1034_3_reg_7574_pp0_iter5_reg(11 downto 11);
    tmp_88_fu_4886_p3 <= add_ln1039_3_reg_7581(11 downto 11);
    tmp_89_fu_4947_p3 <= add_ln1040_3_reg_7588(11 downto 11);
    tmp_90_fu_5765_p3 <= r_22_fu_5735_p2(13 downto 13);
    tmp_91_fu_5773_p4 <= r_22_fu_5735_p2(13 downto 10);
    tmp_92_fu_5817_p3 <= b_19_fu_5751_p2(13 downto 13);
    tmp_93_fu_5825_p4 <= b_19_fu_5751_p2(13 downto 10);
    tmp_94_fu_1744_p3 <= out_x_fu_1726_p2(10 downto 10);
    trunc_ln1008_1_fu_5110_p1 <= r_11_fu_5084_p2(10 - 1 downto 0);
    trunc_ln1008_2_fu_5323_p1 <= b_fu_5317_p2(10 - 1 downto 0);
    trunc_ln1008_3_fu_5327_p1 <= r_fu_5301_p2(10 - 1 downto 0);
    trunc_ln1008_4_fu_5540_p1 <= b_16_fu_5534_p2(10 - 1 downto 0);
    trunc_ln1008_5_fu_5544_p1 <= r_18_fu_5518_p2(10 - 1 downto 0);
    trunc_ln1008_6_fu_5757_p1 <= b_19_fu_5751_p2(10 - 1 downto 0);
    trunc_ln1008_7_fu_5761_p1 <= r_22_fu_5735_p2(10 - 1 downto 0);
    trunc_ln1008_fu_5106_p1 <= b_11_fu_5100_p2(10 - 1 downto 0);
    trunc_ln1033_10_i_fu_4833_p4 <= sub_ln1033_12_fu_4828_p2(11 downto 1);
    trunc_ln1033_1_i_fu_5015_p4 <= add_ln1033_reg_7363_pp0_iter5_reg(11 downto 1);
    trunc_ln1033_3_i_fu_5232_p4 <= add_ln1033_1_reg_7431_pp0_iter5_reg(11 downto 1);
    trunc_ln1033_5_i_fu_5449_p4 <= add_ln1033_2_reg_7499_pp0_iter5_reg(11 downto 1);
    trunc_ln1033_7_i_fu_5666_p4 <= add_ln1033_3_reg_7567_pp0_iter5_reg(11 downto 1);
    trunc_ln1033_8_i_fu_4119_p4 <= sub_ln1033_2_fu_4114_p2(11 downto 1);
    trunc_ln1033_9_i_fu_4357_p4 <= sub_ln1033_6_fu_4352_p2(11 downto 1);
    trunc_ln1033_i_fu_4595_p4 <= sub_ln1033_9_fu_4590_p2(11 downto 1);
    trunc_ln1034_10_i_fu_4862_p4 <= sub_ln1034_12_fu_4857_p2(11 downto 1);
    trunc_ln1034_1_i_fu_5050_p4 <= add_ln1034_reg_7370_pp0_iter5_reg(11 downto 1);
    trunc_ln1034_3_i_fu_5267_p4 <= add_ln1034_1_reg_7438_pp0_iter5_reg(11 downto 1);
    trunc_ln1034_5_i_fu_5484_p4 <= add_ln1034_2_reg_7506_pp0_iter5_reg(11 downto 1);
    trunc_ln1034_7_i_fu_5701_p4 <= add_ln1034_3_reg_7574_pp0_iter5_reg(11 downto 1);
    trunc_ln1034_8_i_fu_4148_p4 <= sub_ln1034_2_fu_4143_p2(11 downto 1);
    trunc_ln1034_9_i_fu_4386_p4 <= sub_ln1034_6_fu_4381_p2(11 downto 1);
    trunc_ln1034_i_fu_4624_p4 <= sub_ln1034_9_fu_4619_p2(11 downto 1);
    trunc_ln1039_10_i_fu_4898_p4 <= sub_ln1039_14_fu_4893_p2(11 downto 1);
    trunc_ln1039_1_i_fu_4208_p4 <= add_ln1039_reg_7377(11 downto 1);
    trunc_ln1039_3_i_fu_4446_p4 <= add_ln1039_1_reg_7445(11 downto 1);
    trunc_ln1039_5_i_fu_4684_p4 <= add_ln1039_2_reg_7513(11 downto 1);
    trunc_ln1039_7_i_fu_4922_p4 <= add_ln1039_3_reg_7581(11 downto 1);
    trunc_ln1039_8_i_fu_4184_p4 <= sub_ln1039_2_fu_4179_p2(11 downto 1);
    trunc_ln1039_9_i_fu_4422_p4 <= sub_ln1039_6_fu_4417_p2(11 downto 1);
    trunc_ln1039_i_fu_4660_p4 <= sub_ln1039_10_fu_4655_p2(11 downto 1);
    trunc_ln1040_10_i_fu_4959_p4 <= sub_ln1040_14_fu_4954_p2(11 downto 1);
    trunc_ln1040_1_i_fu_4269_p4 <= add_ln1040_reg_7384(11 downto 1);
    trunc_ln1040_3_i_fu_4507_p4 <= add_ln1040_1_reg_7452(11 downto 1);
    trunc_ln1040_5_i_fu_4745_p4 <= add_ln1040_2_reg_7520(11 downto 1);
    trunc_ln1040_7_i_fu_4983_p4 <= add_ln1040_3_reg_7588(11 downto 1);
    trunc_ln1040_8_i_fu_4245_p4 <= sub_ln1040_2_fu_4240_p2(11 downto 1);
    trunc_ln1040_9_i_fu_4483_p4 <= sub_ln1040_6_fu_4478_p2(11 downto 1);
    trunc_ln1040_i_fu_4721_p4 <= sub_ln1040_10_fu_4716_p2(11 downto 1);
    trunc_ln61_16_fu_2732_p1 <= sub_ln1024_fu_2726_p2(10 - 1 downto 0);
    trunc_ln61_17_fu_2750_p1 <= sub_ln1025_fu_2744_p2(10 - 1 downto 0);
    trunc_ln61_18_fu_2768_p1 <= sub_ln1026_fu_2762_p2(10 - 1 downto 0);
    trunc_ln61_19_fu_3212_p1 <= sub_ln1027_fu_3206_p2(10 - 1 downto 0);
    trunc_ln61_20_fu_3236_p1 <= sub_ln1028_fu_3230_p2(10 - 1 downto 0);
    trunc_ln61_21_fu_2786_p1 <= sub_ln1023_1_fu_2780_p2(10 - 1 downto 0);
    trunc_ln61_22_fu_2804_p1 <= sub_ln1024_1_fu_2798_p2(10 - 1 downto 0);
    trunc_ln61_23_fu_2822_p1 <= sub_ln1025_1_fu_2816_p2(10 - 1 downto 0);
    trunc_ln61_24_fu_2840_p1 <= sub_ln1026_1_fu_2834_p2(10 - 1 downto 0);
    trunc_ln61_25_fu_3456_p1 <= sub_ln1027_1_fu_3450_p2(10 - 1 downto 0);
    trunc_ln61_26_fu_3480_p1 <= sub_ln1028_1_fu_3474_p2(10 - 1 downto 0);
    trunc_ln61_27_fu_2854_p1 <= sub_ln1023_2_fu_2848_p2(10 - 1 downto 0);
    trunc_ln61_28_fu_2872_p1 <= sub_ln1024_2_fu_2866_p2(10 - 1 downto 0);
    trunc_ln61_29_fu_2886_p1 <= sub_ln1025_2_fu_2880_p2(10 - 1 downto 0);
    trunc_ln61_30_fu_2904_p1 <= sub_ln1026_2_fu_2898_p2(10 - 1 downto 0);
    trunc_ln61_31_fu_3696_p1 <= sub_ln1027_2_fu_3690_p2(10 - 1 downto 0);
    trunc_ln61_32_fu_3720_p1 <= sub_ln1028_2_fu_3714_p2(10 - 1 downto 0);
    trunc_ln61_33_fu_2918_p1 <= sub_ln1023_3_fu_2912_p2(10 - 1 downto 0);
    trunc_ln61_34_fu_2936_p1 <= sub_ln1024_3_fu_2930_p2(10 - 1 downto 0);
    trunc_ln61_35_fu_2950_p1 <= sub_ln1025_3_fu_2944_p2(10 - 1 downto 0);
    trunc_ln61_36_fu_2968_p1 <= sub_ln1026_3_fu_2962_p2(10 - 1 downto 0);
    trunc_ln61_37_fu_3919_p1 <= sub_ln1027_3_fu_3913_p2(10 - 1 downto 0);
    trunc_ln61_38_fu_3943_p1 <= sub_ln1028_3_fu_3937_p2(10 - 1 downto 0);
    trunc_ln61_fu_2714_p1 <= sub_ln1023_fu_2708_p2(10 - 1 downto 0);
    x_7_fu_1764_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_6) + unsigned(ap_const_lv10_4));
    xor_ln1042_1_fu_5355_p2 <= (tmp_62_fu_5331_p3 xor ap_const_lv1_1);
    xor_ln1042_2_fu_5572_p2 <= (tmp_76_fu_5548_p3 xor ap_const_lv1_1);
    xor_ln1042_3_fu_5789_p2 <= (tmp_90_fu_5765_p3 xor ap_const_lv1_1);
    xor_ln1042_fu_5138_p2 <= (tmp_48_fu_5114_p3 xor ap_const_lv1_1);
    xor_ln1052_fu_1752_p2 <= (tmp_94_fu_1744_p3 xor ap_const_lv1_1);
    zext_ln1023_1_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_phi_fu_1241_p4),11));
    zext_ln1023_2_fu_2772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pix_phi_fu_1261_p4),11));
    zext_ln1023_3_fu_2776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_11_phi_fu_1221_p4),11));
    zext_ln1023_4_fu_2844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_14_phi_fu_1309_p4),11));
    zext_ln1023_5_fu_2908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pixWindow_292_phi_fu_1049_p4),11));
    zext_ln1023_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_left_phi_fu_1280_p4),11));
    zext_ln1024_1_fu_2722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_phi_fu_1184_p4),11));
    zext_ln1024_2_fu_2790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_3_phi_fu_1346_p4),11));
    zext_ln1024_3_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_3_phi_fu_1166_p4),11));
    zext_ln1024_4_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_6_phi_fu_1328_p4),11));
    zext_ln1024_5_fu_2862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_6_phi_fu_1148_p4),11));
    zext_ln1024_6_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_9_phi_fu_1382_p4),11));
    zext_ln1024_7_fu_2926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_9_phi_fu_1202_p4),11));
    zext_ln1024_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_phi_fu_1364_p4),11));
    zext_ln1025_1_fu_2740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_9_phi_fu_1231_p4),11));
    zext_ln1025_2_fu_2808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pix_28_phi_fu_1251_p4),11));
    zext_ln1025_3_fu_2812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_12_phi_fu_1211_p4),11));
    zext_ln1025_4_fu_2876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_right_15_phi_fu_1299_p4),11));
    zext_ln1025_5_fu_2940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pixWindow_293_phi_fu_1040_p4),11));
    zext_ln1025_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_left_1_phi_fu_1271_p4),11));
    zext_ln1026_1_fu_2758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_1_phi_fu_1175_p4),11));
    zext_ln1026_2_fu_2826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_4_phi_fu_1337_p4),11));
    zext_ln1026_3_fu_2830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_4_phi_fu_1157_p4),11));
    zext_ln1026_4_fu_2890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_7_phi_fu_1319_p4),11));
    zext_ln1026_5_fu_2894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_7_phi_fu_1139_p4),11));
    zext_ln1026_6_fu_2954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_10_phi_fu_1373_p4),11));
    zext_ln1026_7_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_down_10_phi_fu_1193_p4),11));
    zext_ln1026_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_up_1_phi_fu_1355_p4),11));
    zext_ln1027_1_fu_3202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_right_10_reg_1434),11));
    zext_ln1027_2_fu_3442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_pix_29_reg_1444),11));
    zext_ln1027_3_fu_3446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_right_13_reg_1424),11));
    zext_ln1027_4_fu_3686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_16_reg_1286),11));
    zext_ln1027_5_fu_3909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pixWindow_294_reg_1027),11));
    zext_ln1027_fu_3198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_left_2_reg_1454),11));
    zext_ln1028_1_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_down_2_reg_1406),11));
    zext_ln1028_2_fu_3466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_up_5_reg_1472),11));
    zext_ln1028_3_fu_3470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_down_5_reg_1397),11));
    zext_ln1028_4_fu_3706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_up_8_reg_1463),11));
    zext_ln1028_5_fu_3710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_down_8_reg_1388),11));
    zext_ln1028_6_fu_3929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_up_11_reg_1490),11));
    zext_ln1028_7_fu_3933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_down_11_reg_1415),11));
    zext_ln1028_fu_3222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter4_up_2_reg_1481),11));
    zext_ln1030_10_fu_4320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_4_reg_7421),12));
    zext_ln1030_11_fu_4323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_1_fu_4301_p3),12));
    zext_ln1030_12_fu_3504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_1_fu_3397_p3),11));
    zext_ln1030_13_fu_3508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_1_fu_3435_p3),11));
    zext_ln1030_14_fu_4333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_6_reg_7426),12));
    zext_ln1030_15_fu_4336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_1_fu_4314_p3),12));
    zext_ln1030_16_fu_3730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_2_fu_3622_p3),11));
    zext_ln1030_17_fu_3734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_2_fu_3660_p3),11));
    zext_ln1030_18_fu_4558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_8_reg_7489),12));
    zext_ln1030_19_fu_4561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_2_fu_4539_p3),12));
    zext_ln1030_1_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_fu_3172_p3),11));
    zext_ln1030_20_fu_3744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_2_fu_3641_p3),11));
    zext_ln1030_21_fu_3748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_2_fu_3679_p3),11));
    zext_ln1030_22_fu_4571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_10_reg_7494),12));
    zext_ln1030_23_fu_4574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_2_fu_4552_p3),12));
    zext_ln1030_24_fu_3953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_3_fu_3845_p3),11));
    zext_ln1030_25_fu_3957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_3_fu_3883_p3),11));
    zext_ln1030_26_fu_4796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_12_reg_7557),12));
    zext_ln1030_27_fu_4799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_3_fu_4777_p3),12));
    zext_ln1030_28_fu_3967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_3_fu_3864_p3),11));
    zext_ln1030_29_fu_3971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_3_fu_3902_p3),11));
    zext_ln1030_2_fu_4082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_reg_7353),12));
    zext_ln1030_30_fu_4809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_14_reg_7562),12));
    zext_ln1030_31_fu_4812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_3_fu_4790_p3),12));
    zext_ln1030_3_fu_4085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_fu_4063_p3),12));
    zext_ln1030_4_fu_3260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_fu_3153_p3),11));
    zext_ln1030_5_fu_3264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_fu_3191_p3),11));
    zext_ln1030_6_fu_4095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_2_reg_7358),12));
    zext_ln1030_7_fu_4098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_fu_4076_p3),12));
    zext_ln1030_8_fu_3490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_1_fu_3378_p3),11));
    zext_ln1030_9_fu_3494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_1_fu_3416_p3),11));
    zext_ln1030_fu_3246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_fu_3134_p3),11));
    zext_ln1033_10_fu_5679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_13_fu_5675_p1),13));
    zext_ln1033_11_fu_5690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_15_reg_1296_pp0_iter5_reg),14));
    zext_ln1033_1_fu_5028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_3_fu_5024_p1),13));
    zext_ln1033_2_fu_5039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_28_reg_1248_pp0_iter5_reg),14));
    zext_ln1033_3_fu_4371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_6_fu_4367_p1),13));
    zext_ln1033_4_fu_5245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_7_fu_5241_p1),13));
    zext_ln1033_5_fu_5256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_9_reg_1228_pp0_iter5_reg),14));
    zext_ln1033_6_fu_4609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_9_fu_4605_p1),13));
    zext_ln1033_7_fu_5462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_10_fu_5458_p1),13));
    zext_ln1033_8_fu_5473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_12_reg_1208_pp0_iter5_reg),14));
    zext_ln1033_9_fu_4847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_12_fu_4843_p1),13));
    zext_ln1033_fu_4133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_2_fu_4129_p1),13));
    zext_ln1034_1_fu_5063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_3_fu_5059_p1),13));
    zext_ln1034_2_fu_4400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_6_fu_4396_p1),13));
    zext_ln1034_3_fu_5280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_7_fu_5276_p1),13));
    zext_ln1034_4_fu_4638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_9_fu_4634_p1),13));
    zext_ln1034_5_fu_5497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_10_fu_5493_p1),13));
    zext_ln1034_6_fu_4876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_12_fu_4872_p1),13));
    zext_ln1034_7_fu_5714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_13_fu_5710_p1),13));
    zext_ln1034_fu_4162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_2_fu_4158_p1),13));
    zext_ln1039_1_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_3_fu_4217_p1),13));
    zext_ln1039_2_fu_4436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_6_fu_4432_p1),13));
    zext_ln1039_3_fu_4459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_7_fu_4455_p1),13));
    zext_ln1039_4_fu_4674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_10_fu_4670_p1),13));
    zext_ln1039_5_fu_4697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_11_fu_4693_p1),13));
    zext_ln1039_6_fu_4912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_14_fu_4908_p1),13));
    zext_ln1039_7_fu_4935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_15_fu_4931_p1),13));
    zext_ln1039_fu_4198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_2_fu_4194_p1),13));
    zext_ln1040_1_fu_4282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_3_fu_4278_p1),13));
    zext_ln1040_2_fu_4497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_6_fu_4493_p1),13));
    zext_ln1040_3_fu_4520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_7_fu_4516_p1),13));
    zext_ln1040_4_fu_4735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_10_fu_4731_p1),13));
    zext_ln1040_5_fu_4758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_11_fu_4754_p1),13));
    zext_ln1040_6_fu_4973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_14_fu_4969_p1),13));
    zext_ln1040_7_fu_4996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_15_fu_4992_p1),13));
    zext_ln1040_fu_4259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_2_fu_4255_p1),13));
    zext_ln881_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_6),11));
    zext_ln889_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_reg_6423),64));
end behav;
