INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE420/Computer_Project5/Computer_Project5.srcs/sim_1/new/Digital_Lock_FSM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Digital_Lock_FSM_TB'
