<stg><name>bit_reverse</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %store_ln19 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln19 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:1 %icmp_ln19 = icmp_eq  i9 %i_1, i9 496

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 496, i64 496, i64 496

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:3 %add_ln19 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:0 %zext_ln19 = zext i9 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %reversible_idx_addr = getelementptr i10 %reversible_idx, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="reversible_idx_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="9">
<![CDATA[
for.inc.split:4 %reversible_idx_load = load i9 %reversible_idx_addr

]]></Node>
<StgValue><ssdm name="reversible_idx_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %reversed_idx_addr = getelementptr i10 %reversed_idx, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="reversed_idx_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="9">
<![CDATA[
for.inc.split:6 %reversed_idx_load = load i9 %reversed_idx_addr

]]></Node>
<StgValue><ssdm name="reversed_idx_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln19 = store i9 %add_ln19, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="9">
<![CDATA[
for.inc.split:4 %reversible_idx_load = load i9 %reversible_idx_addr

]]></Node>
<StgValue><ssdm name="reversible_idx_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="9">
<![CDATA[
for.inc.split:6 %reversed_idx_load = load i9 %reversed_idx_addr

]]></Node>
<StgValue><ssdm name="reversed_idx_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %zext_ln23 = zext i10 %reversible_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="X_R_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %tmp = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:10 %zext_ln24 = zext i10 %reversed_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="X_R_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:12 %X_R_load = load i10 %X_R_addr_1

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="X_I_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:16 %tmp_1 = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="X_I_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:18 %X_I_load = load i10 %X_I_addr_1

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:9 %tmp = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:12 %X_R_load = load i10 %X_R_addr_1

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln24 = store i32 %X_R_load, i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:16 %tmp_1 = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="10">
<![CDATA[
for.inc.split:18 %X_I_load = load i10 %X_I_addr_1

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln28 = store i32 %X_I_load, i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end:0 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.split:14 %store_ln25 = store i32 %tmp, i10 %X_R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.split:20 %store_ln29 = store i32 %tmp_1, i10 %X_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:22 %br_ln19 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="X_R" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="X_I" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="reversible_idx" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="reversible_idx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="reversed_idx" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="reversed_idx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln13" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="empty_1" to="spectopmodule_ln13" fromId="74" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="X_R" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="80" from="empty" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="102" from="X_R" to="specbitsmap_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="104" from="X_I" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="105" from="empty" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="123" from="X_I" to="specbitsmap_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln19" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="i" to="store_ln19" fromId="8" toId="14">
</dataflow>
<dataflow id="127" from="i" to="i_1" fromId="8" toId="16">
</dataflow>
<dataflow id="128" from="i_1" to="icmp_ln19" fromId="16" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln19" fromId="129" toId="17">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="131" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty" fromId="133" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_133" to="empty" fromId="133" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_133" to="empty" fromId="133" toId="18">
</dataflow>
<dataflow id="137" from="i_1" to="add_ln19" fromId="16" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_138" to="add_ln19" fromId="138" toId="19">
</dataflow>
<dataflow id="140" from="icmp_ln19" to="br_ln19" fromId="17" toId="20">
</dataflow>
<dataflow id="141" from="i_1" to="zext_ln19" fromId="16" toId="21">
</dataflow>
<dataflow id="142" from="reversible_idx" to="reversible_idx_addr" fromId="68" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_143" to="reversible_idx_addr" fromId="143" toId="22">
</dataflow>
<dataflow id="145" from="zext_ln19" to="reversible_idx_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="146" from="reversible_idx_addr" to="reversible_idx_load" fromId="22" toId="23">
</dataflow>
<dataflow id="147" from="reversed_idx" to="reversed_idx_addr" fromId="69" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_143" to="reversed_idx_addr" fromId="143" toId="24">
</dataflow>
<dataflow id="149" from="zext_ln19" to="reversed_idx_addr" fromId="21" toId="24">
</dataflow>
<dataflow id="150" from="reversed_idx_addr" to="reversed_idx_load" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="add_ln19" to="store_ln19" fromId="19" toId="26">
</dataflow>
<dataflow id="152" from="i" to="store_ln19" fromId="8" toId="26">
</dataflow>
<dataflow id="153" from="reversible_idx_addr" to="reversible_idx_load" fromId="22" toId="27">
</dataflow>
<dataflow id="154" from="reversed_idx_addr" to="reversed_idx_load" fromId="24" toId="28">
</dataflow>
<dataflow id="155" from="reversible_idx_load" to="zext_ln23" fromId="27" toId="29">
</dataflow>
<dataflow id="156" from="X_R" to="X_R_addr" fromId="66" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_143" to="X_R_addr" fromId="143" toId="30">
</dataflow>
<dataflow id="158" from="zext_ln23" to="X_R_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="159" from="X_R_addr" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="160" from="reversed_idx_load" to="zext_ln24" fromId="28" toId="32">
</dataflow>
<dataflow id="161" from="X_R" to="X_R_addr_1" fromId="66" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_143" to="X_R_addr_1" fromId="143" toId="33">
</dataflow>
<dataflow id="163" from="zext_ln24" to="X_R_addr_1" fromId="32" toId="33">
</dataflow>
<dataflow id="164" from="X_R_addr_1" to="X_R_load" fromId="33" toId="34">
</dataflow>
<dataflow id="165" from="X_I" to="X_I_addr" fromId="67" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_143" to="X_I_addr" fromId="143" toId="35">
</dataflow>
<dataflow id="167" from="zext_ln23" to="X_I_addr" fromId="29" toId="35">
</dataflow>
<dataflow id="168" from="X_I_addr" to="tmp_1" fromId="35" toId="36">
</dataflow>
<dataflow id="169" from="X_I" to="X_I_addr_1" fromId="67" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_143" to="X_I_addr_1" fromId="143" toId="37">
</dataflow>
<dataflow id="171" from="zext_ln24" to="X_I_addr_1" fromId="32" toId="37">
</dataflow>
<dataflow id="172" from="X_I_addr_1" to="X_I_load" fromId="37" toId="38">
</dataflow>
<dataflow id="173" from="X_R_addr" to="tmp" fromId="30" toId="39">
</dataflow>
<dataflow id="174" from="X_R_addr_1" to="X_R_load" fromId="33" toId="40">
</dataflow>
<dataflow id="175" from="X_R_load" to="store_ln24" fromId="40" toId="41">
</dataflow>
<dataflow id="176" from="X_R_addr" to="store_ln24" fromId="30" toId="41">
</dataflow>
<dataflow id="177" from="X_I_addr" to="tmp_1" fromId="35" toId="42">
</dataflow>
<dataflow id="178" from="X_I_addr_1" to="X_I_load" fromId="37" toId="43">
</dataflow>
<dataflow id="179" from="X_I_load" to="store_ln28" fromId="43" toId="44">
</dataflow>
<dataflow id="180" from="X_I_addr" to="store_ln28" fromId="35" toId="44">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="181" toId="45">
</dataflow>
<dataflow id="183" from="StgValue_86" to="specpipeline_ln7" fromId="86" toId="45">
</dataflow>
<dataflow id="184" from="StgValue_81" to="specpipeline_ln7" fromId="81" toId="45">
</dataflow>
<dataflow id="185" from="StgValue_81" to="specpipeline_ln7" fromId="81" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_81" to="specpipeline_ln7" fromId="81" toId="45">
</dataflow>
<dataflow id="187" from="empty_0" to="specpipeline_ln7" fromId="84" toId="45">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="188" toId="46">
</dataflow>
<dataflow id="191" from="empty_2" to="specloopname_ln16" fromId="190" toId="46">
</dataflow>
<dataflow id="192" from="tmp" to="store_ln25" fromId="39" toId="47">
</dataflow>
<dataflow id="193" from="X_R_addr_1" to="store_ln25" fromId="33" toId="47">
</dataflow>
<dataflow id="194" from="tmp_1" to="store_ln29" fromId="42" toId="48">
</dataflow>
<dataflow id="195" from="X_I_addr_1" to="store_ln29" fromId="37" toId="48">
</dataflow>
<dataflow id="196" from="icmp_ln19" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="197" from="icmp_ln19" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="198" from="icmp_ln19" to="StgValue_4" fromId="17" toId="4">
</dataflow>
</dataflows>


</stg>
