
options trace
verilog

paramset myres resistor;
 .r=1;
endparamset

paramset myv vsource;
 .dc=1;
endparamset

module main(1,2,3,4);
myres #(1.) v(3,1);
myv #() V1(.n(1), .p(3));
endmodule

main #() m(0,1,2,4);

list

print dc v(nodes) i(m.v) y(m.*) y(m.R1.*)
dc
