# do DCalles_Lab7_7Segments.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:06 on Jul 22,2021
# vlog -work work DCalles_Lab7_7Segments.vo 
# -- Compiling module DCalles_Lab7_7Segments
# 
# Top level modules:
# 	DCalles_Lab7_7Segments
# End time: 22:41:06 on Jul 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:06 on Jul 22,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module DCalles_Lab7_7Segments_vlg_vec_tst
# 
# Top level modules:
# 	DCalles_Lab7_7Segments_vlg_vec_tst
# End time: 22:41:06 on Jul 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DCalles_Lab7_7Segments_vlg_vec_tst 
# Start time: 22:41:06 on Jul 22,2021
# Loading work.DCalles_Lab7_7Segments_vlg_vec_tst
# Loading work.DCalles_Lab7_7Segments
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10890 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /DCalles_Lab7_7Segments_vlg_vec_tst
# End time: 22:41:08 on Jul 22,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
