$date
	Sat Oct 24 02:49:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! data [7:0] $end
$var reg 12 " address [11:0] $end
$scope module U1 $end
$var wire 12 # address [11:0] $end
$var wire 8 $ data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b10101010 !
b10101010 $
b0 "
b0 #
#2
b10011001 !
b10011001 $
b1 "
b1 #
#3
b11010011 !
b11010011 $
b10 "
b10 #
#4
b11110000 !
b11110000 $
b11 "
b11 #
#5
b10011110 !
b10011110 $
b100 "
b100 #
#6
b11111111 !
b11111111 $
b101 "
b101 #
#7
b11100110 !
b11100110 $
b110 "
b110 #
#8
b111100 !
b111100 $
b111 "
b111 #
#9
b10000000 !
b10000000 $
b1000 "
b1000 #
#10
b101001 !
b101001 $
b1001 "
b1001 #
#11
b101010 !
b101010 $
b1010 "
b1010 #
#50
