INFO-FLOW: Workspace /home/syan/work/hlsmht/proj0/solution1 opened at Fri Dec 03 15:26:31 KST 2021
Execute     set_part xcvu9p-flga2104-2l-e 
Execute       ap_part_info -name xcvu9p-flga2104-2l-e -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2l-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flga2104-2L-e 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2L-e'
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     create_clock -period 4.16667 -name default 
Execute       config_clock -quiet -name default -period 4.167 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.167ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/syan/work/hlsmht/jet_ref.cpp 
Execute       is_xip /home/syan/work/hlsmht/jet_ref.cpp 
Execute       is_encrypted /home/syan/work/hlsmht/jet_test.cpp 
Execute       is_xip /home/syan/work/hlsmht/jet_test.cpp 
Execute       is_encrypted /home/syan/work/hlsmht/src/JET.cpp 
Execute       is_xip /home/syan/work/hlsmht/src/JET.cpp 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 19.85 sec.
Command   ap_source done; error code: 1; 20.92 sec.
Execute   cleanup_all 
