INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:53:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.332ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer8/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.213ns (22.985%)  route 4.064ns (77.015%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1204, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X21Y97         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.523     1.247    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X22Y94         LUT5 (Prop_lut5_I2_O)        0.043     1.290 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][14]_i_1/O
                         net (fo=7, routed)           0.321     1.611    buffer0/fifo/load0_dataOut[14]
    SLICE_X22Y96         LUT5 (Prop_lut5_I1_O)        0.043     1.654 r  buffer0/fifo/Memory[0][14]_i_1/O
                         net (fo=5, routed)           0.447     2.101    buffer56/fifo/init9_outs[14]
    SLICE_X20Y90         LUT5 (Prop_lut5_I1_O)        0.043     2.144 r  buffer56/fifo/Memory[0][14]_i_1__0/O
                         net (fo=3, routed)           0.320     2.464    cmpi3/init10_outs[14]
    SLICE_X18Y91         LUT6 (Prop_lut6_I3_O)        0.043     2.507 r  cmpi3/Memory[1][0]_i_21/O
                         net (fo=1, routed)           0.235     2.742    cmpi3/Memory[1][0]_i_21_n_0
    SLICE_X19Y91         LUT5 (Prop_lut5_I4_O)        0.043     2.785 r  cmpi3/Memory[1][0]_i_11/O
                         net (fo=1, routed)           0.000     2.785    cmpi3/Memory[1][0]_i_11_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.036 r  cmpi3/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.036    cmpi3/Memory_reg[1][0]_i_3_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.143 r  cmpi3/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=8, routed)           0.231     3.374    buffer47/fifo/result[0]
    SLICE_X18Y93         LUT5 (Prop_lut5_I0_O)        0.123     3.497 r  buffer47/fifo/hist_loadEn_INST_0_i_15/O
                         net (fo=5, routed)           0.243     3.741    buffer47/fifo/buffer47_outs
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.043     3.784 f  buffer47/fifo/transmitValue_i_4__8/O
                         net (fo=1, routed)           0.152     3.936    buffer47/fifo/mux13_outs_valid
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.043     3.979 r  buffer47/fifo/transmitValue_i_2__18/O
                         net (fo=3, routed)           0.101     4.080    buffer32/fifo/anyBlockStop
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.043     4.123 f  buffer32/fifo/transmitValue_i_2__16/O
                         net (fo=3, routed)           0.374     4.497    init0/control/Empty_reg_9
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.043     4.540 f  init0/control/Empty_i_2__11/O
                         net (fo=4, routed)           0.247     4.787    init0/control/buffer32_outs_ready
    SLICE_X12Y95         LUT6 (Prop_lut6_I3_O)        0.043     4.830 r  init0/control/fullReg_i_10/O
                         net (fo=1, routed)           0.343     5.173    fork6/control/generateBlocks[10].regblock/transmitValue_reg_4
    SLICE_X10Y92         LUT6 (Prop_lut6_I5_O)        0.043     5.216 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.199     5.415    buffer7/control/dataReg_reg[0]
    SLICE_X10Y91         LUT6 (Prop_lut6_I2_O)        0.043     5.458 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.327     5.785    buffer8/E[0]
    SLICE_X11Y90         FDRE                                         r  buffer8/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1204, unset)         0.483     5.683    buffer8/clk
    SLICE_X11Y90         FDRE                                         r  buffer8/dataReg_reg[25]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X11Y90         FDRE (Setup_fdre_C_CE)      -0.194     5.453    buffer8/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                 -0.332    




