
---------- Begin Simulation Statistics ----------
final_tick                               490334099500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99797                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739588                       # Number of bytes of host memory used
host_op_rate                                   100129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6146.67                       # Real time elapsed on the host
host_tick_rate                               79772344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613418366                       # Number of instructions simulated
sim_ops                                     615457148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490334                       # Number of seconds simulated
sim_ticks                                490334099500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.913744                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76210605                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88705953                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6531341                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119627689                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11689155                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11828908                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          139753                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155242701                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052468                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509388                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4610730                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138969212                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17237946                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532336                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54064552                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561803277                       # Number of instructions committed
system.cpu0.commit.committedOps             562313944                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    887346875                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.633703                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.428027                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    622713471     70.18%     70.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158213384     17.83%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34443537      3.88%     91.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34912115      3.93%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12176289      1.37%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4321640      0.49%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1039234      0.12%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2289259      0.26%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17237946      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    887346875                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672136                       # Number of function calls committed.
system.cpu0.commit.int_insts                543452411                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760827                       # Number of loads committed
system.cpu0.commit.membars                    1019952                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019958      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311050239     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175270207     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69818561     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562313944                       # Class of committed instruction
system.cpu0.commit.refs                     245088796                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561803277                       # Number of Instructions Simulated
system.cpu0.committedOps                    562313944                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.724590                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.724590                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            113566840                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1925281                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74605682                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627697901                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               343156790                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                433091410                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4615697                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8549309                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2522123                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155242701                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100270109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    554273423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2347180                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645453397                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13072670                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160229                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         336142755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87899760                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.666185                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         896952860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.720177                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.937286                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               445857728     49.71%     49.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332951584     37.12%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61042406      6.81%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43598313      4.86%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10588325      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1748877      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144571      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     454      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020602      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           896952860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       71927228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4721851                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146342396                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.630758                       # Inst execution rate
system.cpu0.iew.exec_refs                   275038477                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77349474                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89999323                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197331380                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512602                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2399687                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78357963                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616362450                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197689003                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3982270                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611129093                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                527410                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2478513                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4615697                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3570035                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        75737                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9281561                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32568                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5186                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3524808                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22570553                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8029994                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5186                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       824844                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3897007                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271525912                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604571877                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837646                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227442624                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.623990                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604707340                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743745605                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386603198                       # number of integer regfile writes
system.cpu0.ipc                              0.579848                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.579848                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020982      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332146641     54.00%     54.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213261      0.68%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018062      0.17%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199495995     32.43%     87.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77216371     12.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615111363                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     780387                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001269                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 150035     19.23%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                525922     67.39%     86.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104425     13.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614870713                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2128013749                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604571826                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670415334                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614829722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615111363                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532728                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54048503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            57882                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11918495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    896952860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          469597315     52.35%     52.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285159292     31.79%     84.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104574373     11.66%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31130970      3.47%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5665640      0.63%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             394853      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             301421      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              66904      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62092      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      896952860                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.634868                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7388591                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1380026                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197331380                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78357963                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1024                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       968880088                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11788125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97468880                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357825369                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3565881                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347677803                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5028091                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11468                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761393165                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624432835                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400558711                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                430738897                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7730234                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4615697                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16350108                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42733338                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761393121                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101475                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3126                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7763167                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3111                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1486474672                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1242369610                       # The number of ROB writes
system.cpu0.timesIdled                       11609315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  991                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.845654                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2931180                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3157046                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389417                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4851675                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137839                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141419                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3580                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5479670                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288814                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420517                       # Number of branches committed
system.cpu1.commit.bw_lim_events               468129                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2417797                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248191                       # Number of instructions committed
system.cpu1.commit.committedOps              19757560                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115343780                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107063763     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4153185      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1397019      1.21%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1270044      1.10%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       325860      0.28%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116438      0.10%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475851      0.41%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73491      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       468129      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115343780                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227580                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556837                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320907                       # Number of loads committed
system.cpu1.commit.membars                    1018418                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018418      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648854     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830061     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260089      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757560                       # Class of committed instruction
system.cpu1.commit.refs                       7090162                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248191                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757560                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.060913                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.060913                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102000126                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105957                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2785633                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23238678                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3806831                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8558619                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289224                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               264749                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1186447                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5479670                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3641372                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111370455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                72676                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23838036                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 779654                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046971                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4080954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3069019                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204335                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115841247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.210191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.638641                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100667561     86.90%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9366229      8.09%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3438972      2.97%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1716869      1.48%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  422225      0.36%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  111571      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117643      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     166      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115841247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         820365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308514                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4766449                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184200                       # Inst execution rate
system.cpu1.iew.exec_refs                     7771492                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1857902                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86842284                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5963646                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510009                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308464                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1935525                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22169689                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5913590                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270334                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21489017                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                408597                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1035129                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289224                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2124968                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          142140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6738                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1106                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       642739                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       166270                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           399                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92309                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216205                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12269469                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21202006                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841647                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10326558                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181739                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21209981                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26771128                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14203254                       # number of integer regfile writes
system.cpu1.ipc                              0.164992                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164992                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018607      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12883267     59.21%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6492635     29.84%     93.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1364697      6.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21759351                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     598831                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027521                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 117965     19.70%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                423784     70.77%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57078      9.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21339559                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159990801                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21201994                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24582059                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20641160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21759351                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528529                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2412128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32049                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1067450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115841247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187838                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.639088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102480822     88.47%     88.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8647468      7.46%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2719535      2.35%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             934203      0.81%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             722693      0.62%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             124888      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             154433      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              29246      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27959      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115841247                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186517                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3264299                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          344010                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5963646                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1935525                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    189                       # number of misc regfile reads
system.cpu1.numCycles                       116661612                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   863988956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92323046                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168264                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3311070                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4359758                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                838916                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6106                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28649379                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22869283                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15309686                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8858149                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5643445                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289224                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9983571                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2141422                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28649367                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27499                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6969722                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   137050059                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44849178                       # The number of ROB writes
system.cpu1.timesIdled                          12939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.881099                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2269164                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2840677                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255974                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4008134                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98873                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102020                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3147                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4413510                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2623                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509191                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170679                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647413                       # Number of branches committed
system.cpu2.commit.bw_lim_events               413216                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1763398                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506056                       # Number of instructions committed
system.cpu2.commit.committedOps              17015450                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113268674                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150222                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773864                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106264043     93.82%     93.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3494735      3.09%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1159665      1.02%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1080148      0.95%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229711      0.20%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        90306      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473111      0.42%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63739      0.06%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       413216      0.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113268674                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174108                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893801                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697316                       # Number of loads committed
system.cpu2.commit.membars                    1018443                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018443      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797244     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206507     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993118      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015450                       # Class of committed instruction
system.cpu2.commit.refs                       6199637                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506056                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015450                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.899305                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.899305                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103220156                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87928                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2159544                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19433480                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2836493                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6331360                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170983                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               226877                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1049079                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4413510                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3103785                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110051368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                47229                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19793520                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 512556                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038756                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3300415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2368037                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.173810                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113608071                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.178724                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.594377                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101143809     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7431489      6.54%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3022706      2.66%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1431018      1.26%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  426965      0.38%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   86219      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65674      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113608071                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         272241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185767                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3925688                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.160602                       # Inst execution rate
system.cpu2.iew.exec_refs                     6655629                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527625                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87949635                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5125246                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510080                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178830                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1559086                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18774782                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5128004                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151650                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18289394                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                508973                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1053102                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170983                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2126369                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        16895                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          103820                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4143                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          527                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       427930                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        56765                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           147                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48620                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137147                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10753519                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18109499                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.849108                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9130903                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.159022                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18114547                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22569503                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12253071                       # number of integer regfile writes
system.cpu2.ipc                              0.144942                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144942                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018658      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10724734     58.16%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5673399     30.77%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1024109      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18441044                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     578182                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031353                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 115524     19.98%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                411524     71.18%     91.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                51130      8.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18000552                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151108887                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18109487                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20534200                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17246121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18441044                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528661                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1759331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            40574                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           405                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       742555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113608071                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.162322                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.599371                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102152713     89.92%     89.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7730679      6.80%     96.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2004243      1.76%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             734715      0.65%     99.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             685824      0.60%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             110516      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143967      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25256      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20158      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113608071                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.161934                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3192580                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          352369                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5125246                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1559086                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu2.numCycles                       113880312                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   866770997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93520861                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442554                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3347227                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3336343                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                846611                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3401                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23770212                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19199576                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13005493                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6687937                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5653678                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170983                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9865724                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1562939                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23770200                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26223                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6413775                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131633266                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37897361                       # The number of ROB writes
system.cpu2.timesIdled                           4772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.393705                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2205039                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3004398                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           400691                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3847529                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116082                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204059                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87977                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4331857                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1255                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509158                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           232911                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470739                       # Number of branches committed
system.cpu3.commit.bw_lim_events               361894                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2178902                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860842                       # Number of instructions committed
system.cpu3.commit.committedOps              16370194                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105964006                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154488                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775125                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99104671     93.53%     93.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3427198      3.23%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1196381      1.13%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1046115      0.99%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       216358      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77408      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473602      0.45%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60379      0.06%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       361894      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105964006                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151209                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255051                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568785                       # Number of loads committed
system.cpu3.commit.membars                    1018388                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018388      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353947     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077943     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919778      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370194                       # Class of committed instruction
system.cpu3.commit.refs                       5997733                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860842                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370194                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.716400                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.716400                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95765721                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168649                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2109026                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19727977                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2975909                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6357368                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233204                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               310460                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1056555                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4331857                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3159914                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102627509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44794                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20235378                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 801968                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040664                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3360263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2321121                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.189954                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106388757                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195006                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.625706                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93907137     88.27%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7291702      6.85%     95.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2970216      2.79%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1579523      1.48%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  490187      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   85360      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64419      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106388757                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         139006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              245495                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3769725                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.166461                       # Inst execution rate
system.cpu3.iew.exec_refs                     6402138                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442495                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80498154                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4972123                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510095                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           396815                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1461199                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18545600                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4959643                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           301716                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17732704                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                512298                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1131146                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233204                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2231621                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        14506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93482                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2202                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          141                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       403338                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        32251                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43323                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202172                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10436516                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17585460                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848589                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8856312                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.165079                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17590187                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21757902                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11962053                       # number of integer regfile writes
system.cpu3.ipc                              0.148889                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148889                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018598      5.65%      5.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10578434     58.66%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5500319     30.50%     94.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936926      5.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18034420                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     567152                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031448                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 113917     20.09%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405980     71.58%     91.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47251      8.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17582958                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143084978                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17585448                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20721083                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17017031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18034420                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528569                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2175405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60257                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           382                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       995776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106388757                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.169514                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.608484                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95093763     89.38%     89.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7701250      7.24%     96.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1925074      1.81%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             712133      0.67%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             676880      0.64%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             102322      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             133656      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              23875      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              19804      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106388757                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.169293                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3179391                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          358621                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4972123                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1461199                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu3.numCycles                       106527763                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   874122828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86122003                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036942                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3301694                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3613363                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                895100                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1547                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23940644                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19434766                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13420637                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6578908                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5528759                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233204                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9806084                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2383695                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23940632                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         35195                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               941                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6507994                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           938                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124149986                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37523572                       # The number of ROB writes
system.cpu3.timesIdled                           2331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1710324                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               223743                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2147667                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4717                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                649522                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3109356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6167509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311544                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        86778                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25959766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2268236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52045513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2355014                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1693396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1583134                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1474906                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              918                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            587                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1414151                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1414115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1693396                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9275017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9275017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    300201280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               300201280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1393                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3109466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3109466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3109466                       # Request fanout histogram
system.membus.respLayer1.occupancy        16363686105                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13247897476                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3207739570.370370                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19729193809.790527                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          132     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 198344081500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57289257500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 433044842000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3097743                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3097743                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3097743                       # number of overall hits
system.cpu2.icache.overall_hits::total        3097743                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6042                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6042                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6042                       # number of overall misses
system.cpu2.icache.overall_misses::total         6042                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    263647499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    263647499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    263647499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    263647499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3103785                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3103785                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3103785                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3103785                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001947                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001947                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001947                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001947                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 43635.799239                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43635.799239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 43635.799239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43635.799239                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5338                       # number of writebacks
system.cpu2.icache.writebacks::total             5338                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          672                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          672                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          672                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          672                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5370                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5370                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5370                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5370                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    235071999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    235071999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    235071999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    235071999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001730                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001730                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 43775.046369                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43775.046369                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 43775.046369                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43775.046369                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5338                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3097743                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3097743                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6042                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6042                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    263647499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    263647499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3103785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3103785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001947                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001947                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 43635.799239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43635.799239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          672                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          672                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5370                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5370                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    235071999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    235071999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001730                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001730                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 43775.046369                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43775.046369                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977056                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3015552                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5338                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           564.921694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349183000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977056                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999283                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999283                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6212940                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6212940                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4615029                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4615029                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4615029                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4615029                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1320440                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1320440                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1320440                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1320440                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 178002685624                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 178002685624                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 178002685624                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 178002685624                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5935469                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5935469                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5935469                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5935469                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222466                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222466                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222466                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222466                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134805.584217                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134805.584217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134805.584217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134805.584217                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1372076                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        87030                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            16997                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1169                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.724598                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.448246                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531849                       # number of writebacks
system.cpu2.dcache.writebacks::total           531849                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       994423                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       994423                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       994423                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       994423                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326017                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326017                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38695497351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38695497351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38695497351                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38695497351                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054927                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054927                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054927                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054927                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118691.655193                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118691.655193                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118691.655193                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118691.655193                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531849                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4157433                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4157433                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       785313                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       785313                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83269978500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83269978500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4942746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4942746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106034.127157                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106034.127157                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       629868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       629868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17222363000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17222363000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110793.933546                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110793.933546                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       457596                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        457596                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       535127                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       535127                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  94732707124                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  94732707124                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992723                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.539050                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.539050                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177028.457028                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177028.457028                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       364555                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       364555                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170572                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170572                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21473134351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21473134351                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171822                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171822                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125888.975629                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125888.975629                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4988000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4988000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.423573                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.423573                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21686.956522                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21686.956522                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.154696                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.154696                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         6500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       913500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       913500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          347                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          347                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.443804                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.443804                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5931.818182                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5931.818182                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5148.026316                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5148.026316                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       322000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       322000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284821                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284821                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20904099000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20904099000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509191                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509191                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440640                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440640                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93167.977002                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93167.977002                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20679729000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20679729000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440640                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440640                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92167.977002                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92167.977002                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.249000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5448692                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550212                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.902896                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349194500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.249000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.914031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.914031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13441341                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13441341                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3764780310.344828                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21248057721.011719                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 198344007500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53619583500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 436714516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3156797                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3156797                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3156797                       # number of overall hits
system.cpu3.icache.overall_hits::total        3156797                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3117                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3117                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3117                       # number of overall misses
system.cpu3.icache.overall_misses::total         3117                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    148159500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    148159500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    148159500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    148159500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3159914                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3159914                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3159914                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3159914                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000986                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000986                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000986                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000986                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47532.723773                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47532.723773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47532.723773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47532.723773                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2851                       # number of writebacks
system.cpu3.icache.writebacks::total             2851                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          234                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          234                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2883                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2883                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2883                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2883                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    134016000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134016000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    134016000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134016000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000912                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000912                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000912                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000912                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46484.911550                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46484.911550                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46484.911550                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46484.911550                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2851                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3156797                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3156797                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3117                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3117                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    148159500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    148159500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3159914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3159914                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47532.723773                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47532.723773                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          234                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2883                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2883                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    134016000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134016000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000912                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000912                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46484.911550                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46484.911550                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976704                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3101502                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2851                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1087.864609                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355774000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976704                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6322711                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6322711                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4453901                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4453901                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4453901                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4453901                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1265577                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1265577                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1265577                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1265577                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 172299964772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 172299964772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 172299964772                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 172299964772                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5719478                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5719478                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5719478                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5719478                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.221275                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.221275                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.221275                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.221275                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136143.407135                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136143.407135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136143.407135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136143.407135                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1309723                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        78130                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            14823                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            959                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    88.357485                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.470282                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496529                       # number of writebacks
system.cpu3.dcache.writebacks::total           496529                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       959766                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       959766                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       959766                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       959766                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305811                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305811                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305811                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305811                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36027355486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36027355486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36027355486                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36027355486                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053468                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053468                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053468                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053468                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117809.220355                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117809.220355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117809.220355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117809.220355                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496529                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4041001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4041001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       759118                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       759118                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81558027000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81558027000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4800119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4800119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158146                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158146                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107437.877906                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107437.877906                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       608977                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       608977                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16728898500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16728898500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031279                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031279                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111421.254021                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111421.254021                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       412900                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        412900                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       506459                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       506459                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  90741937772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  90741937772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.550883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.550883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 179169.365678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 179169.365678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       350789                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       350789                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155670                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155670                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19298456986                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19298456986                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123970.302473                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123970.302473                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          237                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4638000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4638000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.410035                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.410035                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19569.620253                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19569.620253                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          162                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129758                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129758                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          194                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1166000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1166000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6010.309278                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6010.309278                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1008000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1008000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.466495                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.466495                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5569.060773                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5569.060773                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       375000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       375000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305606                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305606                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203552                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203552                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18883613000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18883613000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509158                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509158                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399782                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399782                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92770.461602                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92770.461602                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203552                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203552                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18680061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18680061000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399782                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399782                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91770.461602                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91770.461602                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.166744                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5267919                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509170                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.346091                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355785500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.166744                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.911461                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.911461                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12968399                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12968399                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       491172375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   728421505.166733                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       214000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2278136500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   484440031000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5894068500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86450833                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86450833                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86450833                       # number of overall hits
system.cpu0.icache.overall_hits::total       86450833                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13819276                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13819276                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13819276                       # number of overall misses
system.cpu0.icache.overall_misses::total     13819276                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180041627992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180041627992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180041627992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180041627992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100270109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100270109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100270109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100270109                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137820                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137820                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137820                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137820                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13028.296706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13028.296706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13028.296706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13028.296706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2359                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.763889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12810890                       # number of writebacks
system.cpu0.icache.writebacks::total         12810890                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1008353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1008353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1008353                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1008353                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12810923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12810923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12810923                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12810923                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157993691993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157993691993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157993691993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157993691993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127764                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127764                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127764                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127764                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12332.732934                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12332.732934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12332.732934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12332.732934                       # average overall mshr miss latency
system.cpu0.icache.replacements              12810890                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86450833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86450833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13819276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13819276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180041627992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180041627992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100270109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100270109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137820                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137820                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13028.296706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13028.296706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1008353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1008353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12810923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12810923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157993691993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157993691993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12332.732934                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12332.732934                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99260347                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12810890                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.748123                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213351140                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213351140                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238678719                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238678719                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238678719                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238678719                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15659270                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15659270                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15659270                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15659270                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 474594633125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 474594633125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 474594633125                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 474594633125                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254337989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254337989                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254337989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254337989                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061569                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30307.583503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30307.583503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30307.583503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30307.583503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4084620                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       171023                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            83633                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1970                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.839812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.813706                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11577163                       # number of writebacks
system.cpu0.dcache.writebacks::total         11577163                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4252221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4252221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4252221                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4252221                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11407049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11407049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11407049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11407049                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 215565423613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 215565423613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 215565423613                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 215565423613                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044850                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18897.562692                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18897.562692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18897.562692                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18897.562692                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11577163                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172588358                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172588358                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11933050                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11933050                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 311404732000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 311404732000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184521408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184521408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26095.988201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26095.988201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2462330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2462330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9470720                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9470720                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 164141364000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 164141364000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051326                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051326                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17331.455687                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17331.455687                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66090361                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66090361                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3726220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3726220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163189901125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163189901125                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69816581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69816581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053372                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053372                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43795.025824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43795.025824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1789891                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1789891                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1936329                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1936329                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51424059613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51424059613                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26557.501134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26557.501134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1182                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1182                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          913                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          913                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9351000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9351000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435800                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435800                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10242.059146                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10242.059146                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37775.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37775.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2232000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2232000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137206                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137206                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8145.985401                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8145.985401                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1966000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1966000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134201                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134201                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7335.820896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7335.820896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318211                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318211                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17322216500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17322216500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90608.266162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90608.266162                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191176                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191176                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17131039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17131039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375305                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375305                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89608.734883                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89608.734883                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.878638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250598360                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11597945                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.607135                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.878638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996207                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996207                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521300915                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521300915                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12773031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10867148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               55577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               46274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               56005                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23812338                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12773031                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10867148                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9242                       # number of overall hits
system.l2.overall_hits::.cpu1.data              55577                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3406                       # number of overall hits
system.l2.overall_hits::.cpu2.data              46274                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1655                       # number of overall hits
system.l2.overall_hits::.cpu3.data              56005                       # number of overall hits
system.l2.overall_hits::total                23812338                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37889                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            708876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            489243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            485715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            440338                       # number of demand (read+write) misses
system.l2.demand_misses::total                2170766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37889                       # number of overall misses
system.l2.overall_misses::.cpu0.data           708876                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5513                       # number of overall misses
system.l2.overall_misses::.cpu1.data           489243                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1964                       # number of overall misses
system.l2.overall_misses::.cpu2.data           485715                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1228                       # number of overall misses
system.l2.overall_misses::.cpu3.data           440338                       # number of overall misses
system.l2.overall_misses::total               2170766                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3341252986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79448915135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    544426481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58158948572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    186363995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57704579118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    109951498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53035696656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     252530134441                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3341252986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79448915135                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    544426481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58158948572                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    186363995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57704579118                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    109951498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53035696656                       # number of overall miss cycles
system.l2.overall_miss_latency::total    252530134441                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12810920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11576024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25983104                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12810920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11576024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25983104                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.373636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.365736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.425945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.887165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083545                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.373636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.365736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.425945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.887165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083545                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88185.304072                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112077.309903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98753.216216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118875.382115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94890.017821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118803.370532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89537.050489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120443.151979                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116332.269089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88185.304072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112077.309903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98753.216216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118875.382115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94890.017821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118803.370532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89537.050489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120443.151979                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116332.269089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             182423                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6032                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.242540                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    759595                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1583135                       # number of writebacks
system.l2.writebacks::total                   1583135                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25063                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1942                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30918                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25063                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1942                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30918                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       683813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       484269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       439036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2139848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       683813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       484269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       439036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       994144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3133992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2955365988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70853428716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    465728982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53123304591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    140823495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52742806638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     82891498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48540514670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 228904864578                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2955365988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70853428716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    465728982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53123304591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    140823495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52742806638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     82891498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48540514670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  89030727636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 317935592214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.348763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.290875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.910299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.330212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.884542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.348763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.290875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.910299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.330212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.884542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78248.457412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103615.211638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90503.105713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109015.381850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90155.886684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108912.209202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87070.901261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110561.581898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106972.488036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78248.457412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103615.211638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90503.105713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109015.381850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90155.886684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108912.209202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87070.901261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110561.581898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89555.162669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101447.480470                       # average overall mshr miss latency
system.l2.replacements                        5368331                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22487933                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22487933                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22487933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22487933                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       994144                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         994144                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  89030727636                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  89030727636                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89555.162669                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89555.162669                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  136                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1599500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.092593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.042553                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.209302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.423729                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19041.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1692000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       184500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2020500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.092593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.042553                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.209302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.423729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20205                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.283784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.354839                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.290123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1452.380952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1297.872340                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       425500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       181000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       224000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       950500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.283784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.354839                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.290123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20261.904762                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20363.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20223.404255                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1699337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1781026                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         413631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         352772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         314350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1429372                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46881635834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40652186864                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41074777898                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36892132412                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  165500733008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2112968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3210398                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.195758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.933017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.935670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.906543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113341.688205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116609.211959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116434.348242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117360.052209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115785.626840                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1000                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          824                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          841                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15475                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       400821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       347619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       351948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       313509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1413897                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  41902377880                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37082659873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37480914910                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33684852922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 150150805585                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.189696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.930341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.933485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.904117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.440412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104541.373531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106676.159453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106495.604209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107444.612187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106196.424199                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12773031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12787334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            46594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3341252986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    544426481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    186363995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    109951498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4181994960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12810920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12833928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.373636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.365736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.425945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88185.304072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98753.216216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94890.017821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89537.050489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89753.937417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2955365988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    465728982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    140823495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     82891498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3644809963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.348763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.290875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.330212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78248.457412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90503.105713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90155.886684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87070.901261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80230.908957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9167811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        30549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        22020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        23598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9243978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       295245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       132943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       125988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          694800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  32567279301                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17506761708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16629801220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16143564244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82847406473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9463056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9938778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.821531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.857902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.842245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110305.946929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124493.412988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125089.709274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 128135.729149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119239.214843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12253                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          942                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          622                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       282992                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       132321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       125527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       680522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28951050836                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16040644718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15261891728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14855661748                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75109249030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.816028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.853888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.839163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102303.424959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114836.877465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115339.906198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118346.345790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110370.052739                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          244                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               255                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          410                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             480                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4801497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       147999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       640494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5589990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          654                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           735                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.626911                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.871795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.653061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11710.968293                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4352.911765                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 30499.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11645.812500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           58                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          352                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7008991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       633494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       309996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       330997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8283478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.538226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794872                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.563265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19911.906250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20435.290323                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20666.400000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20687.312500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20008.400966                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999792                       # Cycle average of tags in use
system.l2.tags.total_refs                    52792705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5368652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.833512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.958347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.183113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.173394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.017910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.022561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.932289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.680185                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.421224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.112084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420221668                       # Number of tag accesses
system.l2.tags.data_accesses                420221668                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2417152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      43779392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        329344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31188480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         99968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30994048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28099392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     61912000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          198880704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2417152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       329344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        99968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2907392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101320576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101320576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         684053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         484282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         439053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       967375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3107511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1583134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1583134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4929602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         89284820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           671673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63606590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           203877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63210060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           124258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         57306624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    126264928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             405602434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4929602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       671673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       203877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       124258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5929410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206635794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206635794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206635794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4929602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        89284820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          671673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63606590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          203877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63210060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          124258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        57306624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    126264928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612238228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    669217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    481969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    477960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    432912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    965796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002784972750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97004                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97004                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5924781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1484400                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3107511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1583134                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3107511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1583134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  34230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7659                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            160117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            402740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            209427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            198722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            211368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            216425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           233939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           165410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           175296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           152875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           148367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75621                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 140308359048                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15366405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            197932377798                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45654.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64404.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1815394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3107511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1583134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  675550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  693505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  488991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  285757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  148933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  118916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  104827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   91950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  66914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  77762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  23100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1867259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.333783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.996266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.248180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1200910     64.31%     64.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       390606     20.92%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88469      4.74%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43649      2.34%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28635      1.53%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20662      1.11%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14722      0.79%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10743      0.58%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68863      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1867259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.681992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.546812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.631544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        96999     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97004                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.828261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87613     90.32%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1012      1.04%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5147      5.31%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1950      2.01%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              726      0.75%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              304      0.31%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      0.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97004                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              196689984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2190720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100828992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               198880704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101320576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       401.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    405.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  490334052500                       # Total gap between requests
system.mem_ctrls.avgGap                     104534.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2417088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     42829888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       329344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30846016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        99968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30589440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27706368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     61810944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100828992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4929471.563296812586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87348377.450546860695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 671672.641849376378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62908160.030995354056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 203877.315695438389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62384892.323810324073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 124258.133509639782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 56505080.981013841927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 126058832.259533688426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205633244.970758944750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       684053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       484282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       439053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       967375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1583134                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1390889804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42383830221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    248572977                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32765769076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74896298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32530924375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42837019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30240664524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  58253993504                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11762425657161                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36827.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61959.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48304.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67236.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47948.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67173.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44996.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68877.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60218.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7429835.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7179398520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3815933220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10366580280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4374897660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38706339360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      80370082650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120608224800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       265421456490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.307359                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 312513493853                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16373240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 161447365647                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6152873580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3270314685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11576646060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3848967000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38706339360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     135299237880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74352094080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       273206472645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.184322                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 191683902005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16373240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 282276957495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3721218495.689655                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21243702711.457401                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 198344082000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58672754000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431661345500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3624677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3624677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3624677                       # number of overall hits
system.cpu1.icache.overall_hits::total        3624677                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16695                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16695                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16695                       # number of overall misses
system.cpu1.icache.overall_misses::total        16695                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    753284000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    753284000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    753284000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    753284000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3641372                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3641372                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3641372                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3641372                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004585                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004585                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004585                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004585                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45120.335430                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45120.335430                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45120.335430                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45120.335430                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14723                       # number of writebacks
system.cpu1.icache.writebacks::total            14723                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1940                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1940                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1940                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1940                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14755                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14755                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14755                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    672850000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    672850000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    672850000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    672850000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004052                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004052                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004052                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004052                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45601.491020                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45601.491020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45601.491020                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45601.491020                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14723                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3624677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3624677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    753284000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    753284000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3641372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3641372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004585                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45120.335430                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45120.335430                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1940                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1940                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14755                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    672850000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    672850000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45601.491020                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45601.491020                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977363                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3569673                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14723                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           242.455546                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342020000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977363                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7297499                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7297499                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5494896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5494896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5494896                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5494896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1435312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1435312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1435312                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1435312                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186043184396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186043184396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186043184396                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186043184396                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6930208                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6930208                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6930208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6930208                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207110                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207110                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129618.636503                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129618.636503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129618.636503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129618.636503                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1531845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110909                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20172                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1370                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.939173                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.955474                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544169                       # number of writebacks
system.cpu1.dcache.writebacks::total           544169                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1086654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1086654                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1086654                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1086654                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348658                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40302113177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40302113177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40302113177                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40302113177                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050310                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050310                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050310                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050310                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115592.107960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115592.107960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115592.107960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115592.107960                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544169                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4810453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4810453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       860075                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       860075                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  89050560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  89050560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5670528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5670528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103538.133302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103538.133302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       688412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       688412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171663                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171663                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18228137000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18228137000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106185.590372                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106185.590372                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       684443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       575237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       575237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96992624396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96992624396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 168613.327022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 168613.327022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       398242                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       398242                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176995                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176995                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22073976177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22073976177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124715.252843                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124715.252843                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5547500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5547500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.438757                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.438757                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23114.583333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23114.583333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.137112                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.137112                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7286.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7286.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1088000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1088000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458564                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458564                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6554.216867                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6554.216867                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       941000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       941000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.453039                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.453039                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5737.804878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5737.804878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       282000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       282000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       265000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       265000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292156                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292156                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216998                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216998                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19899156500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19899156500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91702.027208                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91702.027208                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216998                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216998                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19682158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19682158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426193                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426193                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90702.027208                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90702.027208                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.270319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6351984                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565489                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.232728                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342031500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.270319                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914697                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914697                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15446060                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15446060                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 490334099500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22775044                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4967584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22599014                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3785196                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1771083                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1053                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3281018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3281018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12833931                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9941115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          735                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          735                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38432732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34752521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1655009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78026317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639795776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1481803328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1886592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69694208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68084800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       366976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63543296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3325860288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7213795                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105994176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33199812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30558727     92.04%     92.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2455337      7.40%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39921      0.12%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 109272      0.33%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36552      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33199812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52007914595                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826124769                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8269489                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764462012                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4471126                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17398077471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19253479148                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         849163477                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22345474                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               532994753000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427222                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747444                       # Number of bytes of host memory used
host_op_rate                                   428569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1682.13                       # Real time elapsed on the host
host_tick_rate                               25361031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718644623                       # Number of instructions simulated
sim_ops                                     720911239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042661                       # Number of seconds simulated
sim_ticks                                 42660653500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.748439                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7522502                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7856527                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1326391                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13642850                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33781                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54477                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20696                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14631415                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1116197                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5969372                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1426625                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23465995                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27410359                       # Number of instructions committed
system.cpu0.commit.committedOps              27475535                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67616582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.406343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383195                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57476564     85.00%     85.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5552411      8.21%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1422545      2.10%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       754762      1.12%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       327477      0.48%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       165383      0.24%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       171780      0.25%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319035      0.47%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1426625      2.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67616582                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70116                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27038131                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6777120                       # Number of loads committed
system.cpu0.commit.membars                      98112                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98796      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19526877     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6770      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6780824     24.68%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1057124      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27475535                       # Class of committed instruction
system.cpu0.commit.refs                       7838831                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27410359                       # Number of Instructions Simulated
system.cpu0.committedOps                     27475535                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.004544                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.004544                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33680414                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               212059                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6525562                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56360273                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7624775                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28156063                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1119010                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               646868                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1023143                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14631415                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3739281                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63429731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81832                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1192                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64158604                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2658408                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177661                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6843081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7556283                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.779043                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71603405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.901233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32923823     45.98%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20552045     28.70%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11917040     16.64%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5483117      7.66%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  242345      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291462      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  131425      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16584      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   45564      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71603405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10752237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1246346                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9418080                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540596                       # Inst execution rate
system.cpu0.iew.exec_refs                    12880728                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1149329                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11936269                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12605421                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70141                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           574516                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1252034                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50898976                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11731399                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1318784                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44521142                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61528                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3454732                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1119010                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3583443                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       100765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17518                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5828301                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       190323                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           188                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       450968                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        795378                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31305099                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42427398                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.815809                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25538981                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515173                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42718618                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57080312                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32140221                       # number of integer regfile writes
system.cpu0.ipc                              0.332829                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.332829                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101447      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32298551     70.46%     70.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7069      0.02%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1947      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1378      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12272318     26.77%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1155268      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            629      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45839926                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3364                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6694                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3346                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     315780                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006889                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 177102     56.08%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     56.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.02%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                121153     38.37%     94.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17429      5.52%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46050895                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163665505                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42424127                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74319254                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50692210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45839926                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             206766                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23423443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73162                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         66461                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10076914                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71603405                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.640192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.145222                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47170929     65.88%     65.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13041474     18.21%     84.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5846332      8.16%     92.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2829565      3.95%     96.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1726967      2.41%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             472486      0.66%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             297330      0.42%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             183761      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34561      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71603405                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556609                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           143379                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10150                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12605421                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1252034                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6194                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82355642                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2965676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20467606                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20421433                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                300560                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8964675                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8446001                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               248390                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70079128                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54058433                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40559586                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27549349                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                415604                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1119010                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9506959                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20138157                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2836                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70076292                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3995806                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             63950                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2418070                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         63950                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117100534                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105877194                       # The number of ROB writes
system.cpu0.timesIdled                         112045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2651                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.931636                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7624212                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7706546                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1328342                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13644355                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12762                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17189                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4427                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14552018                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1911                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4031                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123961                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5690838                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1295577                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128581                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24037816                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25965860                       # Number of instructions committed
system.cpu1.commit.committedOps              26027107                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64156003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.405685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.368264                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54288857     84.62%     84.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5518993      8.60%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1394950      2.17%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       705082      1.10%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       317205      0.49%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155907      0.24%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166027      0.26%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313405      0.49%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1295577      2.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64156003                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20457                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25605574                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6486475                       # Number of loads committed
system.cpu1.commit.membars                      92005                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92005      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18692514     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            217      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6490506     24.94%     97.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        751511      2.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26027107                       # Class of committed instruction
system.cpu1.commit.refs                       7242017                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25965860                       # Number of Instructions Simulated
system.cpu1.committedOps                     26027107                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.703833                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.703833                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32279618                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               205586                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6580058                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55549778                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5655734                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28132434                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1125574                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               635749                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1009088                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14552018                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3578252                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62282781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57658                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63496771                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2659910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.207272                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4589628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7636974                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.904418                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68202448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.937052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.048809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29760301     43.64%     43.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20502825     30.06%     73.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11814156     17.32%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5451073      7.99%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  208109      0.31%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  281377      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  139941      0.21%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11377      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33289      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68202448                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2004898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1259478                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9233789                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.617998                       # Inst execution rate
system.cpu1.iew.exec_refs                    12319769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    850841                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11860497                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12385824                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             63627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           572382                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1018412                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50026804                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11468928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1315104                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43387991                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61904                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3113611                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1125574                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3239186                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9547                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5899349                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       262870                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       456921                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        802557                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30551860                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41307337                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817760                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24984082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.588362                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41628816                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55560131                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31509274                       # number of integer regfile writes
system.cpu1.ipc                              0.369845                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.369845                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93547      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31752948     71.03%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 259      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11999893     26.84%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             856094      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44703095                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     263343                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005891                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 166902     63.38%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 95413     36.23%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1028      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44872891                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157949123                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41307337                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74026571                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49835921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44703095                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             190883                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23999697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77142                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62302                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10497130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68202448                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.655447                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.143939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44257210     64.89%     64.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12695689     18.61%     83.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5881294      8.62%     92.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2795149      4.10%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1693856      2.48%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             421605      0.62%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             260110      0.38%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165018      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32517      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68202448                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.636730                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           125555                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8946                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12385824                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1018412                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1542                       # number of misc regfile reads
system.cpu1.numCycles                        70207346                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15021291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20088224                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19534987                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                295218                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6993706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8310342                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               251701                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69081367                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53220511                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40067844                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27510881                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 57712                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1125574                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9000355                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20532857                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69081367                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3483708                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             58232                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2275494                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         58222                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112915404                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104183364                       # The number of ROB writes
system.cpu1.timesIdled                          22911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.789956                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7627788                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7880764                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1315594                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13599380                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12386                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17387                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5001                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14509322                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2070                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3997                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1125205                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5704304                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1244244                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115918                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24441099                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            26014583                       # Number of instructions committed
system.cpu2.commit.committedOps              26069438                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63708345                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.409200                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.359336                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53599405     84.13%     84.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5735116      9.00%     93.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1425946      2.24%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       721784      1.13%     96.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       333105      0.52%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       169706      0.27%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       171097      0.27%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307942      0.48%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1244244      1.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63708345                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20505                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25655534                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6500607                       # Number of loads committed
system.cpu2.commit.membars                      82496                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82496      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18749352     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            211      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6504604     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732421      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26069438                       # Class of committed instruction
system.cpu2.commit.refs                       7237025                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   26014583                       # Number of Instructions Simulated
system.cpu2.committedOps                     26069438                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.682019                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.682019                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31482255                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               191584                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6640148                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              56019486                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5710975                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28470563                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1126839                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               599142                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1012913                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14509322                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3683681                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61807808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58539                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63981610                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2634456                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.207955                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4678412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7640174                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.917015                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67803545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.947853                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.039525                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28975581     42.73%     42.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20742076     30.59%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11968287     17.65%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5495706      8.11%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  211329      0.31%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  283664      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   83404      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10007      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33491      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67803545                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1968066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1264871                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9278080                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.626095                       # Inst execution rate
system.cpu2.iew.exec_refs                    12380175                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    839860                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11508839                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12458869                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             56094                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           555850                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1040457                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50475000                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11540315                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1342185                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43683689                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62925                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2949361                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1126839                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3072120                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9418                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5958262                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       304039                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468325                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        796546                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30504652                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41584519                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818175                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24958131                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.596009                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41927954                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55923870                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31781331                       # number of integer regfile writes
system.cpu2.ipc                              0.372853                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.372853                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84073      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32028509     71.13%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 279      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12072345     26.81%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             840314      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45025874                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     249529                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005542                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 160103     64.16%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 88660     35.53%     99.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  766      0.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45191330                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         158184035                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41584519                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74880630                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50306975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45025874                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             168025                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24405562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            79213                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         52107                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10745552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67803545                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.664064                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.142832                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43657396     64.39%     64.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12708423     18.74%     83.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6020564      8.88%     92.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2869129      4.23%     96.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1714055      2.53%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             406647      0.60%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245140      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             148887      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33304      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67803545                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.645332                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           110182                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10445                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12458869                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1040457                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1577                       # number of misc regfile reads
system.cpu2.numCycles                        69771611                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15455877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19525897                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19589330                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                289458                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7032483                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8404862                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               245989                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69733081                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53685127                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40462190                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27870327                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 54219                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1126839                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9076290                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20872860                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69733081                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3171709                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             51010                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2249722                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         51015                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112964004                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105123625                       # The number of ROB writes
system.cpu2.timesIdled                          22816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.969454                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7482582                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7716432                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1308646                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13377081                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12679                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17749                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5070                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14285979                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1929                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4015                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1112694                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5660213                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1253313                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          99288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24308287                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25835455                       # Number of instructions committed
system.cpu3.commit.committedOps              25882011                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62530064                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.413913                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.369554                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52557341     84.05%     84.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5621680      8.99%     93.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1410139      2.26%     95.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       727207      1.16%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       327113      0.52%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       169209      0.27%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       171003      0.27%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293059      0.47%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1253313      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62530064                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20432                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25481881                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6424161                       # Number of loads committed
system.cpu3.commit.membars                      69998                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69998      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18656446     72.08%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            203      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6428176     24.84%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726834      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25882011                       # Class of committed instruction
system.cpu3.commit.refs                       7155010                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25835455                       # Number of Instructions Simulated
system.cpu3.committedOps                     25882011                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.654279                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.654279                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30554559                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197068                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6553237                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55660886                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5692264                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28233066                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1114299                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               621133                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1004731                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14285979                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3625522                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60658727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56307                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63415821                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2620502                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.208328                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4629865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7495261                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.924772                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66598919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.955227                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.035335                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28145164     42.26%     42.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20500538     30.78%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11859325     17.81%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5506357      8.27%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  214290      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  284790      0.43%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   50849      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8232      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29374      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66598919                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1975597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1249900                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9203658                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.632852                       # Inst execution rate
system.cpu3.iew.exec_refs                    12230274                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816299                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11701679                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12355487                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45749                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           547119                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001294                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50156054                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11413975                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1338211                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43397549                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63244                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2636796                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1114299                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2759655                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9297                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5931326                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       270445                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            55                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       463786                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        786114                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30380386                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41337550                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817397                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24832847                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.602812                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41672764                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55533164                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31632272                       # number of integer regfile writes
system.cpu3.ipc                              0.376750                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.376750                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71555      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31899548     71.31%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 246      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11949289     26.71%     98.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814768      1.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44735760                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     251257                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005616                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 163701     65.15%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 86627     34.48%     99.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  929      0.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44915462                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156397486                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41337550                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74430149                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  50018534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44735760                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             137520                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24274043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            75790                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         38232                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10653958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66598919                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.671719                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.150410                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42702223     64.12%     64.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12502441     18.77%     82.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5988247      8.99%     91.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2864656      4.30%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1697708      2.55%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             408853      0.61%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             249851      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             150866      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34074      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66598919                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.652367                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            99667                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10870                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12355487                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001294                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1557                       # number of misc regfile reads
system.cpu3.numCycles                        68574516                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16653785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19389927                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19459931                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                288628                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6999948                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8244482                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               249738                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69259429                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53365618                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40306961                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27642018                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 76797                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1114299                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8929695                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20847030                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69259429                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2523032                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40260                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2190942                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40281                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   111456597                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104456596                       # The number of ROB writes
system.cpu3.timesIdled                          22408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           528870                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               187256                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              965885                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14915                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                188979                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2448013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4628182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       737175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       247662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2538731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1926149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5544916                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2173811                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2303326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       375804                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1805674                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13239                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20889                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109034                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2303327                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           215                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7039974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7039974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    178406144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178406144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30713                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2446704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2446704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2446704                       # Request fanout histogram
system.membus.respLayer1.occupancy        12656649954                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6636598127                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1526                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          764                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10177001.963351                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14535825.921287                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          764    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    137326500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            764                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34885424000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7775229500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3658709                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3658709                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3658709                       # number of overall hits
system.cpu2.icache.overall_hits::total        3658709                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24972                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24972                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24972                       # number of overall misses
system.cpu2.icache.overall_misses::total        24972                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1610335499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1610335499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1610335499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1610335499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3683681                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3683681                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3683681                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3683681                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006779                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006779                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006779                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006779                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64485.643881                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64485.643881                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64485.643881                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64485.643881                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4166                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          411                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.295082                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          411                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23289                       # number of writebacks
system.cpu2.icache.writebacks::total            23289                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1683                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1683                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1683                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1683                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23289                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23289                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23289                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23289                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1479123500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1479123500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1479123500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1479123500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006322                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006322                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006322                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006322                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63511.679334                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63511.679334                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63511.679334                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63511.679334                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23289                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3658709                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3658709                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1610335499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1610335499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3683681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3683681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006779                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006779                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64485.643881                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64485.643881                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1683                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1683                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23289                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23289                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1479123500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1479123500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006322                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006322                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63511.679334                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63511.679334                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3769559                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23321                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           161.637966                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7390651                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7390651                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8664275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8664275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8664275                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8664275                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3100044                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3100044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3100044                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3100044                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232824289077                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232824289077                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232824289077                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232824289077                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11764319                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11764319                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11764319                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11764319                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.263512                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.263512                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.263512                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.263512                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 75103.543394                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75103.543394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 75103.543394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75103.543394                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4568586                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       354107                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            84678                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5263                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.952455                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.282348                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618592                       # number of writebacks
system.cpu2.dcache.writebacks::total           618592                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2468634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2468634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2468634                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2468634                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631410                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631410                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53946766394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53946766394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53946766394                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53946766394                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053672                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053672                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053672                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053672                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85438.568274                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85438.568274                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85438.568274                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85438.568274                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618592                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8108597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8108597                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2951149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2951149                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222263081500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222263081500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11059746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11059746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.266837                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.266837                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75314.083260                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75314.083260                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2348827                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2348827                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602322                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602322                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51407746500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51407746500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054461                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054461                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85349.275803                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85349.275803                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       555678                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        555678                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       148895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10561207577                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10561207577                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.211327                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.211327                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 70930.572397                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 70930.572397                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       119807                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       119807                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2539019894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2539019894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041285                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041285                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 87287.537610                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87287.537610                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1630                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1630                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37369000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37369000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056271                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056271                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22925.766871                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22925.766871                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          485                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          485                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1145                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1145                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14227500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.039528                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.039528                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12425.764192                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12425.764192                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21973                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21973                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5578                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5578                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     40456000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40456000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27551                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27551                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.202461                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.202461                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7252.778774                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7252.778774                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5406                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5406                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     35202000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     35202000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.196218                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.196218                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6511.653718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6511.653718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2062000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2062000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1910000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1910000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1052                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1052                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2945                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     59298500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     59298500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.736803                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.736803                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20135.314092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20135.314092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2945                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2945                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     56353500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     56353500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.736803                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.736803                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19135.314092                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19135.314092                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.894841                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9359351                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632360                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.800669                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.894841                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965464                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965464                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24281999                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24281999                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1524                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          763                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10974805.373526                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18364397.325649                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    245903000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            763                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34286877000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8373776500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3600774                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3600774                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3600774                       # number of overall hits
system.cpu3.icache.overall_hits::total        3600774                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24747                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24747                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24747                       # number of overall misses
system.cpu3.icache.overall_misses::total        24747                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1596361000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1596361000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1596361000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1596361000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3625521                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3625521                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3625521                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3625521                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006826                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006826                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006826                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006826                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64507.253404                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64507.253404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64507.253404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64507.253404                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3207                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.509434                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23107                       # number of writebacks
system.cpu3.icache.writebacks::total            23107                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1640                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1640                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23107                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23107                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1472327000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1472327000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1472327000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1472327000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006373                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006373                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006373                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006373                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63717.791146                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63717.791146                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63717.791146                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63717.791146                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23107                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3600774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3600774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24747                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24747                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1596361000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1596361000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3625521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3625521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006826                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006826                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64507.253404                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64507.253404                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1640                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23107                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23107                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1472327000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1472327000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63717.791146                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63717.791146                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3682059                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23139                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.127836                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7274149                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7274149                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8580340                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8580340                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8580340                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8580340                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3080813                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3080813                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3080813                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3080813                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 232408009908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 232408009908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 232408009908                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 232408009908                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11661153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11661153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11661153                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11661153                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.264195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.264195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.264195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264195                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75437.233583                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75437.233583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75437.233583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75437.233583                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4224082                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       407152                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79050                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5669                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.435572                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.820780                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       607391                       # number of writebacks
system.cpu3.dcache.writebacks::total           607391                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2460860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2460860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2460860                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2460860                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       619953                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       619953                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       619953                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       619953                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52796919402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52796919402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52796919402                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52796919402                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053164                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053164                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053164                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053164                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85162.777504                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85162.777504                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85162.777504                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85162.777504                       # average overall mshr miss latency
system.cpu3.dcache.replacements                607389                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8023306                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8023306                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2934731                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2934731                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221943208000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221943208000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10958037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10958037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.267815                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.267815                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75626.423001                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75626.423001                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2344285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2344285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       590446                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       590446                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50281176000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50281176000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053882                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85157.958560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85157.958560                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       557034                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        557034                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       146082                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       146082                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10464801908                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10464801908                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.207764                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.207764                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 71636.491204                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71636.491204                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116575                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116575                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29507                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29507                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2515743402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2515743402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85259.206358                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85259.206358                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23149                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23149                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1665                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1665                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42692500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42692500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.067099                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067099                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25641.141141                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25641.141141                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          495                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          495                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.047151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.047151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12452.991453                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12452.991453                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18038                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18038                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34149500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34149500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.227924                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.227924                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6413.051643                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6413.051643                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29158500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29158500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.220734                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.220734                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5654.159395                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5654.159395                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2253500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2253500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2087500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2087500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1097                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1097                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2918                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2918                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     61232000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     61232000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4015                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4015                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.726775                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.726775                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20984.235778                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20984.235778                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2915                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2915                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     58310000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     58310000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.726027                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.726027                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20003.430532                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20003.430532                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.663584                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9254977                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           620926                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.905121                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.663584                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.958237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958237                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         24047591                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        24047591                       # Number of data accesses
system.cpu0.numPwrStateTransitions                572                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5185248.251748                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11267066.255455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          286    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105272500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41177672500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1482981000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3622256                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3622256                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3622256                       # number of overall hits
system.cpu0.icache.overall_hits::total        3622256                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117021                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117021                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117021                       # number of overall misses
system.cpu0.icache.overall_misses::total       117021                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8265868981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8265868981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8265868981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8265868981                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3739277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3739277                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3739277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3739277                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031295                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031295                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031295                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031295                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70635.774613                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70635.774613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70635.774613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70635.774613                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30059                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          345                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              467                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.366167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          345                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109291                       # number of writebacks
system.cpu0.icache.writebacks::total           109291                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7729                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7729                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7729                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7729                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109292                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109292                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109292                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109292                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7707877981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7707877981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7707877981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7707877981                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029228                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029228                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029228                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029228                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70525.546069                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70525.546069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70525.546069                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70525.546069                       # average overall mshr miss latency
system.cpu0.icache.replacements                109291                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3622256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3622256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117021                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117021                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8265868981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8265868981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3739277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3739277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70635.774613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70635.774613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7729                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7729                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109292                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109292                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7707877981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7707877981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70525.546069                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70525.546069                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3732955                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109323                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.146108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7587845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7587845                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8802497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8802497                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8802497                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8802497                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3379294                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3379294                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3379294                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3379294                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 249440412082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 249440412082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 249440412082                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 249440412082                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12181791                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12181791                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12181791                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12181791                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.277405                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.277405                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.277405                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.277405                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73814.356514                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73814.356514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73814.356514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73814.356514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5480178                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       338069                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           107427                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4653                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.013041                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.656136                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       696929                       # number of writebacks
system.cpu0.dcache.writebacks::total           696929                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2669531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2669531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2669531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2669531                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       709763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       709763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       709763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       709763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59474549819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59474549819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59474549819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59474549819                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058264                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058264                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058264                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058264                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83794.942564                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83794.942564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83794.942564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83794.942564                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696929                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8092074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8092074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3066863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3066863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 229948930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 229948930000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11158937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11158937                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.274835                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.274835                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74978.546482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74978.546482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2417095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2417095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649768                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649768                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  55011366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  55011366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84663.088979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84663.088979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       710423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       312431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       312431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19491482082                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19491482082                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1022854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1022854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.305450                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305450                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62386.517605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62386.517605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       252436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       252436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59995                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59995                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4463183819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4463183819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058655                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74392.596366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74392.596366                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2625                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2625                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65295500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65295500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.073717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24874.476190                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24874.476190                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1925                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1925                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          700                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          700                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6889500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6889500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019658                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019658                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9842.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9842.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27371                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7028                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7028                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58329500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58329500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34399                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34399                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.204308                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.204308                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8299.587365                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8299.587365                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6865                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6865                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     51504500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51504500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.199570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.199570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7502.476329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7502.476329                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       573000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       573000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       533000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       533000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2028                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2028                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2250                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2250                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     55602499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     55602499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.525947                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.525947                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24712.221778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24712.221778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     53352499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     53352499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.525947                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.525947                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23712.221778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23712.221778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.751125                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9585870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           708369                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.532312                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.751125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992223                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992223                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25220491                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25220491                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              133054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              114247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8556                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              114302                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              114619                       # number of demand (read+write) hits
system.l2.demand_hits::total                   523501                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21805                       # number of overall hits
system.l2.overall_hits::.cpu0.data             133054                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8477                       # number of overall hits
system.l2.overall_hits::.cpu1.data             114247                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8556                       # number of overall hits
system.l2.overall_hits::.cpu2.data             114302                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8441                       # number of overall hits
system.l2.overall_hits::.cpu3.data             114619                       # number of overall hits
system.l2.overall_hits::total                  523501                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            561056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            511124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            505385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            493772                       # number of demand (read+write) misses
system.l2.demand_misses::total                2203053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87486                       # number of overall misses
system.l2.overall_misses::.cpu0.data           561056                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14831                       # number of overall misses
system.l2.overall_misses::.cpu1.data           511124                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14733                       # number of overall misses
system.l2.overall_misses::.cpu2.data           505385                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14666                       # number of overall misses
system.l2.overall_misses::.cpu3.data           493772                       # number of overall misses
system.l2.overall_misses::total               2203053                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7287022939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56486100094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1346129451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52201834070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1331890460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51343785073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1326381964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50215078632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221538222683                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7287022939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56486100094                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1346129451                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52201834070                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1331890460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51343785073                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1326381964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50215078632                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221538222683                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          694110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          625371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          608391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2726554                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         694110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         625371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         608391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2726554                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.800487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.808310                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.636305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.817313                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.632616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.815549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.634699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.811603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.807999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.800487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.808310                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.636305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.817313                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.632616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.815549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.634699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.811603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.807999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83293.589134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100678.185589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90764.577641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102131.447692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90401.850268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101593.409130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90439.244784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101696.893773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100559.642770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83293.589134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100678.185589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90764.577641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102131.447692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90401.850268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101593.409130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90439.244784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101696.893773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100559.642770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             135556                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5278                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.683213                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    206915                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              375803                       # number of writebacks
system.l2.writebacks::total                    375803                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5956                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               52338                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5956                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              52338                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       550955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       502989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       497236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       486121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2150715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       550955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       502989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       497236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       486121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       306596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2457311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6347618445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50375634137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    763605456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46644266140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    759461466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45846532128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    776887972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44853388681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196367394425                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6347618445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50375634137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    763605456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46644266140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    759461466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45846532128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    776887972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44853388681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  23526151879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 219893546304                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.791538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.793757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.380771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.804305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.383185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.802399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.394123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.799027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.788803                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.791538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.793757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.380771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.804305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.383185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.802399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.394123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.799027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901252                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73376.085969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91433.300609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86040.051380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92734.167427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85103.257060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92202.761119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85306.684089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92267.951150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91303.308167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73376.085969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91433.300609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86040.051380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92734.167427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85103.257060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92202.761119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85306.684089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92267.951150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76733.394692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89485.436033                       # average overall mshr miss latency
system.l2.replacements                        4293787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447657                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1829191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1829191                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1829191                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1829191                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       306596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         306596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  23526151879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  23526151879                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76733.394692                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76733.394692                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             338                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1152                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           736                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           273                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           296                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1599                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10189500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       805000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1073000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       900500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12968000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          877                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          611                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2751                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.839225                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.446809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.464455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.469841                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.581243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13844.429348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2948.717949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3649.659864                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3042.229730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8110.068793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          736                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          296                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1598                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14711996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5530499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5923496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5979500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32145491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.839225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.445172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.464455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.469841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.580880                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.125000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20332.716912                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20147.945578                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20201.013514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20116.076971                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           669                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           453                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           439                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           321                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1882                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          838                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          553                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          514                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2279                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14049000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10260500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9504000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5618998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39432498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1507                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          953                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          695                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.556072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.549702                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.539349                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.538129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.547705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16764.916468                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18554.249548                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18490.272374                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15024.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17302.544098                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          836                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          553                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          513                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2275                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16910999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11051500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     10288500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7573499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45824498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.554745                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.549702                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.538300                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.536691                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.546744                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20228.467703                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19984.629295                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20304.286863                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.636484                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11748                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24033                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          43633                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          22724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          22752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              112545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4206683428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2537946946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2449839943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2425452447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11619922764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        26968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.787869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.845355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.831944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96410.593542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108292.667093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107808.481913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 106603.922600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103246.903585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3353                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          202                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          209                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             4103                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3605972936                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2288695956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2206767446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2173996453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10275432791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.727325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.861540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.837580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.819548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.793993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89522.664747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98506.325041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98013.211015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96997.120109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94755.102184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7287022939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1346129451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1331890460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1326381964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11291424814                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.800487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.636305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.632616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.634699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.735864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83293.589134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90764.577641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90401.850268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90439.244784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85725.536867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          978                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5956                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5809                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5559                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6347618445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    763605456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    759461466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    776887972                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8647573339                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.791538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.380771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.383185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.394123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.633615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73376.085969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86040.051380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85103.257060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85306.684089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76247.847171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       121306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       110715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       110145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       110023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            452189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       517423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       487688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       482661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       471020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1958792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52279416666                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49663887124                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48893945130                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47789626185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198626875105                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       638729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       598403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       581043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2410981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.810082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.814197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.810646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.812446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101038.061056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101835.368358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101300.799381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101459.866216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101402.739599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7933                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7312                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        29933                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       510675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       479755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       474721                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       463708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1928859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46769661201                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44355570184                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43639764682                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42679392228                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 177444388295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.799517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.801726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.800803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.798061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91584.003918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92454.628267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91927.183929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92039.370095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91994.483938                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          275                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               306                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          175                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             284                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4025997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        78999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       417998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4522994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          450                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           590                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.388889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.772727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.822222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.745098                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.481356                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23005.697143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2135.108108                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10999.947368                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15926.035211                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           73                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          112                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          211                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2274992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       694996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       703996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       597498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4271482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.248889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.777778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.588235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.357627                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20312.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20441.058824                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20114.171429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19916.600000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20243.990521                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999792                       # Cycle average of tags in use
system.l2.tags.total_refs                     5217415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4294226                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.214984                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.998042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.065793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.188631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.269137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.514574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.265793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.397738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.248421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.233635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.818029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.101790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.099965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.097401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.059657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44381786                       # Number of tag accesses
system.l2.tags.data_accesses                 44381786                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5536512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35263680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        568000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32194112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        571136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31825408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        582848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31113088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     16699904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          154354688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5536512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       568000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       571136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       582848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7258496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24051456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24051456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         550995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         503033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         497272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         486142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       260936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2411792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       375804                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             375804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        129780290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        826608997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13314376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        754655856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13387887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        746013138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13662425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        729315785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    391459170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3618197926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    129780290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13314376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13387887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13662425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170144979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      563785456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            563785456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      563785456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       129780290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       826608997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13314376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       754655856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13387887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       746013138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13662425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       729315785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    391459170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4181983382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    543442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    499300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    493662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    482974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    255654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251000500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4188068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2411793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     375804                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2411793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7030                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            102517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            159060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            147298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           133699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           183894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           325858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           342073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26493                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77627314652                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11942235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122410695902                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32501.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51251.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1795616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2411793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               375804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  318647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  411339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  344836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  268766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  195864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  136720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   43924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       626939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.466618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.016793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.228822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       256588     40.93%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171594     27.37%     68.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47605      7.59%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27417      4.37%     80.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18242      2.91%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13202      2.11%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9692      1.55%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7761      1.24%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74838     11.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       626939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.771714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.167116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.787818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         15990     70.14%     70.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5139     22.54%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1255      5.51%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          238      1.04%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           83      0.36%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           39      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           21      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21322     93.53%     93.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              314      1.38%     94.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              641      2.81%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              247      1.08%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              106      0.46%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.21%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.07%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              152860608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1494144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23601280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               154354752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24051456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3583.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3618.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    563.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42660654000                       # Total gap between requests
system.mem_ctrls.avgGap                      15303.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5536576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34780288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       568000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31955200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       571136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31594368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       582848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30910336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     16361856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23601280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 129781790.614154562354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 815277900.044358253479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13314376.442920641974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 749055567.092988848686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13387886.802999865264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 740597375.049587607384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13662425.494724312797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 724563115.283735632896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383535052.973344624043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553232969.110517740250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       550995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       503033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       497272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       486142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       260936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2769785218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27534448325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    392715398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25766450402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    386634153                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25207676519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    396545628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24677411487                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  15279028772                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1069548564547                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32017.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49972.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44249.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51222.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43325.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50691.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43542.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50761.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58554.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2846027.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2747079300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1460103480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10152051840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954685800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3367612560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19235864100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183068640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38100465720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        893.105534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    315279760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1424540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40920833740                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1729279440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            919130025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6901459740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970293600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3367612560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18710789220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        625236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33223801545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        778.792607                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1469008757                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1424540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39767104743                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9554204.171934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12607849.694635                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          791    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71006500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            791                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35103278000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7557375500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3553157                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3553157                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3553157                       # number of overall hits
system.cpu1.icache.overall_hits::total        3553157                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25094                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25094                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25094                       # number of overall misses
system.cpu1.icache.overall_misses::total        25094                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1630457500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1630457500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1630457500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1630457500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3578251                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3578251                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3578251                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3578251                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007013                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64973.997768                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64973.997768                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64973.997768                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64973.997768                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4534                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          399                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    94.458333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          399                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23308                       # number of writebacks
system.cpu1.icache.writebacks::total            23308                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1786                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1786                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1786                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1786                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1492580500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1492580500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1492580500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1492580500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006514                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006514                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006514                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006514                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64037.261884                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64037.261884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64037.261884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64037.261884                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23308                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3553157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3553157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1630457500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1630457500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3578251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3578251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64973.997768                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64973.997768                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1786                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1786                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1492580500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1492580500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64037.261884                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64037.261884                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3646224                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.222108                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7179810                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7179810                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8569014                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8569014                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8569014                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8569014                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3128405                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3128405                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3128405                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3128405                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 236307666055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 236307666055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 236307666055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 236307666055                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11697419                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11697419                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11697419                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11697419                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.267444                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.267444                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.267444                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.267444                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75536.148950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75536.148950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75536.148950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75536.148950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4775439                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       304901                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88423                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4438                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.006752                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.702343                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       624173                       # number of writebacks
system.cpu1.dcache.writebacks::total           624173                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2491955                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2491955                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2491955                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2491955                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       636450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       636450                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       636450                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       636450                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54805134397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54805134397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54805134397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54805134397                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054409                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054409                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86110.667605                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86110.667605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86110.667605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86110.667605                       # average overall mshr miss latency
system.cpu1.dcache.replacements                624171                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8011826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8011826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2965085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2965085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224392725000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224392725000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10976911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10976911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75678.344803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75678.344803                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2357235                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2357235                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       607850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       607850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52190290000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52190290000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85860.475446                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85860.475446                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       557188                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        557188                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       163320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       163320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11914941055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11914941055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       720508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.226673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.226673                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72954.574180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72954.574180                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       134720                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       134720                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2614844397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2614844397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039694                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039694                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91428.125769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91428.125769                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30360                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1739                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1739                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43406500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43406500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.054176                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.054176                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24960.609546                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24960.609546                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          476                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          476                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1263                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1263                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.039347                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.039347                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13138.163104                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13138.163104                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     43398000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     43398000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30641                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30641                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.198003                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.198003                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7153.123455                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7153.123455                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5855                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5855                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     37696000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     37696000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.191084                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.191084                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6438.257899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6438.257899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2036000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2036000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1883000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1883000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1039                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1039                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2992                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2992                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     61881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     61881500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4031                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4031                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.742248                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.742248                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20682.319519                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20682.319519                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2992                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2992                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     58889500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     58889500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.742248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.742248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19682.319519                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19682.319519                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.979106                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9274467                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637950                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.537921                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.979106                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24166301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24166301                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42660653500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2632944                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2278413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3917984                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           485074                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14285                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37057                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144435                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453958                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          590                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2113531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1897841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1880881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1846440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8275678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13989248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89026560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2983424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     79970816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2980992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79249664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2957696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77809920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348968320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4860357                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27337856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7596231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.460618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.738013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4876505     64.20%     64.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2229634     29.35%     93.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 257625      3.39%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 175790      2.31%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  56677      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7596231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5500624789                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957446199                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37878707                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         940001024                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37488928                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1071799808                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164509029                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         965939989                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37990868                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
