Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,6739
design__instance__area,51423.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,65
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0016385995550081134
power__switching__total,0.0018685093382373452
power__leakage__total,5.1850570059741585e-08
power__total,0.0035071608144789934
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.070637
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.070637
timing__hold__ws__corner:nom_tt_025C_1v80,0.320593
timing__setup__ws__corner:nom_tt_025C_1v80,1.661846
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320593
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.661846
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,586
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.114184
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.114184
timing__hold__ws__corner:nom_ss_100C_1v60,0.848871
timing__setup__ws__corner:nom_ss_100C_1v60,-24.650003
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-214.734879
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-24.650003
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.848871
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,9
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-24.650003
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,9
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,7
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.053178
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.053178
timing__hold__ws__corner:nom_ff_n40C_1v95,0.120282
timing__setup__ws__corner:nom_ff_n40C_1v95,12.380143
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120282
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.380143
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,690
design__max_fanout_violation__count,23
design__max_cap_violation__count,4
clock__skew__worst_hold,0.123794
clock__skew__worst_setup,0.04978
timing__hold__ws,0.117888
timing__setup__ws,-25.216394
timing__hold__tns,0.0
timing__setup__tns,-219.882828
timing__hold__wns,0.0
timing__setup__wns,-25.216394
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117888
timing__hold_r2r_vio__count,0
timing__setup_vio__count,27
timing__setup_r2r__ws,-25.216394
timing__setup_r2r_vio__count,27
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,6739
design__instance__area__stdcell,51423.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.708652
design__instance__utilization__stdcell,0.708652
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,231694
design__violations,0
design__instance__count__setup_buffer,13
design__instance__count__hold_buffer,49
antenna__violating__nets,34
antenna__violating__pins,42
route__antenna_violation__count,34
route__net,5721
route__net__special,2
route__drc_errors__iter:1,12590
route__wirelength__iter:1,290690
route__drc_errors__iter:2,8210
route__wirelength__iter:2,286947
route__drc_errors__iter:3,7523
route__wirelength__iter:3,285610
route__drc_errors__iter:4,4021
route__wirelength__iter:4,285762
route__drc_errors__iter:5,2543
route__wirelength__iter:5,285865
route__drc_errors__iter:6,1330
route__wirelength__iter:6,285840
route__drc_errors__iter:7,1059
route__wirelength__iter:7,285832
route__drc_errors__iter:8,898
route__wirelength__iter:8,285802
route__drc_errors__iter:9,816
route__wirelength__iter:9,285751
route__drc_errors__iter:10,705
route__wirelength__iter:10,285761
route__drc_errors__iter:11,381
route__wirelength__iter:11,285754
route__drc_errors__iter:12,246
route__wirelength__iter:12,285843
route__drc_errors__iter:13,116
route__wirelength__iter:13,285744
route__drc_errors__iter:14,104
route__wirelength__iter:14,285770
route__drc_errors__iter:15,83
route__wirelength__iter:15,285791
route__drc_errors__iter:16,51
route__wirelength__iter:16,285768
route__drc_errors__iter:17,51
route__wirelength__iter:17,285769
route__drc_errors__iter:18,51
route__wirelength__iter:18,285769
route__drc_errors__iter:19,42
route__wirelength__iter:19,285812
route__drc_errors__iter:20,42
route__wirelength__iter:20,285812
route__drc_errors__iter:21,41
route__wirelength__iter:21,285842
route__drc_errors__iter:22,41
route__wirelength__iter:22,285842
route__drc_errors__iter:23,41
route__wirelength__iter:23,285842
route__drc_errors__iter:24,41
route__wirelength__iter:24,285842
route__drc_errors__iter:25,28
route__wirelength__iter:25,285843
route__drc_errors__iter:26,28
route__wirelength__iter:26,285843
route__drc_errors__iter:27,28
route__wirelength__iter:27,285843
route__drc_errors__iter:28,28
route__wirelength__iter:28,285903
route__drc_errors__iter:29,28
route__wirelength__iter:29,285903
route__drc_errors__iter:30,28
route__wirelength__iter:30,285903
route__drc_errors__iter:31,28
route__wirelength__iter:31,285903
route__drc_errors__iter:32,17
route__wirelength__iter:32,285946
route__drc_errors__iter:33,7
route__wirelength__iter:33,285945
route__drc_errors__iter:34,7
route__wirelength__iter:34,285945
route__drc_errors__iter:35,5
route__wirelength__iter:35,285948
route__drc_errors__iter:36,5
route__wirelength__iter:36,285948
route__drc_errors__iter:37,5
route__wirelength__iter:37,285948
route__drc_errors__iter:38,5
route__wirelength__iter:38,285948
route__drc_errors__iter:39,1
route__wirelength__iter:39,285945
route__drc_errors__iter:40,0
route__wirelength__iter:40,285946
route__drc_errors,0
route__wirelength,285946
route__vias,59226
route__vias__singlecut,59226
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,698.975
timing__unannotated_net__count__corner:nom_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,35
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.066642
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.066642
timing__hold__ws__corner:min_tt_025C_1v80,0.318514
timing__setup__ws__corner:min_tt_025C_1v80,2.014351
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318514
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.014351
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,482
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.104533
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.104533
timing__hold__ws__corner:min_ss_100C_1v60,0.845475
timing__setup__ws__corner:min_ss_100C_1v60,-24.042873
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-209.231628
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-24.042873
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.845475
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,9
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-24.042873
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,9
timing__unannotated_net__count__corner:min_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.04978
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.04978
timing__hold__ws__corner:min_ff_n40C_1v95,0.117888
timing__setup__ws__corner:min_ff_n40C_1v95,12.614535
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117888
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.614535
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,107
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.079558
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.079558
timing__hold__ws__corner:max_tt_025C_1v80,0.323437
timing__setup__ws__corner:max_tt_025C_1v80,1.330358
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323437
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.330358
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,690
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.123794
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.123794
timing__hold__ws__corner:max_ss_100C_1v60,0.853649
timing__setup__ws__corner:max_ss_100C_1v60,-25.216394
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-219.882828
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-25.216394
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.853649
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,9
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-25.216394
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,9
timing__unannotated_net__count__corner:max_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,15
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.059755
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.059755
timing__hold__ws__corner:max_ff_n40C_1v95,0.123125
timing__setup__ws__corner:max_ff_n40C_1v95,12.147604
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123125
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.147604
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79967
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000326055
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000283176
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000865674
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000283176
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00008459999999999999638344849728355256957001984119415283203125
ir__drop__worst,0.000326000000000000009388323451986479994957335293292999267578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
