;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, #2
	SUB <405, @92
	MOV -1, <-26
	SUB @121, 106
	DJN -51, @-920
	JMP @72, #200
	JMP @72, #200
	MOV @121, 106
	SUB -117, 100
	DJN -51, @-920
	SUB @0, @2
	JMP <127, #136
	SUB -7, @-100
	MOV -1, <-26
	JMP @72, #200
	MOV -1, <-26
	SUB 30, 9
	SUB -67, -120
	MOV -1, <-926
	MOV -1, <-26
	SUB <405, @92
	SUB -117, 100
	SPL 0, <403
	SPL 0, <403
	SUB -117, 100
	SUB -117, 100
	SUB -7, @-100
	JMZ 0, #2
	CMP -207, <-126
	SUB -117, 100
	CMP -207, <-126
	ADD 30, 9
	JMP @72, #200
	CMP -207, <-126
	ADD 30, 9
	SUB <405, @92
	DJN 30, 9
	SUB <405, @92
	SPL 100, 40
	JMZ 0, #2
	CMP -207, <-126
	DJN -1, @-20
	CMP -207, <-126
	SPL 100, 40
	SPL 100, 40
