read_verilog -sv processor/register_file.sv processor/bus_inputs.sv processor/processor.sv processor/alu.sv \
    processor/control/control_unit.sv processor/control/expander.sv

proc; opt;        # Process and optimize the design
hierarchy -top processor
proc; opt;
clean
show processor
