==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4.6ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 0ns.
@I [HLS-10] Setting target device to 'xcku060-ffva1156-1l-i'
@I [SIM-2] *************** CSIM start ***************
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [SIM-1] CSim done with 0 errors.
@I [SIM-3] *************** CSIM finish ***************
@I [HLS-10] Analyzing design file 'udp.cpp' ... 
@I [HLS-10] Analyzing design file 'topic.cpp' ... 
file8
    while executing
"source script.tcl"
    invoked from within
"hls::main script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
