Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 13 08:26:18 2022
| Host         : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command      : report_methodology -file fine_sync_methodology_drc_routed.rpt -pb fine_sync_methodology_drc_routed.pb -rpx fine_sync_methodology_drc_routed.rpx
| Design       : fine_sync
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 359
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-2    | Warning  | Asynchronous driver check     | 192        |
| TIMING-18 | Warning  | Missing input or output delay | 167        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1 input pin u_fine_sync_cmplx_mul3/yi1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yi1__0 input pin u_fine_sync_cmplx_mul3/yi1__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#111 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#112 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#113 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#114 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#115 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#116 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#117 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#118 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#119 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#120 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#121 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#122 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#123 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#124 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#125 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#126 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#127 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#128 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#129 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#130 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#131 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#132 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#133 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#134 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#135 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#136 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#137 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#138 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#139 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#140 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#141 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#142 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#143 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#144 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1 input pin u_fine_sync_cmplx_mul3/yr1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#145 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#146 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#147 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#148 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#149 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#150 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#151 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#152 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#153 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#154 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#155 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#156 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#157 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#158 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#159 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#160 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#161 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#162 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#163 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#164 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#165 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#166 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#167 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#168 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#169 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#170 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#171 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#172 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#173 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#174 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#175 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#176 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#177 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#178 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#179 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#180 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#181 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#182 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#183 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#184 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#185 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#186 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#187 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#188 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#189 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#190 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#191 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#192 Warning
Asynchronous driver check  
DSP u_fine_sync_cmplx_mul3/yr1__0 input pin u_fine_sync_cmplx_mul3/yr1__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_I_N1[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on i_I_N2[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on i_I_R1[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on i_I_R2[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on i_Q_N1[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on i_Q_N2[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on i_Q_R1[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on i_Q_R2[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on i_fineEnable relative to clock(s) i_clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on i_reset relative to clock(s) i_clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on o_NRS_Location[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on o_NRS_Location[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on o_NRS_Location[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on o_NRS_generated_address2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on o_RM_column1[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on o_RM_column1[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on o_RM_column1[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on o_RM_column1[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on o_RM_column2[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on o_RM_column2[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on o_RM_column2[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on o_RM_column2[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on o_rfo[0] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on o_rfo[10] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on o_rfo[11] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on o_rfo[12] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on o_rfo[13] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on o_rfo[14] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on o_rfo[15] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on o_rfo[16] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on o_rfo[17] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on o_rfo[18] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on o_rfo[1] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on o_rfo[2] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on o_rfo[3] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An output delay is missing on o_rfo[4] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An output delay is missing on o_rfo[5] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An output delay is missing on o_rfo[6] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An output delay is missing on o_rfo[7] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An output delay is missing on o_rfo[8] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An output delay is missing on o_rfo[9] relative to clock(s) i_clk
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An output delay is missing on o_valid relative to clock(s) i_clk
Related violations: <none>


