Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 31 11:12:31 2020
| Host         : LAPTOP-E1JQUC07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_fpga_apps_control_sets_placed.rpt
| Design       : uart_fpga_apps
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            8 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+---------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+---------------------+------------------+----------------+
|  top_1/rx_1/rxd_neg  |                                               | top_1/rx_1/rst_n    |                1 |              1 |
|  top_1/tx_1/txd_pose |                                               | top_1/rx_1/rst_n    |                1 |              1 |
|  sys_clk_IBUF_BUFG   | top_1/baud_1/bps_clk_up                       | top_1/rx_1/rxd_neg  |                1 |              1 |
|  sys_clk_IBUF_BUFG   | top_1/baud_1/bps_clk_up                       | top_1/tx_1/txd_pose |                1 |              1 |
|  sys_clk_IBUF_BUFG   | top_1/rx_1/FSM_sequential_state[3]_i_1__0_n_0 | top_1/rx_1/rst_n    |                1 |              5 |
|  sys_clk_IBUF_BUFG   | top_1/tx_1/FSM_sequential_state[3]_i_1_n_0    | top_1/rx_1/rst_n    |                2 |              6 |
|  sys_clk_IBUF_BUFG   | top_1/rx_1/rx_data_o[7]_i_1_n_0               | top_1/rx_1/rst_n    |                2 |              8 |
|  sys_clk_IBUF_BUFG   | top_1/rx_1/rx_shift_r_0                       | top_1/rx_1/rst_n    |                2 |              8 |
|  sys_clk_IBUF_BUFG   |                                               | top_1/rx_1/rst_n    |                8 |             15 |
+----------------------+-----------------------------------------------+---------------------+------------------+----------------+


