# ####################################################################

#  Created by Genus(TM) Synthesis Solution 21.17-s066_1 on Sun Apr 27 23:29:23 EDT 2025

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design tpu_top

create_clock -name "clk" -period 5.0 -waveform {0.0 2.5} [get_ports clk]
set_clock_transition 0.1 [get_clocks clk]
set_dont_touch_network [get_clocks clk]
set_false_path -from [list \
  [get_ports srstn]  \
  [get_ports tpu_start]  \
  [get_ports {sram_rdata_w0[31]}]  \
  [get_ports {sram_rdata_w0[30]}]  \
  [get_ports {sram_rdata_w0[29]}]  \
  [get_ports {sram_rdata_w0[28]}]  \
  [get_ports {sram_rdata_w0[27]}]  \
  [get_ports {sram_rdata_w0[26]}]  \
  [get_ports {sram_rdata_w0[25]}]  \
  [get_ports {sram_rdata_w0[24]}]  \
  [get_ports {sram_rdata_w0[23]}]  \
  [get_ports {sram_rdata_w0[22]}]  \
  [get_ports {sram_rdata_w0[21]}]  \
  [get_ports {sram_rdata_w0[20]}]  \
  [get_ports {sram_rdata_w0[19]}]  \
  [get_ports {sram_rdata_w0[18]}]  \
  [get_ports {sram_rdata_w0[17]}]  \
  [get_ports {sram_rdata_w0[16]}]  \
  [get_ports {sram_rdata_w0[15]}]  \
  [get_ports {sram_rdata_w0[14]}]  \
  [get_ports {sram_rdata_w0[13]}]  \
  [get_ports {sram_rdata_w0[12]}]  \
  [get_ports {sram_rdata_w0[11]}]  \
  [get_ports {sram_rdata_w0[10]}]  \
  [get_ports {sram_rdata_w0[9]}]  \
  [get_ports {sram_rdata_w0[8]}]  \
  [get_ports {sram_rdata_w0[7]}]  \
  [get_ports {sram_rdata_w0[6]}]  \
  [get_ports {sram_rdata_w0[5]}]  \
  [get_ports {sram_rdata_w0[4]}]  \
  [get_ports {sram_rdata_w0[3]}]  \
  [get_ports {sram_rdata_w0[2]}]  \
  [get_ports {sram_rdata_w0[1]}]  \
  [get_ports {sram_rdata_w0[0]}]  \
  [get_ports {sram_rdata_w1[31]}]  \
  [get_ports {sram_rdata_w1[30]}]  \
  [get_ports {sram_rdata_w1[29]}]  \
  [get_ports {sram_rdata_w1[28]}]  \
  [get_ports {sram_rdata_w1[27]}]  \
  [get_ports {sram_rdata_w1[26]}]  \
  [get_ports {sram_rdata_w1[25]}]  \
  [get_ports {sram_rdata_w1[24]}]  \
  [get_ports {sram_rdata_w1[23]}]  \
  [get_ports {sram_rdata_w1[22]}]  \
  [get_ports {sram_rdata_w1[21]}]  \
  [get_ports {sram_rdata_w1[20]}]  \
  [get_ports {sram_rdata_w1[19]}]  \
  [get_ports {sram_rdata_w1[18]}]  \
  [get_ports {sram_rdata_w1[17]}]  \
  [get_ports {sram_rdata_w1[16]}]  \
  [get_ports {sram_rdata_w1[15]}]  \
  [get_ports {sram_rdata_w1[14]}]  \
  [get_ports {sram_rdata_w1[13]}]  \
  [get_ports {sram_rdata_w1[12]}]  \
  [get_ports {sram_rdata_w1[11]}]  \
  [get_ports {sram_rdata_w1[10]}]  \
  [get_ports {sram_rdata_w1[9]}]  \
  [get_ports {sram_rdata_w1[8]}]  \
  [get_ports {sram_rdata_w1[7]}]  \
  [get_ports {sram_rdata_w1[6]}]  \
  [get_ports {sram_rdata_w1[5]}]  \
  [get_ports {sram_rdata_w1[4]}]  \
  [get_ports {sram_rdata_w1[3]}]  \
  [get_ports {sram_rdata_w1[2]}]  \
  [get_ports {sram_rdata_w1[1]}]  \
  [get_ports {sram_rdata_w1[0]}]  \
  [get_ports {sram_rdata_d0[31]}]  \
  [get_ports {sram_rdata_d0[30]}]  \
  [get_ports {sram_rdata_d0[29]}]  \
  [get_ports {sram_rdata_d0[28]}]  \
  [get_ports {sram_rdata_d0[27]}]  \
  [get_ports {sram_rdata_d0[26]}]  \
  [get_ports {sram_rdata_d0[25]}]  \
  [get_ports {sram_rdata_d0[24]}]  \
  [get_ports {sram_rdata_d0[23]}]  \
  [get_ports {sram_rdata_d0[22]}]  \
  [get_ports {sram_rdata_d0[21]}]  \
  [get_ports {sram_rdata_d0[20]}]  \
  [get_ports {sram_rdata_d0[19]}]  \
  [get_ports {sram_rdata_d0[18]}]  \
  [get_ports {sram_rdata_d0[17]}]  \
  [get_ports {sram_rdata_d0[16]}]  \
  [get_ports {sram_rdata_d0[15]}]  \
  [get_ports {sram_rdata_d0[14]}]  \
  [get_ports {sram_rdata_d0[13]}]  \
  [get_ports {sram_rdata_d0[12]}]  \
  [get_ports {sram_rdata_d0[11]}]  \
  [get_ports {sram_rdata_d0[10]}]  \
  [get_ports {sram_rdata_d0[9]}]  \
  [get_ports {sram_rdata_d0[8]}]  \
  [get_ports {sram_rdata_d0[7]}]  \
  [get_ports {sram_rdata_d0[6]}]  \
  [get_ports {sram_rdata_d0[5]}]  \
  [get_ports {sram_rdata_d0[4]}]  \
  [get_ports {sram_rdata_d0[3]}]  \
  [get_ports {sram_rdata_d0[2]}]  \
  [get_ports {sram_rdata_d0[1]}]  \
  [get_ports {sram_rdata_d0[0]}]  \
  [get_ports {sram_rdata_d1[31]}]  \
  [get_ports {sram_rdata_d1[30]}]  \
  [get_ports {sram_rdata_d1[29]}]  \
  [get_ports {sram_rdata_d1[28]}]  \
  [get_ports {sram_rdata_d1[27]}]  \
  [get_ports {sram_rdata_d1[26]}]  \
  [get_ports {sram_rdata_d1[25]}]  \
  [get_ports {sram_rdata_d1[24]}]  \
  [get_ports {sram_rdata_d1[23]}]  \
  [get_ports {sram_rdata_d1[22]}]  \
  [get_ports {sram_rdata_d1[21]}]  \
  [get_ports {sram_rdata_d1[20]}]  \
  [get_ports {sram_rdata_d1[19]}]  \
  [get_ports {sram_rdata_d1[18]}]  \
  [get_ports {sram_rdata_d1[17]}]  \
  [get_ports {sram_rdata_d1[16]}]  \
  [get_ports {sram_rdata_d1[15]}]  \
  [get_ports {sram_rdata_d1[14]}]  \
  [get_ports {sram_rdata_d1[13]}]  \
  [get_ports {sram_rdata_d1[12]}]  \
  [get_ports {sram_rdata_d1[11]}]  \
  [get_ports {sram_rdata_d1[10]}]  \
  [get_ports {sram_rdata_d1[9]}]  \
  [get_ports {sram_rdata_d1[8]}]  \
  [get_ports {sram_rdata_d1[7]}]  \
  [get_ports {sram_rdata_d1[6]}]  \
  [get_ports {sram_rdata_d1[5]}]  \
  [get_ports {sram_rdata_d1[4]}]  \
  [get_ports {sram_rdata_d1[3]}]  \
  [get_ports {sram_rdata_d1[2]}]  \
  [get_ports {sram_rdata_d1[1]}]  \
  [get_ports {sram_rdata_d1[0]}] ] -hold
set_false_path -to [list \
  [get_ports {sram_raddr_w0[9]}]  \
  [get_ports {sram_raddr_w0[8]}]  \
  [get_ports {sram_raddr_w0[7]}]  \
  [get_ports {sram_raddr_w0[6]}]  \
  [get_ports {sram_raddr_w0[5]}]  \
  [get_ports {sram_raddr_w0[4]}]  \
  [get_ports {sram_raddr_w0[3]}]  \
  [get_ports {sram_raddr_w0[2]}]  \
  [get_ports {sram_raddr_w0[1]}]  \
  [get_ports {sram_raddr_w0[0]}]  \
  [get_ports {sram_raddr_w1[9]}]  \
  [get_ports {sram_raddr_w1[8]}]  \
  [get_ports {sram_raddr_w1[7]}]  \
  [get_ports {sram_raddr_w1[6]}]  \
  [get_ports {sram_raddr_w1[5]}]  \
  [get_ports {sram_raddr_w1[4]}]  \
  [get_ports {sram_raddr_w1[3]}]  \
  [get_ports {sram_raddr_w1[2]}]  \
  [get_ports {sram_raddr_w1[1]}]  \
  [get_ports {sram_raddr_w1[0]}]  \
  [get_ports {sram_raddr_d0[9]}]  \
  [get_ports {sram_raddr_d0[8]}]  \
  [get_ports {sram_raddr_d0[7]}]  \
  [get_ports {sram_raddr_d0[6]}]  \
  [get_ports {sram_raddr_d0[5]}]  \
  [get_ports {sram_raddr_d0[4]}]  \
  [get_ports {sram_raddr_d0[3]}]  \
  [get_ports {sram_raddr_d0[2]}]  \
  [get_ports {sram_raddr_d0[1]}]  \
  [get_ports {sram_raddr_d0[0]}]  \
  [get_ports {sram_raddr_d1[9]}]  \
  [get_ports {sram_raddr_d1[8]}]  \
  [get_ports {sram_raddr_d1[7]}]  \
  [get_ports {sram_raddr_d1[6]}]  \
  [get_ports {sram_raddr_d1[5]}]  \
  [get_ports {sram_raddr_d1[4]}]  \
  [get_ports {sram_raddr_d1[3]}]  \
  [get_ports {sram_raddr_d1[2]}]  \
  [get_ports {sram_raddr_d1[1]}]  \
  [get_ports {sram_raddr_d1[0]}]  \
  [get_ports sram_write_enable_a0]  \
  [get_ports {sram_wdata_a[127]}]  \
  [get_ports {sram_wdata_a[126]}]  \
  [get_ports {sram_wdata_a[125]}]  \
  [get_ports {sram_wdata_a[124]}]  \
  [get_ports {sram_wdata_a[123]}]  \
  [get_ports {sram_wdata_a[122]}]  \
  [get_ports {sram_wdata_a[121]}]  \
  [get_ports {sram_wdata_a[120]}]  \
  [get_ports {sram_wdata_a[119]}]  \
  [get_ports {sram_wdata_a[118]}]  \
  [get_ports {sram_wdata_a[117]}]  \
  [get_ports {sram_wdata_a[116]}]  \
  [get_ports {sram_wdata_a[115]}]  \
  [get_ports {sram_wdata_a[114]}]  \
  [get_ports {sram_wdata_a[113]}]  \
  [get_ports {sram_wdata_a[112]}]  \
  [get_ports {sram_wdata_a[111]}]  \
  [get_ports {sram_wdata_a[110]}]  \
  [get_ports {sram_wdata_a[109]}]  \
  [get_ports {sram_wdata_a[108]}]  \
  [get_ports {sram_wdata_a[107]}]  \
  [get_ports {sram_wdata_a[106]}]  \
  [get_ports {sram_wdata_a[105]}]  \
  [get_ports {sram_wdata_a[104]}]  \
  [get_ports {sram_wdata_a[103]}]  \
  [get_ports {sram_wdata_a[102]}]  \
  [get_ports {sram_wdata_a[101]}]  \
  [get_ports {sram_wdata_a[100]}]  \
  [get_ports {sram_wdata_a[99]}]  \
  [get_ports {sram_wdata_a[98]}]  \
  [get_ports {sram_wdata_a[97]}]  \
  [get_ports {sram_wdata_a[96]}]  \
  [get_ports {sram_wdata_a[95]}]  \
  [get_ports {sram_wdata_a[94]}]  \
  [get_ports {sram_wdata_a[93]}]  \
  [get_ports {sram_wdata_a[92]}]  \
  [get_ports {sram_wdata_a[91]}]  \
  [get_ports {sram_wdata_a[90]}]  \
  [get_ports {sram_wdata_a[89]}]  \
  [get_ports {sram_wdata_a[88]}]  \
  [get_ports {sram_wdata_a[87]}]  \
  [get_ports {sram_wdata_a[86]}]  \
  [get_ports {sram_wdata_a[85]}]  \
  [get_ports {sram_wdata_a[84]}]  \
  [get_ports {sram_wdata_a[83]}]  \
  [get_ports {sram_wdata_a[82]}]  \
  [get_ports {sram_wdata_a[81]}]  \
  [get_ports {sram_wdata_a[80]}]  \
  [get_ports {sram_wdata_a[79]}]  \
  [get_ports {sram_wdata_a[78]}]  \
  [get_ports {sram_wdata_a[77]}]  \
  [get_ports {sram_wdata_a[76]}]  \
  [get_ports {sram_wdata_a[75]}]  \
  [get_ports {sram_wdata_a[74]}]  \
  [get_ports {sram_wdata_a[73]}]  \
  [get_ports {sram_wdata_a[72]}]  \
  [get_ports {sram_wdata_a[71]}]  \
  [get_ports {sram_wdata_a[70]}]  \
  [get_ports {sram_wdata_a[69]}]  \
  [get_ports {sram_wdata_a[68]}]  \
  [get_ports {sram_wdata_a[67]}]  \
  [get_ports {sram_wdata_a[66]}]  \
  [get_ports {sram_wdata_a[65]}]  \
  [get_ports {sram_wdata_a[64]}]  \
  [get_ports {sram_wdata_a[63]}]  \
  [get_ports {sram_wdata_a[62]}]  \
  [get_ports {sram_wdata_a[61]}]  \
  [get_ports {sram_wdata_a[60]}]  \
  [get_ports {sram_wdata_a[59]}]  \
  [get_ports {sram_wdata_a[58]}]  \
  [get_ports {sram_wdata_a[57]}]  \
  [get_ports {sram_wdata_a[56]}]  \
  [get_ports {sram_wdata_a[55]}]  \
  [get_ports {sram_wdata_a[54]}]  \
  [get_ports {sram_wdata_a[53]}]  \
  [get_ports {sram_wdata_a[52]}]  \
  [get_ports {sram_wdata_a[51]}]  \
  [get_ports {sram_wdata_a[50]}]  \
  [get_ports {sram_wdata_a[49]}]  \
  [get_ports {sram_wdata_a[48]}]  \
  [get_ports {sram_wdata_a[47]}]  \
  [get_ports {sram_wdata_a[46]}]  \
  [get_ports {sram_wdata_a[45]}]  \
  [get_ports {sram_wdata_a[44]}]  \
  [get_ports {sram_wdata_a[43]}]  \
  [get_ports {sram_wdata_a[42]}]  \
  [get_ports {sram_wdata_a[41]}]  \
  [get_ports {sram_wdata_a[40]}]  \
  [get_ports {sram_wdata_a[39]}]  \
  [get_ports {sram_wdata_a[38]}]  \
  [get_ports {sram_wdata_a[37]}]  \
  [get_ports {sram_wdata_a[36]}]  \
  [get_ports {sram_wdata_a[35]}]  \
  [get_ports {sram_wdata_a[34]}]  \
  [get_ports {sram_wdata_a[33]}]  \
  [get_ports {sram_wdata_a[32]}]  \
  [get_ports {sram_wdata_a[31]}]  \
  [get_ports {sram_wdata_a[30]}]  \
  [get_ports {sram_wdata_a[29]}]  \
  [get_ports {sram_wdata_a[28]}]  \
  [get_ports {sram_wdata_a[27]}]  \
  [get_ports {sram_wdata_a[26]}]  \
  [get_ports {sram_wdata_a[25]}]  \
  [get_ports {sram_wdata_a[24]}]  \
  [get_ports {sram_wdata_a[23]}]  \
  [get_ports {sram_wdata_a[22]}]  \
  [get_ports {sram_wdata_a[21]}]  \
  [get_ports {sram_wdata_a[20]}]  \
  [get_ports {sram_wdata_a[19]}]  \
  [get_ports {sram_wdata_a[18]}]  \
  [get_ports {sram_wdata_a[17]}]  \
  [get_ports {sram_wdata_a[16]}]  \
  [get_ports {sram_wdata_a[15]}]  \
  [get_ports {sram_wdata_a[14]}]  \
  [get_ports {sram_wdata_a[13]}]  \
  [get_ports {sram_wdata_a[12]}]  \
  [get_ports {sram_wdata_a[11]}]  \
  [get_ports {sram_wdata_a[10]}]  \
  [get_ports {sram_wdata_a[9]}]  \
  [get_ports {sram_wdata_a[8]}]  \
  [get_ports {sram_wdata_a[7]}]  \
  [get_ports {sram_wdata_a[6]}]  \
  [get_ports {sram_wdata_a[5]}]  \
  [get_ports {sram_wdata_a[4]}]  \
  [get_ports {sram_wdata_a[3]}]  \
  [get_ports {sram_wdata_a[2]}]  \
  [get_ports {sram_wdata_a[1]}]  \
  [get_ports {sram_wdata_a[0]}]  \
  [get_ports {sram_waddr_a[5]}]  \
  [get_ports {sram_waddr_a[4]}]  \
  [get_ports {sram_waddr_a[3]}]  \
  [get_ports {sram_waddr_a[2]}]  \
  [get_ports {sram_waddr_a[1]}]  \
  [get_ports {sram_waddr_a[0]}]  \
  [get_ports sram_write_enable_b0]  \
  [get_ports {sram_wdata_b[127]}]  \
  [get_ports {sram_wdata_b[126]}]  \
  [get_ports {sram_wdata_b[125]}]  \
  [get_ports {sram_wdata_b[124]}]  \
  [get_ports {sram_wdata_b[123]}]  \
  [get_ports {sram_wdata_b[122]}]  \
  [get_ports {sram_wdata_b[121]}]  \
  [get_ports {sram_wdata_b[120]}]  \
  [get_ports {sram_wdata_b[119]}]  \
  [get_ports {sram_wdata_b[118]}]  \
  [get_ports {sram_wdata_b[117]}]  \
  [get_ports {sram_wdata_b[116]}]  \
  [get_ports {sram_wdata_b[115]}]  \
  [get_ports {sram_wdata_b[114]}]  \
  [get_ports {sram_wdata_b[113]}]  \
  [get_ports {sram_wdata_b[112]}]  \
  [get_ports {sram_wdata_b[111]}]  \
  [get_ports {sram_wdata_b[110]}]  \
  [get_ports {sram_wdata_b[109]}]  \
  [get_ports {sram_wdata_b[108]}]  \
  [get_ports {sram_wdata_b[107]}]  \
  [get_ports {sram_wdata_b[106]}]  \
  [get_ports {sram_wdata_b[105]}]  \
  [get_ports {sram_wdata_b[104]}]  \
  [get_ports {sram_wdata_b[103]}]  \
  [get_ports {sram_wdata_b[102]}]  \
  [get_ports {sram_wdata_b[101]}]  \
  [get_ports {sram_wdata_b[100]}]  \
  [get_ports {sram_wdata_b[99]}]  \
  [get_ports {sram_wdata_b[98]}]  \
  [get_ports {sram_wdata_b[97]}]  \
  [get_ports {sram_wdata_b[96]}]  \
  [get_ports {sram_wdata_b[95]}]  \
  [get_ports {sram_wdata_b[94]}]  \
  [get_ports {sram_wdata_b[93]}]  \
  [get_ports {sram_wdata_b[92]}]  \
  [get_ports {sram_wdata_b[91]}]  \
  [get_ports {sram_wdata_b[90]}]  \
  [get_ports {sram_wdata_b[89]}]  \
  [get_ports {sram_wdata_b[88]}]  \
  [get_ports {sram_wdata_b[87]}]  \
  [get_ports {sram_wdata_b[86]}]  \
  [get_ports {sram_wdata_b[85]}]  \
  [get_ports {sram_wdata_b[84]}]  \
  [get_ports {sram_wdata_b[83]}]  \
  [get_ports {sram_wdata_b[82]}]  \
  [get_ports {sram_wdata_b[81]}]  \
  [get_ports {sram_wdata_b[80]}]  \
  [get_ports {sram_wdata_b[79]}]  \
  [get_ports {sram_wdata_b[78]}]  \
  [get_ports {sram_wdata_b[77]}]  \
  [get_ports {sram_wdata_b[76]}]  \
  [get_ports {sram_wdata_b[75]}]  \
  [get_ports {sram_wdata_b[74]}]  \
  [get_ports {sram_wdata_b[73]}]  \
  [get_ports {sram_wdata_b[72]}]  \
  [get_ports {sram_wdata_b[71]}]  \
  [get_ports {sram_wdata_b[70]}]  \
  [get_ports {sram_wdata_b[69]}]  \
  [get_ports {sram_wdata_b[68]}]  \
  [get_ports {sram_wdata_b[67]}]  \
  [get_ports {sram_wdata_b[66]}]  \
  [get_ports {sram_wdata_b[65]}]  \
  [get_ports {sram_wdata_b[64]}]  \
  [get_ports {sram_wdata_b[63]}]  \
  [get_ports {sram_wdata_b[62]}]  \
  [get_ports {sram_wdata_b[61]}]  \
  [get_ports {sram_wdata_b[60]}]  \
  [get_ports {sram_wdata_b[59]}]  \
  [get_ports {sram_wdata_b[58]}]  \
  [get_ports {sram_wdata_b[57]}]  \
  [get_ports {sram_wdata_b[56]}]  \
  [get_ports {sram_wdata_b[55]}]  \
  [get_ports {sram_wdata_b[54]}]  \
  [get_ports {sram_wdata_b[53]}]  \
  [get_ports {sram_wdata_b[52]}]  \
  [get_ports {sram_wdata_b[51]}]  \
  [get_ports {sram_wdata_b[50]}]  \
  [get_ports {sram_wdata_b[49]}]  \
  [get_ports {sram_wdata_b[48]}]  \
  [get_ports {sram_wdata_b[47]}]  \
  [get_ports {sram_wdata_b[46]}]  \
  [get_ports {sram_wdata_b[45]}]  \
  [get_ports {sram_wdata_b[44]}]  \
  [get_ports {sram_wdata_b[43]}]  \
  [get_ports {sram_wdata_b[42]}]  \
  [get_ports {sram_wdata_b[41]}]  \
  [get_ports {sram_wdata_b[40]}]  \
  [get_ports {sram_wdata_b[39]}]  \
  [get_ports {sram_wdata_b[38]}]  \
  [get_ports {sram_wdata_b[37]}]  \
  [get_ports {sram_wdata_b[36]}]  \
  [get_ports {sram_wdata_b[35]}]  \
  [get_ports {sram_wdata_b[34]}]  \
  [get_ports {sram_wdata_b[33]}]  \
  [get_ports {sram_wdata_b[32]}]  \
  [get_ports {sram_wdata_b[31]}]  \
  [get_ports {sram_wdata_b[30]}]  \
  [get_ports {sram_wdata_b[29]}]  \
  [get_ports {sram_wdata_b[28]}]  \
  [get_ports {sram_wdata_b[27]}]  \
  [get_ports {sram_wdata_b[26]}]  \
  [get_ports {sram_wdata_b[25]}]  \
  [get_ports {sram_wdata_b[24]}]  \
  [get_ports {sram_wdata_b[23]}]  \
  [get_ports {sram_wdata_b[22]}]  \
  [get_ports {sram_wdata_b[21]}]  \
  [get_ports {sram_wdata_b[20]}]  \
  [get_ports {sram_wdata_b[19]}]  \
  [get_ports {sram_wdata_b[18]}]  \
  [get_ports {sram_wdata_b[17]}]  \
  [get_ports {sram_wdata_b[16]}]  \
  [get_ports {sram_wdata_b[15]}]  \
  [get_ports {sram_wdata_b[14]}]  \
  [get_ports {sram_wdata_b[13]}]  \
  [get_ports {sram_wdata_b[12]}]  \
  [get_ports {sram_wdata_b[11]}]  \
  [get_ports {sram_wdata_b[10]}]  \
  [get_ports {sram_wdata_b[9]}]  \
  [get_ports {sram_wdata_b[8]}]  \
  [get_ports {sram_wdata_b[7]}]  \
  [get_ports {sram_wdata_b[6]}]  \
  [get_ports {sram_wdata_b[5]}]  \
  [get_ports {sram_wdata_b[4]}]  \
  [get_ports {sram_wdata_b[3]}]  \
  [get_ports {sram_wdata_b[2]}]  \
  [get_ports {sram_wdata_b[1]}]  \
  [get_ports {sram_wdata_b[0]}]  \
  [get_ports {sram_waddr_b[5]}]  \
  [get_ports {sram_waddr_b[4]}]  \
  [get_ports {sram_waddr_b[3]}]  \
  [get_ports {sram_waddr_b[2]}]  \
  [get_ports {sram_waddr_b[1]}]  \
  [get_ports {sram_waddr_b[0]}]  \
  [get_ports sram_write_enable_c0]  \
  [get_ports {sram_wdata_c[127]}]  \
  [get_ports {sram_wdata_c[126]}]  \
  [get_ports {sram_wdata_c[125]}]  \
  [get_ports {sram_wdata_c[124]}]  \
  [get_ports {sram_wdata_c[123]}]  \
  [get_ports {sram_wdata_c[122]}]  \
  [get_ports {sram_wdata_c[121]}]  \
  [get_ports {sram_wdata_c[120]}]  \
  [get_ports {sram_wdata_c[119]}]  \
  [get_ports {sram_wdata_c[118]}]  \
  [get_ports {sram_wdata_c[117]}]  \
  [get_ports {sram_wdata_c[116]}]  \
  [get_ports {sram_wdata_c[115]}]  \
  [get_ports {sram_wdata_c[114]}]  \
  [get_ports {sram_wdata_c[113]}]  \
  [get_ports {sram_wdata_c[112]}]  \
  [get_ports {sram_wdata_c[111]}]  \
  [get_ports {sram_wdata_c[110]}]  \
  [get_ports {sram_wdata_c[109]}]  \
  [get_ports {sram_wdata_c[108]}]  \
  [get_ports {sram_wdata_c[107]}]  \
  [get_ports {sram_wdata_c[106]}]  \
  [get_ports {sram_wdata_c[105]}]  \
  [get_ports {sram_wdata_c[104]}]  \
  [get_ports {sram_wdata_c[103]}]  \
  [get_ports {sram_wdata_c[102]}]  \
  [get_ports {sram_wdata_c[101]}]  \
  [get_ports {sram_wdata_c[100]}]  \
  [get_ports {sram_wdata_c[99]}]  \
  [get_ports {sram_wdata_c[98]}]  \
  [get_ports {sram_wdata_c[97]}]  \
  [get_ports {sram_wdata_c[96]}]  \
  [get_ports {sram_wdata_c[95]}]  \
  [get_ports {sram_wdata_c[94]}]  \
  [get_ports {sram_wdata_c[93]}]  \
  [get_ports {sram_wdata_c[92]}]  \
  [get_ports {sram_wdata_c[91]}]  \
  [get_ports {sram_wdata_c[90]}]  \
  [get_ports {sram_wdata_c[89]}]  \
  [get_ports {sram_wdata_c[88]}]  \
  [get_ports {sram_wdata_c[87]}]  \
  [get_ports {sram_wdata_c[86]}]  \
  [get_ports {sram_wdata_c[85]}]  \
  [get_ports {sram_wdata_c[84]}]  \
  [get_ports {sram_wdata_c[83]}]  \
  [get_ports {sram_wdata_c[82]}]  \
  [get_ports {sram_wdata_c[81]}]  \
  [get_ports {sram_wdata_c[80]}]  \
  [get_ports {sram_wdata_c[79]}]  \
  [get_ports {sram_wdata_c[78]}]  \
  [get_ports {sram_wdata_c[77]}]  \
  [get_ports {sram_wdata_c[76]}]  \
  [get_ports {sram_wdata_c[75]}]  \
  [get_ports {sram_wdata_c[74]}]  \
  [get_ports {sram_wdata_c[73]}]  \
  [get_ports {sram_wdata_c[72]}]  \
  [get_ports {sram_wdata_c[71]}]  \
  [get_ports {sram_wdata_c[70]}]  \
  [get_ports {sram_wdata_c[69]}]  \
  [get_ports {sram_wdata_c[68]}]  \
  [get_ports {sram_wdata_c[67]}]  \
  [get_ports {sram_wdata_c[66]}]  \
  [get_ports {sram_wdata_c[65]}]  \
  [get_ports {sram_wdata_c[64]}]  \
  [get_ports {sram_wdata_c[63]}]  \
  [get_ports {sram_wdata_c[62]}]  \
  [get_ports {sram_wdata_c[61]}]  \
  [get_ports {sram_wdata_c[60]}]  \
  [get_ports {sram_wdata_c[59]}]  \
  [get_ports {sram_wdata_c[58]}]  \
  [get_ports {sram_wdata_c[57]}]  \
  [get_ports {sram_wdata_c[56]}]  \
  [get_ports {sram_wdata_c[55]}]  \
  [get_ports {sram_wdata_c[54]}]  \
  [get_ports {sram_wdata_c[53]}]  \
  [get_ports {sram_wdata_c[52]}]  \
  [get_ports {sram_wdata_c[51]}]  \
  [get_ports {sram_wdata_c[50]}]  \
  [get_ports {sram_wdata_c[49]}]  \
  [get_ports {sram_wdata_c[48]}]  \
  [get_ports {sram_wdata_c[47]}]  \
  [get_ports {sram_wdata_c[46]}]  \
  [get_ports {sram_wdata_c[45]}]  \
  [get_ports {sram_wdata_c[44]}]  \
  [get_ports {sram_wdata_c[43]}]  \
  [get_ports {sram_wdata_c[42]}]  \
  [get_ports {sram_wdata_c[41]}]  \
  [get_ports {sram_wdata_c[40]}]  \
  [get_ports {sram_wdata_c[39]}]  \
  [get_ports {sram_wdata_c[38]}]  \
  [get_ports {sram_wdata_c[37]}]  \
  [get_ports {sram_wdata_c[36]}]  \
  [get_ports {sram_wdata_c[35]}]  \
  [get_ports {sram_wdata_c[34]}]  \
  [get_ports {sram_wdata_c[33]}]  \
  [get_ports {sram_wdata_c[32]}]  \
  [get_ports {sram_wdata_c[31]}]  \
  [get_ports {sram_wdata_c[30]}]  \
  [get_ports {sram_wdata_c[29]}]  \
  [get_ports {sram_wdata_c[28]}]  \
  [get_ports {sram_wdata_c[27]}]  \
  [get_ports {sram_wdata_c[26]}]  \
  [get_ports {sram_wdata_c[25]}]  \
  [get_ports {sram_wdata_c[24]}]  \
  [get_ports {sram_wdata_c[23]}]  \
  [get_ports {sram_wdata_c[22]}]  \
  [get_ports {sram_wdata_c[21]}]  \
  [get_ports {sram_wdata_c[20]}]  \
  [get_ports {sram_wdata_c[19]}]  \
  [get_ports {sram_wdata_c[18]}]  \
  [get_ports {sram_wdata_c[17]}]  \
  [get_ports {sram_wdata_c[16]}]  \
  [get_ports {sram_wdata_c[15]}]  \
  [get_ports {sram_wdata_c[14]}]  \
  [get_ports {sram_wdata_c[13]}]  \
  [get_ports {sram_wdata_c[12]}]  \
  [get_ports {sram_wdata_c[11]}]  \
  [get_ports {sram_wdata_c[10]}]  \
  [get_ports {sram_wdata_c[9]}]  \
  [get_ports {sram_wdata_c[8]}]  \
  [get_ports {sram_wdata_c[7]}]  \
  [get_ports {sram_wdata_c[6]}]  \
  [get_ports {sram_wdata_c[5]}]  \
  [get_ports {sram_wdata_c[4]}]  \
  [get_ports {sram_wdata_c[3]}]  \
  [get_ports {sram_wdata_c[2]}]  \
  [get_ports {sram_wdata_c[1]}]  \
  [get_ports {sram_wdata_c[0]}]  \
  [get_ports {sram_waddr_c[5]}]  \
  [get_ports {sram_waddr_c[4]}]  \
  [get_ports {sram_waddr_c[3]}]  \
  [get_ports {sram_waddr_c[2]}]  \
  [get_ports {sram_waddr_c[1]}]  \
  [get_ports {sram_waddr_c[0]}]  \
  [get_ports tpu_done] ] -hold
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports srstn]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports tpu_start]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w0[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_w1[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d0[0]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[31]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[30]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[29]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[28]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[27]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[26]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[25]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[24]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[23]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[22]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[21]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[20]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[19]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[18]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[17]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[16]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[15]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[14]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[13]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[12]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[11]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[10]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[9]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[8]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[7]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[6]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[5]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[4]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[3]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[2]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[1]}]
set_input_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_rdata_d1[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w0[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_w1[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d0[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_raddr_d1[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports sram_write_enable_a0]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[127]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[126]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[125]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[124]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[123]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[122]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[121]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[120]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[119]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[118]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[117]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[116]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[115]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[114]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[113]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[112]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[111]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[110]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[109]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[108]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[107]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[106]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[105]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[104]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[103]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[102]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[101]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[100]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[99]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[98]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[97]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[96]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[95]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[94]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[93]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[92]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[91]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[90]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[89]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[88]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[87]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[86]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[85]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[84]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[83]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[82]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[81]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[80]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[79]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[78]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[77]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[76]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[75]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[74]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[73]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[72]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[71]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[70]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[69]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[68]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[67]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[66]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[65]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[64]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[63]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[62]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[61]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[60]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[59]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[58]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[57]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[56]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[55]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[54]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[53]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[52]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[51]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[50]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[49]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[48]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[47]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[46]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[45]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[44]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[43]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[42]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[41]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[40]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[39]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[38]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[37]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[36]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[35]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[34]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[33]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[32]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[31]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[30]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[29]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[28]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[27]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[26]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[25]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[24]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[23]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[22]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[21]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[20]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[19]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[18]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[17]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[16]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[15]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[14]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[13]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[12]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[11]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[10]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_a[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_a[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports sram_write_enable_b0]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[127]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[126]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[125]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[124]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[123]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[122]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[121]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[120]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[119]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[118]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[117]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[116]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[115]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[114]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[113]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[112]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[111]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[110]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[109]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[108]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[107]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[106]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[105]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[104]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[103]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[102]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[101]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[100]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[99]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[98]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[97]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[96]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[95]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[94]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[93]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[92]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[91]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[90]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[89]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[88]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[87]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[86]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[85]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[84]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[83]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[82]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[81]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[80]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[79]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[78]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[77]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[76]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[75]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[74]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[73]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[72]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[71]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[70]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[69]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[68]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[67]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[66]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[65]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[64]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[63]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[62]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[61]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[60]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[59]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[58]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[57]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[56]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[55]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[54]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[53]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[52]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[51]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[50]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[49]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[48]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[47]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[46]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[45]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[44]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[43]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[42]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[41]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[40]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[39]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[38]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[37]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[36]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[35]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[34]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[33]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[32]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[31]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[30]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[29]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[28]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[27]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[26]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[25]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[24]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[23]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[22]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[21]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[20]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[19]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[18]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[17]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[16]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[15]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[14]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[13]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[12]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[11]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[10]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_b[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_b[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports sram_write_enable_c0]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[127]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[126]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[125]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[124]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[123]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[122]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[121]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[120]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[119]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[118]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[117]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[116]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[115]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[114]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[113]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[112]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[111]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[110]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[109]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[108]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[107]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[106]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[105]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[104]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[103]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[102]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[101]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[100]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[99]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[98]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[97]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[96]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[95]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[94]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[93]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[92]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[91]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[90]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[89]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[88]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[87]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[86]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[85]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[84]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[83]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[82]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[81]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[80]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[79]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[78]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[77]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[76]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[75]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[74]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[73]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[72]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[71]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[70]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[69]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[68]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[67]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[66]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[65]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[64]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[63]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[62]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[61]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[60]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[59]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[58]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[57]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[56]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[55]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[54]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[53]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[52]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[51]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[50]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[49]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[48]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[47]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[46]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[45]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[44]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[43]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[42]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[41]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[40]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[39]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[38]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[37]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[36]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[35]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[34]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[33]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[32]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[31]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[30]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[29]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[28]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[27]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[26]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[25]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[24]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[23]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[22]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[21]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[20]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[19]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[18]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[17]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[16]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[15]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[14]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[13]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[12]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[11]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[10]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[9]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[8]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[7]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[6]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_wdata_c[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[5]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[4]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[3]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[2]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[1]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports {sram_waddr_c[0]}]
set_output_delay -clock [get_clocks clk] -add_delay -max 2.5 [get_ports tpu_done]
set_ideal_network [get_ports clk]
set_wire_load_mode "enclosed"
set_dont_use true [get_lib_cells slow_vdd1v0/BUFX2]
set_clock_uncertainty -setup 0.1 [get_clocks clk]
set_clock_uncertainty -hold 0.1 [get_clocks clk]
