Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Oct 29 11:30:48 2018
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MilestoneOne_timing_summary_routed.rpt -pb MilestoneOne_timing_summary_routed.pb -rpx MilestoneOne_timing_summary_routed.rpx -warn_on_violation
| Design       : MilestoneOne
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.173        0.000                      0                   35        0.183        0.000                      0                   35        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
C100Mhz_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
inputClock              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.174        0.000                      0                   35        0.257        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
inputClock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.173        0.000                      0                   35        0.257        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.173        0.000                      0                   35        0.183        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.173        0.000                      0                   35        0.183        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.857ns (24.496%)  route 2.642ns (75.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 f  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.657     1.939    sigClockEnable_i_3_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.153     2.092 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.524     2.616    load
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.023    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)       -0.233     3.790    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          3.790    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.818    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.818    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.818    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.818    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.258ns (47.750%)  route 2.471ns (52.250%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.846 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.846    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.147ns (46.494%)  route 2.471ns (53.506%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.735 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.735    sigCounter_reg[24]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.144ns (46.460%)  route 2.471ns (53.540%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.732 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.732    sigCounter_reg[20]_i_1_n_6
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.080    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.123ns (46.215%)  route 2.471ns (53.785%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.711 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.080    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.049ns (45.334%)  route 2.471ns (54.666%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.637 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.637    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.018    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.080    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.256%)  route 0.181ns (49.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I3_O)        0.042    -0.226 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    p_0_in[3]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.107    -0.483    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    p_0_in[2]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sigCounter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.269%)  route 0.140ns (35.731%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[24]/Q
                         net (fo=22, routed)          0.140    -0.314    sigCounter_reg[24]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.269 r  sigCounter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    sigCounter[24]_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.204 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.856    -0.834    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.489    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.815%)  route 0.162ns (39.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.162    -0.291    sigCounter_reg[25]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  sigCounter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    sigCounter[20]_i_3_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.180 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.474    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.091%)  route 0.165ns (39.909%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.165    -0.288    sigCounter_reg[25]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  sigCounter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    sigCounter[20]_i_2_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.180 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.474    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sigCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[11]/Q
                         net (fo=3, routed)           0.169    -0.280    sigCounter_reg[11]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[8]_i_2_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[8]_i_1_n_4
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  sigCounter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.280    sigCounter_reg[15]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[12]_i_2_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[12]_i_1_n_4
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.859    -0.831    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.105    -0.486    sigCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[3]
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[0]_i_4_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[0]_i_1_n_4
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y13         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[7]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[4]_i_2_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[4]_i_1_n_4
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 sigCounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.589    -0.592    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  sigCounter_reg[16]/Q
                         net (fo=2, routed)           0.167    -0.284    sigCounter_reg[16]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigCounter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.239    sigCounter[16]_i_5_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.169 r  sigCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    sigCounter_reg[16]_i_1_n_7
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.858    -0.832    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.487    sigCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y13     sigCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y15     sigCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y15     sigCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y13     sigCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y13     sigCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  inputClock
  To Clock:  inputClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inputClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.857ns (24.496%)  route 2.642ns (75.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 f  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.657     1.939    sigClockEnable_i_3_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.153     2.092 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.524     2.616    load
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)       -0.233     3.789    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.258ns (47.750%)  route 2.471ns (52.250%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.846 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.846    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.147ns (46.494%)  route 2.471ns (53.506%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.735 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.735    sigCounter_reg[24]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.144ns (46.460%)  route 2.471ns (53.540%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.732 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.732    sigCounter_reg[20]_i_1_n_6
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.123ns (46.215%)  route 2.471ns (53.785%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.711 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.049ns (45.334%)  route 2.471ns (54.666%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.637 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.637    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.256%)  route 0.181ns (49.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I3_O)        0.042    -0.226 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    p_0_in[3]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.107    -0.483    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    p_0_in[2]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sigCounter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.269%)  route 0.140ns (35.731%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[24]/Q
                         net (fo=22, routed)          0.140    -0.314    sigCounter_reg[24]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.269 r  sigCounter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    sigCounter[24]_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.204 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.856    -0.834    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.489    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.815%)  route 0.162ns (39.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.162    -0.291    sigCounter_reg[25]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  sigCounter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    sigCounter[20]_i_3_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.180 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.474    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.091%)  route 0.165ns (39.909%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.165    -0.288    sigCounter_reg[25]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  sigCounter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    sigCounter[20]_i_2_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.180 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.474    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sigCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[11]/Q
                         net (fo=3, routed)           0.169    -0.280    sigCounter_reg[11]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[8]_i_2_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[8]_i_1_n_4
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  sigCounter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.280    sigCounter_reg[15]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[12]_i_2_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[12]_i_1_n_4
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.859    -0.831    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.105    -0.486    sigCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[3]
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[0]_i_4_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[0]_i_1_n_4
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y13         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sigCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[7]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[4]_i_2_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[4]_i_1_n_4
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 sigCounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.589    -0.592    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  sigCounter_reg[16]/Q
                         net (fo=2, routed)           0.167    -0.284    sigCounter_reg[16]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigCounter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.239    sigCounter[16]_i_5_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.169 r  sigCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    sigCounter_reg[16]_i_1_n_7
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.858    -0.832    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.487    sigCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y13     sigCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y15     sigCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y15     sigCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y16     sigCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y17     sigCounter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y13     sigCounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y13     sigCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y16     sigCounter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y15     sigCounter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y14     sigClockEnable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.857ns (24.496%)  route 2.642ns (75.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 f  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.657     1.939    sigClockEnable_i_3_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.153     2.092 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.524     2.616    load
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)       -0.233     3.789    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.258ns (47.750%)  route 2.471ns (52.250%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.846 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.846    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.147ns (46.494%)  route 2.471ns (53.506%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.735 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.735    sigCounter_reg[24]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.144ns (46.460%)  route 2.471ns (53.540%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.732 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.732    sigCounter_reg[20]_i_1_n_6
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.123ns (46.215%)  route 2.471ns (53.785%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.711 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.049ns (45.334%)  route 2.471ns (54.666%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.637 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.637    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.256%)  route 0.181ns (49.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I3_O)        0.042    -0.226 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    p_0_in[3]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.107    -0.409    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    p_0_in[2]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigCounter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.269%)  route 0.140ns (35.731%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[24]/Q
                         net (fo=22, routed)          0.140    -0.314    sigCounter_reg[24]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.269 r  sigCounter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    sigCounter[24]_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.204 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.856    -0.834    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.415    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.815%)  route 0.162ns (39.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.162    -0.291    sigCounter_reg[25]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  sigCounter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    sigCounter[20]_i_3_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.180 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.400    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.091%)  route 0.165ns (39.909%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.165    -0.288    sigCounter_reg[25]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  sigCounter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    sigCounter[20]_i_2_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.180 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.400    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sigCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[11]/Q
                         net (fo=3, routed)           0.169    -0.280    sigCounter_reg[11]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[8]_i_2_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[8]_i_1_n_4
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  sigCounter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.280    sigCounter_reg[15]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[12]_i_2_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[12]_i_1_n_4
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.859    -0.831    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.105    -0.412    sigCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[3]
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[0]_i_4_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[0]_i_1_n_4
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y13         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[7]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[4]_i_2_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[4]_i_1_n_4
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sigCounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.589    -0.592    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  sigCounter_reg[16]/Q
                         net (fo=2, routed)           0.167    -0.284    sigCounter_reg[16]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigCounter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.239    sigCounter[16]_i_5_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.169 r  sigCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    sigCounter_reg[16]_i_1_n_7
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.858    -0.832    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.413    sigCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.857ns (24.496%)  route 2.642ns (75.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 f  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.657     1.939    sigClockEnable_i_3_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.153     2.092 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.524     2.616    load
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)       -0.233     3.789    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.524ns (61.792%)  route 0.324ns (38.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X64Y14         FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.524     4.645 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.324     4.969    sigClockEnable
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X63Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.258ns (47.750%)  route 2.471ns (52.250%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.846 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.846    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.147ns (46.494%)  route 2.471ns (53.506%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.512 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.512    sigCounter_reg[20]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.735 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.735    sigCounter_reg[24]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.508     8.513    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.062     9.078    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 2.144ns (46.460%)  route 2.471ns (53.540%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.732 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.732    sigCounter_reg[20]_i_1_n_6
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.123ns (46.215%)  route 2.471ns (53.785%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.711 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 sigCounter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.049ns (45.334%)  route 2.471ns (54.666%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.629    -0.883    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 f  sigCounter_reg[18]/Q
                         net (fo=3, routed)           0.865     0.438    sigCounter_reg[18]
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     0.562 r  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.596     1.158    sigClockEnable_i_4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  sigClockEnable_i_3/O
                         net (fo=27, routed)          0.820     2.102    sigClockEnable_i_3_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.226 r  sigCounter[0]_i_3/O
                         net (fo=1, routed)           0.190     2.416    sigCounter[0]_i_3_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.942 r  sigCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.942    sigCounter_reg[0]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.056 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.056    sigCounter_reg[4]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.170 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.170    sigCounter_reg[8]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.284 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.284    sigCounter_reg[12]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.398 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.398    sigCounter_reg[16]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.637 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.637    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.509     8.514    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.091    
                         clock uncertainty           -0.074     9.017    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.062     9.079    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.256%)  route 0.181ns (49.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I3_O)        0.042    -0.226 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    p_0_in[3]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.107    -0.409    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[2]/Q
                         net (fo=10, routed)          0.181    -0.268    sigDisplayCount_reg__0[2]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.045    -0.223 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    p_0_in[2]
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X63Y14         FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigCounter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.269%)  route 0.140ns (35.731%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[24]/Q
                         net (fo=22, routed)          0.140    -0.314    sigCounter_reg[24]
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.045    -0.269 r  sigCounter[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    sigCounter[24]_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.204 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[24]_i_1_n_6
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.856    -0.834    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.415    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.815%)  route 0.162ns (39.185%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.162    -0.291    sigCounter_reg[25]
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  sigCounter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    sigCounter[20]_i_3_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.180 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_5
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.400    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sigCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.091%)  route 0.165ns (39.909%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.587    -0.594    sigSystemClock
    SLICE_X65Y19         FDCE                                         r  sigCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  sigCounter_reg[25]/Q
                         net (fo=29, routed)          0.165    -0.288    sigCounter_reg[25]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  sigCounter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    sigCounter[20]_i_2_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.180 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    sigCounter_reg[20]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.857    -0.833    sigSystemClock
    SLICE_X65Y18         FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.400    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sigCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[11]/Q
                         net (fo=3, routed)           0.169    -0.280    sigCounter_reg[11]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[8]_i_2_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[8]_i_1_n_4
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X65Y15         FDCE                                         r  sigCounter_reg[11]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  sigCounter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.280    sigCounter_reg[15]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  sigCounter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    sigCounter[12]_i_2_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.172 r  sigCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.172    sigCounter_reg[12]_i_1_n_4
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.859    -0.831    sigSystemClock
    SLICE_X65Y16         FDCE                                         r  sigCounter_reg[15]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X65Y16         FDCE (Hold_fdce_C_D)         0.105    -0.412    sigCounter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[3]
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[0]_i_4_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[0]_i_1_n_4
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y13         FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y13         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sigCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.279    sigCounter_reg[7]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  sigCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    sigCounter[4]_i_2_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  sigCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    sigCounter_reg[4]_i_1_n_4
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X65Y14         FDCE                                         r  sigCounter_reg[7]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sigCounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.589    -0.592    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  sigCounter_reg[16]/Q
                         net (fo=2, routed)           0.167    -0.284    sigCounter_reg[16]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigCounter[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.239    sigCounter[16]_i_5_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.169 r  sigCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.169    sigCounter_reg[16]_i_1_n_7
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.858    -0.832    sigSystemClock
    SLICE_X65Y17         FDCE                                         r  sigCounter_reg[16]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.413    sigCounter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.244    





