<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPAMF_PRI_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MPAMF_PRI_IDR, MPAM Priority Partitioning Identification Register</h1><p>The MPAMF_PRI_IDR characteristics are:</p><h2>Purpose</h2>
        <p>The MPAMF_PRI_IDR is a 32-bit read-only register that indicates which MPAM priority partitioning features are present on this MSC. MPAMF_PRI_IDR_s indicates priority partitioning features accessed from the Secure MPAM feature page. MPAMF_PRI_IDR_ns indicates priority partitioning features accessed from the Non-secure MPAM feature page.</p>
      <h2>Configuration</h2><p>
        The power domain of MPAMF_PRI_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p><p>This register is present only
    when MPAMF_IDR.HAS_PRI_PART == 1.
      
    Otherwise, direct accesses to MPAMF_PRI_IDR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>MPAMF_PRI_IDR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The MPAMF_PRI_IDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#0_31">RES0</a></td><td class="lr" colspan="6"><a href="#DSPRI_WD_25">DSPRI_WD</a></td><td class="lr" colspan="2"><a href="#0_19">RES0</a></td><td class="lr" colspan="1"><a href="#DSPRI_0_IS_LOW_17">DSPRI_0_IS_LOW</a></td><td class="lr" colspan="1"><a href="#HAS_DSPRI_16">HAS_DSPRI</a></td><td class="lr" colspan="6"><a href="#0_15">RES0</a></td><td class="lr" colspan="6"><a href="#INTPRI_WD_9">INTPRI_WD</a></td><td class="lr" colspan="2"><a href="#0_3">RES0</a></td><td class="lr" colspan="1"><a href="#INTPRI_0_IS_LOW_1">INTPRI_0_IS_LOW</a></td><td class="lr" colspan="1"><a href="#HAS_INTPRI_0">HAS_INTPRI</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:26]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="DSPRI_WD_25">DSPRI_WD, bits [25:20]
                  </h4>
          
  <p>Number of implemented bits in the downstream priority field (DSPRI) of <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.</p>
<p>If HAS_DSPRI == 1, this field must contain a value from 1 to 32, inclusive.</p>
<p>If HAS_DSPRI == 0, this field must be 0.</p>

        <h4 id="0_19">
                Bits [19:18]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="DSPRI_0_IS_LOW_17">DSPRI_0_IS_LOW, bit [17]
              </h4>
          
  <p>Indicates whether 0 in <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI is the lowest or the highest priority.</p>

        <table class="valuetable"><tr><th>DSPRI_0_IS_LOW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI field, a value of 0 means the highest priority.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI field, a value of 0 means the lowest priority.</p>
</td></tr></table><h4 id="HAS_DSPRI_16">HAS_DSPRI, bit [16]
              </h4>
          
  <p>Indicates that this MSC implements the DSPRI field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>

        <table class="valuetable"><tr><th>HAS_DSPRI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This MSC supports priority partitioning, but does not implement a downstream priority (DSPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This MSC supports downstream priority partitioning and implements the downstream priority (DSPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>
</td></tr></table><h4 id="0_15">
                Bits [15:10]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="INTPRI_WD_9">INTPRI_WD, bits [9:4]
                  </h4>
          
  <p>Number of implemented bits in the internal priority field (INTPRI) in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>
<p>If HAS_INTPRI == 1, this field must contain a value from 1 to 32, inclusive.</p>
<p>If HAS_INTPRI == 0, this field must be 0.</p>

        <h4 id="0_3">
                Bits [3:2]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="INTPRI_0_IS_LOW_1">INTPRI_0_IS_LOW, bit [1]
              </h4>
          
  <p>Indicates whether 0 in <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI is the lowest or the highest priority.</p>

        <table class="valuetable"><tr><th>INTPRI_0_IS_LOW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI field, a value of 0 means the highest priority.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI field, a value of 0 means the lowest priority.</p>
</td></tr></table><h4 id="HAS_INTPRI_0">HAS_INTPRI, bit [0]
              </h4>
          
  <p>Indicates that this MSC implements the INTPRI field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>

        <table class="valuetable"><tr><th>HAS_INTPRI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This MSC supports priority partitioning, but does not implement the internal priority (INTPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This MSC supports internal priority partitioning and implements the internal priority (INTPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p>
</td></tr></table><div class="text_after_fields">
    
  

    </div><h2>Accessing the MPAMF_PRI_IDR</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

      
        <p>MPAMF_PRI_IDR is read-only.</p>

      
        <p>MPAMF_PRI_IDR must be readable from the Non-secure and Secure MPAM feature pages.</p>

      
        <p>MPAMF_PRI_IDR is permitted to have the same contents when read from either the Secure and Non-secure MPAM feature pages unless the register contents is different for Secure and Non-secure versions, when there must be separate registers in the Secure (MPAMF_PRI_IDR_s) and Non-secure (MPAMF_PRI_IDR_ns) MPAM feature pages.</p>
      <h4>MPAMF_PRI_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
