Analysis & Synthesis report for md5-cracker
Sat Feb 04 20:15:22 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg
 10. State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_a8c1:auto_generated
 19. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated
 20. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1
 21. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated
 22. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1
 23. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated
 24. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1
 25. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated
 26. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1
 27. Source assignments for neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_st01:auto_generated
 28. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst
 29. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst
 30. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst
 31. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst
 32. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst
 33. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst
 34. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0
 35. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0
 36. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0
 37. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0
 38. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0
 39. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "neo430_top:neo430_top_test_inst"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 04 20:15:22 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; md5-cracker                                     ;
; Top-level Entity Name              ; neo430_test                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,302                                           ;
;     Total combinational functions  ; 2,921                                           ;
;     Dedicated logic registers      ; 2,291                                           ;
; Total registers                    ; 2291                                            ;
; Total pins                         ; 12                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 180,480                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; neo430_test        ; md5-cracker        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; neo430/rtl/core/neo430_wdt.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_wdt.vhd               ;         ;
; neo430/rtl/core/neo430_wb_interface.vhd      ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_wb_interface.vhd      ;         ;
; neo430/rtl/core/neo430_uart.vhd              ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_uart.vhd              ;         ;
; neo430/rtl/core/neo430_twi.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_twi.vhd               ;         ;
; neo430/rtl/core/neo430_top.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_top.vhd               ;         ;
; neo430/rtl/core/neo430_timer.vhd             ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_timer.vhd             ;         ;
; neo430/rtl/core/neo430_sysconfig.vhd         ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_sysconfig.vhd         ;         ;
; neo430/rtl/core/neo430_spi.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_spi.vhd               ;         ;
; neo430/rtl/core/neo430_reg_file.vhd          ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_reg_file.vhd          ;         ;
; neo430/rtl/core/neo430_pwm.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_pwm.vhd               ;         ;
; neo430/rtl/core/neo430_package.vhd           ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_package.vhd           ;         ;
; neo430/rtl/core/neo430_muldiv.vhd            ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_muldiv.vhd            ;         ;
; neo430/rtl/core/neo430_imem.vhd              ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_imem.vhd              ;         ;
; neo430/rtl/core/neo430_gpio.vhd              ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_gpio.vhd              ;         ;
; neo430/rtl/core/neo430_freq_gen.vhd          ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_freq_gen.vhd          ;         ;
; neo430/rtl/core/neo430_exirq.vhd             ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_exirq.vhd             ;         ;
; neo430/rtl/core/neo430_dmem.vhd              ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_dmem.vhd              ;         ;
; neo430/rtl/core/neo430_crc.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_crc.vhd               ;         ;
; neo430/rtl/core/neo430_cpu.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_cpu.vhd               ;         ;
; neo430/rtl/core/neo430_control.vhd           ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_control.vhd           ;         ;
; neo430/rtl/core/neo430_cfu.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_cfu.vhd               ;         ;
; neo430/rtl/core/neo430_bootloader_image.vhd  ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_bootloader_image.vhd  ;         ;
; neo430/rtl/core/neo430_boot_rom.vhd          ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_boot_rom.vhd          ;         ;
; neo430/rtl/core/neo430_application_image.vhd ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_application_image.vhd ;         ;
; neo430/rtl/core/neo430_alu.vhd               ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_alu.vhd               ;         ;
; neo430/rtl/core/neo430_addr_gen.vhd          ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/core/neo430_addr_gen.vhd          ;         ;
; neo430/rtl/top_templates/neo430_test.vhd     ; yes             ; User VHDL File               ; C:/Users/tjaro/projects/md5-cracker/neo430/rtl/top_templates/neo430_test.vhd     ;         ;
; md5/src/rtl/md5_core.v                       ; yes             ; User Verilog HDL File        ; C:/Users/tjaro/projects/md5-cracker/md5/src/rtl/md5_core.v                       ;         ;
; md5/src/rtl/md5.v                            ; yes             ; User Verilog HDL File        ; C:/Users/tjaro/projects/md5-cracker/md5/src/rtl/md5.v                            ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_a8c1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_a8c1.tdf                       ;         ;
; db/altsyncram_krd1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_krd1.tdf                       ;         ;
; db/altsyncram_meh1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_meh1.tdf                       ;         ;
; db/decode_1oa.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/decode_1oa.tdf                            ;         ;
; db/mux_hib.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/mux_hib.tdf                               ;         ;
; db/altsyncram_4rd1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_4rd1.tdf                       ;         ;
; db/altsyncram_6eh1.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_6eh1.tdf                       ;         ;
; db/altsyncram_st01.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/tjaro/projects/md5-cracker/db/altsyncram_st01.tdf                       ;         ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 4,302  ;
;                                             ;        ;
; Total combinational functions               ; 2921   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1737   ;
;     -- 3 input functions                    ; 878    ;
;     -- <=2 input functions                  ; 306    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2528   ;
;     -- arithmetic mode                      ; 393    ;
;                                             ;        ;
; Total registers                             ; 2291   ;
;     -- Dedicated logic registers            ; 2291   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 12     ;
; Total memory bits                           ; 180480 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk_i  ;
; Maximum fan-out                             ; 2371   ;
; Total fan-out                               ; 19672  ;
; Average fan-out                             ; 3.71   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                       ; Library Name ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |neo430_test                                                            ; 2921 (1)          ; 2291 (0)     ; 180480      ; 0            ; 0       ; 0         ; 12   ; 0            ; |neo430_test                                                                                                                                                                              ; work         ;
;    |neo430_top:neo430_top_test_inst|                                    ; 2920 (126)        ; 2291 (26)    ; 180480      ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst                                                                                                                                              ; work         ;
;       |neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst| ; 4 (4)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst                                                                              ; work         ;
;          |altsyncram:Mux15_rtl_0|                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0                                                       ; work         ;
;             |altsyncram_st01:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_st01:auto_generated                        ; work         ;
;       |neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|                ; 1485 (162)        ; 1409 (84)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst                                                                                             ; work         ;
;          |md5:MD5_Hash|                                                 ; 1323 (46)         ; 1325 (514)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash                                                                                ; work         ;
;             |md5_core:core|                                             ; 1277 (1277)       ; 811 (811)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core                                                                  ; work         ;
;       |neo430_cpu:neo430_cpu_inst|                                      ; 496 (9)           ; 166 (2)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst                                                                                                                   ; work         ;
;          |neo430_addr_gen:neo430_addr_gen_inst|                         ; 87 (87)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst                                                                              ; work         ;
;          |neo430_alu:neo430_alu_inst|                                   ; 172 (172)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst                                                                                        ; work         ;
;          |neo430_control:neo430_control_inst|                           ; 147 (147)         ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst                                                                                ; work         ;
;          |neo430_reg_file:neo430_reg_file_inst|                         ; 81 (81)           ; 33 (33)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst                                                                              ; work         ;
;             |altsyncram:reg_file_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0                                                    ; work         ;
;                |altsyncram_a8c1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_a8c1:auto_generated                     ; work         ;
;       |neo430_crc:\neo430_crc_inst_true:neo430_crc_inst|                ; 104 (104)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst                                                                                             ; work         ;
;       |neo430_dmem:neo430_dmem_inst|                                    ; 4 (4)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst                                                                                                                 ; work         ;
;          |altsyncram:dmem_file_h_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0                                                                                    ; work         ;
;             |altsyncram_4rd1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated                                                     ; work         ;
;                |altsyncram_6eh1:altsyncram1|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1                         ; work         ;
;          |altsyncram:dmem_file_l_rtl_0|                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0                                                                                    ; work         ;
;             |altsyncram_4rd1:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated                                                     ; work         ;
;                |altsyncram_6eh1:altsyncram1|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1                         ; work         ;
;       |neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|          ; 51 (51)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst                                                                                       ; work         ;
;       |neo430_freq_gen:\neo430_freq_gen_inst_true:neo430_freq_gen_inst| ; 14 (14)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_freq_gen:\neo430_freq_gen_inst_true:neo430_freq_gen_inst                                                                              ; work         ;
;       |neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|             ; 27 (27)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst                                                                                          ; work         ;
;       |neo430_imem:neo430_imem_inst|                                    ; 9 (3)             ; 2 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst                                                                                                                 ; work         ;
;          |altsyncram:imem_file_ram_h_rtl_0|                             ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0                                                                                ; work         ;
;             |altsyncram_krd1:auto_generated|                            ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated                                                 ; work         ;
;                |altsyncram_meh1:altsyncram1|                            ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1                     ; work         ;
;                   |decode_1oa:decode4|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|decode_1oa:decode4  ; work         ;
;          |altsyncram:imem_file_ram_l_rtl_0|                             ; 4 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0                                                                                ; work         ;
;             |altsyncram_krd1:auto_generated|                            ; 4 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated                                                 ; work         ;
;                |altsyncram_meh1:altsyncram1|                            ; 4 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1                     ; work         ;
;                   |decode_1oa:decode4|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|decode_1oa:decode4  ; work         ;
;                   |decode_1oa:decode_a|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|decode_1oa:decode_a ; work         ;
;       |neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|       ; 175 (175)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst                                                                                    ; work         ;
;       |neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst|                ; 54 (54)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst                                                                                             ; work         ;
;       |neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|                ; 70 (70)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst                                                                                             ; work         ;
;       |neo430_sysconfig:neo430_sysconfig_inst|                          ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst                                                                                                       ; work         ;
;       |neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|          ; 56 (56)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst                                                                                       ; work         ;
;       |neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|                ; 66 (66)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst                                                                                             ; work         ;
;       |neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|             ; 107 (107)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst                                                                                          ; work         ;
;       |neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|  ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst                                                                               ; work         ;
;       |neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|                ; 51 (51)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst                                                                                             ; work         ;
+-------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_st01:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; md5-cracker.neo430_test0.rtl.mif ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_a8c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                             ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                             ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                             ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None                             ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg ;
+-----------------------------+-----------------------------+-----------------------------+------------------------------------------------------------------+
; Name                        ; md5_core_ctrl_reg.CTRL_IDLE ; md5_core_ctrl_reg.CTRL_LOOP ; md5_core_ctrl_reg.CTRL_PIPE                                      ;
+-----------------------------+-----------------------------+-----------------------------+------------------------------------------------------------------+
; md5_core_ctrl_reg.CTRL_IDLE ; 0                           ; 0                           ; 0                                                                ;
; md5_core_ctrl_reg.CTRL_PIPE ; 1                           ; 0                           ; 1                                                                ;
; md5_core_ctrl_reg.CTRL_LOOP ; 1                           ; 1                           ; 0                                                                ;
+-----------------------------+-----------------------------+-----------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state                                                                                                                                                                                                                                                                         ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+----------------+----------------+-------------+
; Name             ; state.IRQ_5 ; state.IRQ_4 ; state.IRQ_3 ; state.IRQ_2 ; state.IRQ_1 ; state.IRQ_0 ; state.RETI_3 ; state.RETI_2 ; state.RETI_1 ; state.RETI_0 ; state.PUSHCALL_2 ; state.PUSHCALL_1 ; state.PUSHCALL_0 ; state.TRANS_6 ; state.TRANS_5 ; state.TRANS_4 ; state.TRANS_3 ; state.TRANS_2 ; state.TRANS_1 ; state.TRANS_0 ; state.DECODE ; state.IFETCH_1 ; state.IFETCH_0 ; state.RESET ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+----------------+----------------+-------------+
; state.RESET      ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 0           ;
; state.IFETCH_0   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 1              ; 1           ;
; state.IFETCH_1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1              ; 0              ; 1           ;
; state.DECODE     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0              ; 0              ; 1           ;
; state.TRANS_0    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_5    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_6    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 1                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 1                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_0     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_1     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_2     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_3     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_0      ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_1      ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_2      ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_3      ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_4      ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_5      ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0              ; 0              ; 1           ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+----------------+----------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[8]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_freq_gen:\neo430_freq_gen_inst_true:neo430_freq_gen_inst|data_o[12..15]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|data_o[4..7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[0..7]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|data_o[9..14]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|cs_flag                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|data_o[6..15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[0..15]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_miso_ff0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[0..7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[0..14]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[0..14]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_miso_ff1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[15]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_o                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[0..15]                                                                       ; Lost fanout                                                                                                                                                                           ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[2]                                                                                          ; Merged with neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[11]                                                                                         ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[1,4..6]                                                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[9]                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5_we                                                                                   ; Merged with neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|we_flag                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[0..14,16..31]                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[15]                                                               ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[25]                                                                    ; Merged with neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[10]                                                                    ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[1..14]                                                              ; Merged with neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0]                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[15]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|irq_buf[2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_tx_sreg[9]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[1]                                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[2]                                                  ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[2]                                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[4]                                                  ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[3]                                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[6]                                                  ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl[4]                                                                     ; Merged with neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[8]                                                  ;
; neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|md5_core_ctrl_reg~9                                           ; Lost fanout                                                                                                                                                                           ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|address_reg_a[0] ; Merged with neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|address_reg_a[0] ;
; Total Number of Removed Registers = 171                                                                                                                                   ;                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                   ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[14]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[14],             ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_o,               ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[11],        ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[12],        ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[13],        ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[14],        ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[15],        ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|irq_buf[2] ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[6]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[6],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[0],         ;
;                                                                                                             ;                           ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[3]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[4]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[4],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[1]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[5]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[5],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[2]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[7]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[7],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[4]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[8]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[8],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[5]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[9]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[9],              ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[6]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[10]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[10],             ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[7]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[11]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[11],             ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[8]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[12]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[12],             ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[9]          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[13]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[13],             ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|irq_mask[10]         ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[0]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[0]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[1]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[1]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[2]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[2]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[3]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[3]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[4]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[4]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[5]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[5]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[6]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[6]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_sync[7]          ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst|irq_raw[7]        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[0]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[0]               ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[1]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[1]               ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[2]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[2]               ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[3]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[3]               ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[15]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[15]              ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_miso_ff0               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_miso_ff1            ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[15] ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2291  ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 1371  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1889  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|ready_reg ; 4       ;
; Total number of inverted registers = 1                                                                                ;         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                             ; RAM Name                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[0]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[1]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[2]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[3]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[4]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[5]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[6]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[7]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[8]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[9]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[10] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[11] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[12] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[13] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[14] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[15] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[16] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[17] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[18] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[19] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[20] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[21] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[22] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[23] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[24] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                ; Megafunction                                                                                                ; Type ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|rdata[8..15]                                    ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_ram_h_rtl_0                          ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|rdata[8..15]                                    ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|dmem_file_h_rtl_0                              ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|rdata[0..7]                                     ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_ram_l_rtl_0                          ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|rdata[0..7]                                     ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|dmem_file_l_rtl_0                              ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|rdata[0..15] ; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux15_rtl_0 ; ROM  ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|data_o[8]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst|data_o[2]                                ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|b_reg[6]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst|data_o[14]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst|pwm_cnt[4]                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|quotient[7]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst|cnt[2]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|enable                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_phase_gen[0]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|rst_gen[2]                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|cnt[2]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|data_o[8]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|data_o[4]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|data_o[1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|data_o[1]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|data_o[6]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|data_o[9]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|data_o[6]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|src[0]                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|data_o[6]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_tx_bitcnt[3]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_tx_baud_cnt[4]                   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|product[29]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst|remainder[12]                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_bitcnt[0]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_bitcnt[3]                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst|crc_sr[29]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_rx_bitcnt[3]                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_rx_baud_cnt[0]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|data_o[13]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|next_reg                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_tx_sreg[8]                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|cnt[12]                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst|crc_sr[8]                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_bitcnt[2]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|am[1]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst|uart_rx_reg[4]                        ;
; 13:1               ; 9 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_rtx_sreg[4]                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|arbiter[0]                               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_rtx_sreg[7]                          ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst|spi_rtx_sreg[14]                         ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|data_o[15]                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|data_o[4]                                ;
; 21:1               ; 3 bits    ; 42 LEs        ; 27 LEs               ; 15 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|data_o[2]                                ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|data_o[5]                                ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|data_o[14]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[10]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[1]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|in_data[2]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|data_o[13]                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state_nxt                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|Mux103        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|Mux7                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state_nxt.RESET             ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|Mux26         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl_nxt                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|md5_dp.lr[13] ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|data_o[8]                 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|Selector16                  ;
; 13:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst|Mux15                               ;
; 14:1               ; 7 bits    ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst|data_o[8]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_a8c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0|altsyncram_4rd1:auto_generated|altsyncram_6eh1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_st01:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; clock_speed    ; 50000000         ; Signed Integer                           ;
; imem_size      ; 16384            ; Signed Integer                           ;
; dmem_size      ; 4096             ; Signed Integer                           ;
; user_code      ; 1100101011111110 ; Unsigned Binary                          ;
; muldiv_use     ; true             ; Enumerated                               ;
; wb32_use       ; true             ; Enumerated                               ;
; wdt_use        ; true             ; Enumerated                               ;
; gpio_use       ; true             ; Enumerated                               ;
; timer_use      ; true             ; Enumerated                               ;
; uart_use       ; true             ; Enumerated                               ;
; crc_use        ; true             ; Enumerated                               ;
; cfu_use        ; true             ; Enumerated                               ;
; pwm_use        ; true             ; Enumerated                               ;
; twi_use        ; true             ; Enumerated                               ;
; spi_use        ; true             ; Enumerated                               ;
; trng_use       ; false            ; Enumerated                               ;
; exirq_use      ; true             ; Enumerated                               ;
; freq_gen_use   ; true             ; Enumerated                               ;
; bootld_use     ; true             ; Enumerated                               ;
; imem_as_rom    ; false            ; Enumerated                               ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; bootld_use     ; true  ; Enumerated                                                                     ;
; imem_as_rom    ; false ; Enumerated                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; bootld_use     ; true  ; Enumerated                                                                                                          ;
; imem_as_rom    ; false ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; imem_size      ; 16384 ; Signed Integer                                                                   ;
; imem_as_rom    ; false ; Enumerated                                                                       ;
; bootld_use     ; true  ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; dmem_size      ; 4096  ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst ;
+----------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------+
; clock_speed    ; 50000000         ; Signed Integer                                                                  ;
; imem_size      ; 16384            ; Signed Integer                                                                  ;
; dmem_size      ; 4096             ; Signed Integer                                                                  ;
; user_code      ; 1100101011111110 ; Unsigned Binary                                                                 ;
; muldiv_use     ; true             ; Enumerated                                                                      ;
; wb32_use       ; true             ; Enumerated                                                                      ;
; wdt_use        ; true             ; Enumerated                                                                      ;
; gpio_use       ; true             ; Enumerated                                                                      ;
; timer_use      ; true             ; Enumerated                                                                      ;
; uart_use       ; true             ; Enumerated                                                                      ;
; crc_use        ; true             ; Enumerated                                                                      ;
; cfu_use        ; true             ; Enumerated                                                                      ;
; pwm_use        ; true             ; Enumerated                                                                      ;
; twi_use        ; true             ; Enumerated                                                                      ;
; spi_use        ; true             ; Enumerated                                                                      ;
; trng_use       ; false            ; Enumerated                                                                      ;
; exirq_use      ; true             ; Enumerated                                                                      ;
; freq_gen_use   ; true             ; Enumerated                                                                      ;
; bootld_use     ; true             ; Enumerated                                                                      ;
; imem_as_rom    ; false            ; Enumerated                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_a8c1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                            ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                            ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_krd1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                        ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                        ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                        ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4rd1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                            ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                            ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_krd1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                        ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                        ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                        ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4rd1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0 ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                            ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                         ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                                         ;
; WIDTH_A                            ; 16                               ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 10                               ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 1024                             ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                         ;
; INIT_FILE                          ; md5-cracker.neo430_test0.rtl.mif ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_st01                  ; Untyped                                                                                         ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                         ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_l_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_l_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neo430_top:neo430_top_test_inst"                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; pwm_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; freq_gen_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sclk_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_mosi_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_miso_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_cs_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_sda_io    ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_io    ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_adr_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_we_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sel_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_stb_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_cyc_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_ack_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 04 20:14:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off md5-cracker -c md5-cracker
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_wdt.vhd
    Info (12022): Found design unit 1: neo430_wdt-neo430_wdt_rtl
    Info (12023): Found entity 1: neo430_wdt
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_wb_interface.vhd
    Info (12022): Found design unit 1: neo430_wb_interface-neo430_wb_interface_rtl
    Info (12023): Found entity 1: neo430_wb_interface
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_uart.vhd
    Info (12022): Found design unit 1: neo430_uart-neo430_uart_rtl
    Info (12023): Found entity 1: neo430_uart
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_twi.vhd
    Info (12022): Found design unit 1: neo430_twi-neo430_twi_rtl
    Info (12023): Found entity 1: neo430_twi
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_trng.vhd
    Info (12022): Found design unit 1: neo430_trng-neo430_trng_rtl
    Info (12023): Found entity 1: neo430_trng
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_top.vhd
    Info (12022): Found design unit 1: neo430_top-neo430_top_rtl
    Info (12023): Found entity 1: neo430_top
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_timer.vhd
    Info (12022): Found design unit 1: neo430_timer-neo430_timer_rtl
    Info (12023): Found entity 1: neo430_timer
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_sysconfig.vhd
    Info (12022): Found design unit 1: neo430_sysconfig-neo430_sysconfig_rtl
    Info (12023): Found entity 1: neo430_sysconfig
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_spi.vhd
    Info (12022): Found design unit 1: neo430_spi-neo430_spi_rtl
    Info (12023): Found entity 1: neo430_spi
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_reg_file.vhd
    Info (12022): Found design unit 1: neo430_reg_file-neo430_reg_file_rtl
    Info (12023): Found entity 1: neo430_reg_file
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_pwm.vhd
    Info (12022): Found design unit 1: neo430_pwm-neo430_pwm_rtl
    Info (12023): Found entity 1: neo430_pwm
Info (12021): Found 2 design units, including 0 entities, in source file neo430/rtl/core/neo430_package.vhd
    Info (12022): Found design unit 1: neo430_package
    Info (12022): Found design unit 2: neo430_package-body
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_muldiv.vhd
    Info (12022): Found design unit 1: neo430_muldiv-neo430_muldiv_rtl
    Info (12023): Found entity 1: neo430_muldiv
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_imem.vhd
    Info (12022): Found design unit 1: neo430_imem-neo430_imem_rtl
    Info (12023): Found entity 1: neo430_imem
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_gpio.vhd
    Info (12022): Found design unit 1: neo430_gpio-neo430_gpio_rtl
    Info (12023): Found entity 1: neo430_gpio
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_freq_gen.vhd
    Info (12022): Found design unit 1: neo430_freq_gen-neo430_freq_gen_rtl
    Info (12023): Found entity 1: neo430_freq_gen
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_exirq.vhd
    Info (12022): Found design unit 1: neo430_exirq-neo430_exirq_rtl
    Info (12023): Found entity 1: neo430_exirq
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_dmem.vhd
    Info (12022): Found design unit 1: neo430_dmem-neo430_dmem_rtl
    Info (12023): Found entity 1: neo430_dmem
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_crc.vhd
    Info (12022): Found design unit 1: neo430_crc-neo430_crc_rtl
    Info (12023): Found entity 1: neo430_crc
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_cpu.vhd
    Info (12022): Found design unit 1: neo430_cpu-neo430_cpu_rtl
    Info (12023): Found entity 1: neo430_cpu
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_control.vhd
    Info (12022): Found design unit 1: neo430_control-neo430_control_rtl
    Info (12023): Found entity 1: neo430_control
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_cfu.vhd
    Info (12022): Found design unit 1: neo430_cfu-neo430_cfu_rtl
    Info (12023): Found entity 1: neo430_cfu
Info (12021): Found 1 design units, including 0 entities, in source file neo430/rtl/core/neo430_bootloader_image.vhd
    Info (12022): Found design unit 1: neo430_bootloader_image
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_boot_rom.vhd
    Info (12022): Found design unit 1: neo430_boot_rom-neo430_boot_rom_rtl
    Info (12023): Found entity 1: neo430_boot_rom
Info (12021): Found 1 design units, including 0 entities, in source file neo430/rtl/core/neo430_application_image.vhd
    Info (12022): Found design unit 1: neo430_application_image
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_alu.vhd
    Info (12022): Found design unit 1: neo430_alu-neo430_alu_rtl
    Info (12023): Found entity 1: neo430_alu
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/core/neo430_addr_gen.vhd
    Info (12022): Found design unit 1: neo430_addr_gen-neo430_addr_gen_rtl
    Info (12023): Found entity 1: neo430_addr_gen
Info (12021): Found 2 design units, including 1 entities, in source file neo430/rtl/top_templates/neo430_test.vhd
    Info (12022): Found design unit 1: neo430_test-neo430_test_rtl
    Info (12023): Found entity 1: neo430_test
Info (12021): Found 1 design units, including 1 entities, in source file md5/src/rtl/md5_core.v
    Info (12023): Found entity 1: md5_core
Info (12021): Found 1 design units, including 1 entities, in source file md5/src/rtl/md5.v
    Info (12023): Found entity 1: md5
Info (12127): Elaborating entity "neo430_test" for the top level hierarchy
Info (12128): Elaborating entity "neo430_top" for hierarchy "neo430_top:neo430_top_test_inst"
Info (12128): Elaborating entity "neo430_cpu" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst"
Info (12128): Elaborating entity "neo430_control" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst"
Info (12128): Elaborating entity "neo430_reg_file" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst"
Warning (10037): Verilog HDL or VHDL warning at neo430_reg_file.vhd(110): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neo430_reg_file.vhd(132): conditional expression evaluates to a constant
Warning (10631): VHDL Process Statement warning at neo430_reg_file.vhd(96): inferring latch(es) for signal or variable "sreg", which holds its previous value in one or more paths through the process
Warning (10037): Verilog HDL or VHDL warning at neo430_reg_file.vhd(153): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neo430_reg_file.vhd(166): conditional expression evaluates to a constant
Info (12128): Elaborating entity "neo430_alu" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst"
Info (12128): Elaborating entity "neo430_addr_gen" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst"
Info (12128): Elaborating entity "neo430_imem" for hierarchy "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst"
Info (12128): Elaborating entity "neo430_dmem" for hierarchy "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst"
Info (12128): Elaborating entity "neo430_boot_rom" for hierarchy "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst"
Warning (10037): Verilog HDL or VHDL warning at neo430_boot_rom.vhd(92): conditional expression evaluates to a constant
Info (12128): Elaborating entity "neo430_muldiv" for hierarchy "neo430_top:neo430_top_test_inst|neo430_muldiv:\neo430_muldiv_inst_true:neo430_muldiv_inst"
Warning (10037): Verilog HDL or VHDL warning at neo430_muldiv.vhd(171): conditional expression evaluates to a constant
Info (12128): Elaborating entity "neo430_wb_interface" for hierarchy "neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst"
Info (12128): Elaborating entity "neo430_uart" for hierarchy "neo430_top:neo430_top_test_inst|neo430_uart:\neo430_uart_inst_true:neo430_uart_inst"
Info (12128): Elaborating entity "neo430_spi" for hierarchy "neo430_top:neo430_top_test_inst|neo430_spi:\neo430_spi_inst_true:neo430_spi_inst"
Info (12128): Elaborating entity "neo430_gpio" for hierarchy "neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst"
Info (12128): Elaborating entity "neo430_timer" for hierarchy "neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst"
Info (12128): Elaborating entity "neo430_wdt" for hierarchy "neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst"
Info (12128): Elaborating entity "neo430_crc" for hierarchy "neo430_top:neo430_top_test_inst|neo430_crc:\neo430_crc_inst_true:neo430_crc_inst"
Info (12128): Elaborating entity "neo430_cfu" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst"
Warning (10541): VHDL Signal Declaration warning at neo430_cfu.vhd(85): used implicit default value for signal "user_reg6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at neo430_cfu.vhd(86): used implicit default value for signal "user_reg7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at neo430_cfu.vhd(89): object "alg_chosen" assigned a value but never read
Info (12128): Elaborating entity "md5" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash"
Info (12128): Elaborating entity "md5_core" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core"
Info (12128): Elaborating entity "neo430_pwm" for hierarchy "neo430_top:neo430_top_test_inst|neo430_pwm:\neo430_pwm_inst_true:neo430_pwm_inst"
Info (12128): Elaborating entity "neo430_twi" for hierarchy "neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst"
Info (12128): Elaborating entity "neo430_exirq" for hierarchy "neo430_top:neo430_top_test_inst|neo430_exirq:\neo430_exirq_inst_true:neo430_exirq_inst"
Info (12128): Elaborating entity "neo430_freq_gen" for hierarchy "neo430_top:neo430_top_test_inst|neo430_freq_gen:\neo430_freq_gen_inst_true:neo430_freq_gen_inst"
Info (12128): Elaborating entity "neo430_sysconfig" for hierarchy "neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst"
Warning (276020): Inferred RAM node "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "neo430_top:neo430_top_test_inst|neo430_cfu:\neo430_cfu_inst_true:neo430_cfu_inst|md5:MD5_Hash|md5_core:core|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_ram_h_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|dmem_file_h_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_ram_l_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|dmem_file_l_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to md5-cracker.neo430_test0.rtl.mif
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8c1.tdf
    Info (12023): Found entity 1: altsyncram_a8c1
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_ram_h_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krd1.tdf
    Info (12023): Found entity 1: altsyncram_krd1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf
    Info (12023): Found entity 1: altsyncram_meh1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file_h_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rd1.tdf
    Info (12023): Found entity 1: altsyncram_4rd1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6eh1.tdf
    Info (12023): Found entity 1: altsyncram_6eh1
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "md5-cracker.neo430_test0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st01.tdf
    Info (12023): Found entity 1: altsyncram_st01
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_sda_io" to the node "neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_sda_i_ff0" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_scl_io" to the node "neo430_top:neo430_top_test_inst|neo430_twi:\neo430_twi_inst_true:neo430_twi_inst|twi_scl_i_ff0" into a wire
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 4397 logic cells
    Info (21064): Implemented 80 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Sat Feb 04 20:15:22 2023
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:03


