// Seed: 2738024228
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2
);
  always_comb @(1 or posedge 1) id_1 = 1;
  assign module_1.id_2 = 0;
  tri1 id_4;
  assign id_4 = 1'b0;
  wire id_5;
  assign id_1 = 1;
  id_6(
      .id_0(1 <= id_5), .id_1(1), .id_2(1), .id_3(id_5 == id_2)
  );
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output wor id_2,
    input logic id_3
);
  initial begin : LABEL_0
    assign id_2 = id_3;
    id_0 <= id_3 - 1'b0;
    $display;
  end
  buf primCall (id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1
  );
endmodule
