OpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/dvsd_8216m3/runs/final_run/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/dvsd_8216m3/runs/final_run/tmp/merged_unpadded.lef at line 68238.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/dvsd_8216m3/runs/final_run/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/dvsd_8216m3/runs/final_run/results/placement/dvsd_8216m3.placement.def
[INFO ODB-0128] Design: dvsd_8216m3
[INFO ODB-0130]     Created 34 pins.
[INFO ODB-0131]     Created 438 components and 2801 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1612 connections.
[INFO ODB-0133]     Created 332 nets and 1189 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/dvsd_8216m3/runs/final_run/results/placement/dvsd_8216m3.placement.def
[INFO]: Setting output delay to: 0.0
[INFO]: Setting input delay to: 0.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): 
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0039] Number of created patterns = 247104.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           28          1           235         
[WARNING CTS-0043] 4992 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 247104
[INFO CTS-0047]     Num keys in characterization LUT: 1597
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008]  TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design. Skipping CTS...
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement          9.2 u
average displacement        0.0 u
max displacement            1.8 u
original HPWL            7943.3 u
legalized HPWL           8114.5 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 126 instances
[INFO DPL-0021] HPWL before            8114.5 u
[INFO DPL-0022] HPWL after             7947.0 u
[INFO DPL-0023] HPWL delta               -2.1 %
timing_report
No paths found.
timing_report_end
min_max_report
No paths found.
min_max_report_end
check_report
No paths found.
check_report_end
wns 0.00
tns 0.00
clock_skew_report
Clock 
No launch/capture paths found.

clock_skew_report_end
