INFO: [VRFC 10-2263] Analyzing Verilog file "/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Enable
WARNING: [VRFC 10-2096] empty statement in sequential block [/media/kc/Data/EE2026/project_3/project_3.srcs/sources_1/new/lab3.v:26]
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/kc/Data/EE2026/project_3/project_3.srcs/sim_1/new/lab3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_sim
