{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711910372858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711910372868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 11:39:32 2024 " "Processing started: Sun Mar 31 11:39:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711910372868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711910372868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDSIPCoreInit -c LVDSIPCoreInit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LVDSIPCoreInit -c LVDSIPCoreInit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711910372868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711910373323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711910373323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvdsipcoreinit.sv 1 1 " "Found 1 design units, including 1 entities, in source file lvdsipcoreinit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSIPCoreInit " "Found entity 1: LVDSIPCoreInit" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711910379611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvdsipcoreinit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lvdsipcoreinit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDSIPCoreInit_tb " "Found entity 1: LVDSIPCoreInit_tb" {  } { { "LVDSIPCoreInit_tb.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711910379611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(15) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(15): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(16) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(16): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(17) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(17): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(18) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(18): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(19) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(19): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(20) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(20): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(21) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(21): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(22) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(22): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LVDSIPCoreInit LVDSIPCoreInit.sv(23) " "Verilog HDL Parameter Declaration warning at LVDSIPCoreInit.sv(23): Parameter Declaration in module \"LVDSIPCoreInit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711910379611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LVDSIPCoreInit " "Elaborating entity \"LVDSIPCoreInit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711910379631 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LVDSIPCoreInit.sv(77) " "Verilog HDL Case Statement information at LVDSIPCoreInit.sv(77): all case item expressions in this case statement are onehot" {  } { { "LVDSIPCoreInit.sv" "" { Text "C:/Git Repositories/LVDS-IP-core-init/LVDSIPCoreInit.sv" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711910379631 "|LVDSIPCoreInit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711910379972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711910380086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711910380186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711910380186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711910380207 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711910380207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711910380207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711910380207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711910380217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 11:39:40 2024 " "Processing ended: Sun Mar 31 11:39:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711910380217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711910380217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711910380217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711910380217 ""}
