Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 15:00:17 2022
| Host         : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          15          
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.876     -219.767                     15                  320        0.230        0.000                      0                  320        4.500        0.000                       0                   132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -20.876     -219.767                     15                  320        0.230        0.000                      0                  320        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack      -20.876ns,  Total Violation     -219.767ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.876ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.871ns  (logic 15.018ns (48.647%)  route 15.853ns (51.353%))
  Logic Levels:           51  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.669    34.897    cn/an1[3]_i_6_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.124    35.021 r  cn/an1[0]_i_5/O
                         net (fo=4, routed)           0.818    35.839    cn/an1[0]_i_5_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I0_O)        0.124    35.963 r  cn/an2[1]_i_1/O
                         net (fo=1, routed)           0.000    35.963    cn/an2[1]_i_1_n_0
    SLICE_X54Y18         FDRE                                         r  cn/an2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.442    14.783    cn/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  cn/an2_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)        0.079    15.087    cn/an2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -35.963    
  -------------------------------------------------------------------
                         slack                                -20.876    

Slack (VIOLATED) :        -20.787ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.732ns  (logic 15.018ns (48.868%)  route 15.714ns (51.132%))
  Logic Levels:           51  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.509    34.737    cn/an1[3]_i_6_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.861 r  cn/an1[1]_i_1/O
                         net (fo=5, routed)           0.838    35.699    cn/an1[1]_i_1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.823 r  cn/an2[2]_i_1/O
                         net (fo=1, routed)           0.000    35.823    cn/an2[2]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  cn/an2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    cn/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  cn/an2_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    15.036    cn/an2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -35.823    
  -------------------------------------------------------------------
                         slack                                -20.787    

Slack (VIOLATED) :        -20.784ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.731ns  (logic 15.018ns (48.869%)  route 15.713ns (51.131%))
  Logic Levels:           51  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.509    34.737    cn/an1[3]_i_6_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.861 r  cn/an1[1]_i_1/O
                         net (fo=5, routed)           0.837    35.698    cn/an1[1]_i_1_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.822 r  cn/an1[0]_i_1/O
                         net (fo=1, routed)           0.000    35.822    cn/an1[0]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  cn/an1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.441    14.782    cn/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  cn/an1_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    15.038    cn/an1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -35.822    
  -------------------------------------------------------------------
                         slack                                -20.784    

Slack (VIOLATED) :        -20.778ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.727ns  (logic 15.018ns (48.876%)  route 15.709ns (51.124%))
  Logic Levels:           51  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.506    34.734    cn/an1[3]_i_6_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.124    34.858 r  cn/an1[2]_i_1/O
                         net (fo=5, routed)           0.836    35.694    cn/an1[2]_i_1_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.124    35.818 r  cn/an2[3]_i_1/O
                         net (fo=1, routed)           0.000    35.818    cn/an2[3]_i_1_n_0
    SLICE_X57Y18         FDRE                                         r  cn/an2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.443    14.784    cn/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  cn/an2_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    15.040    cn/an2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -35.818    
  -------------------------------------------------------------------
                         slack                                -20.778    

Slack (VIOLATED) :        -20.437ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.307ns  (logic 14.894ns (49.144%)  route 15.413ns (50.856%))
  Logic Levels:           50  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.509    34.737    cn/an1[3]_i_6_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    34.861 r  cn/an1[1]_i_1/O
                         net (fo=5, routed)           0.537    35.398    cn/an1[1]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  cn/an1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.442    14.783    cn/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  cn/an1_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.047    14.961    cn/an1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -35.398    
  -------------------------------------------------------------------
                         slack                                -20.437    

Slack (VIOLATED) :        -20.326ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.181ns  (logic 14.894ns (49.349%)  route 15.287ns (50.651%))
  Logic Levels:           50  (CARRY4=32 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    31.433 r  cn/an2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.623    32.056    cn/an2_reg[0]_i_19_n_6
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.303    32.359 r  cn/an2[0]_i_6/O
                         net (fo=1, routed)           0.000    32.359    cn/an2[0]_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.760 r  cn/an2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.760    cn/an2_reg[0]_i_1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.094 f  cn/an1_reg[3]_i_9/O[1]
                         net (fo=4, routed)           0.831    33.925    cn/an1_reg[3]_i_9_n_6
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.303    34.228 r  cn/an1[3]_i_6/O
                         net (fo=6, routed)           0.506    34.734    cn/an1[3]_i_6_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.124    34.858 r  cn/an1[2]_i_1/O
                         net (fo=5, routed)           0.414    35.272    cn/an1[2]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  cn/an1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.442    14.783    cn/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  cn/an1_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.062    14.946    cn/an1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                -20.326    

Slack (VIOLATED) :        -19.896ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.893ns  (logic 14.923ns (49.921%)  route 14.970ns (50.079%))
  Logic Levels:           49  (CARRY4=31 LUT1=1 LUT2=2 LUT3=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 f  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 f  cn/an0[2]_i_140/O
                         net (fo=64, routed)          0.514     8.874    cn/an34[14]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.998 r  cn/an2[0]_i_206/O
                         net (fo=2, routed)           0.690     9.688    cn/an2[0]_i_206_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.084 r  cn/an2_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    10.084    cn/an2_reg[0]_i_390_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  cn/an2_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    10.201    cn/an2_reg[0]_i_275_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  cn/an2_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.318    cn/an2_reg[0]_i_191_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  cn/an2_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.435    cn/an2_reg[0]_i_249_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.654 r  cn/an2_reg[0]_i_248/O[0]
                         net (fo=3, routed)           0.513    11.167    cn/an2_reg[0]_i_248_n_7
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.295    11.462 r  cn/an2[0]_i_121/O
                         net (fo=1, routed)           0.613    12.075    cn/an2[0]_i_121_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.595 r  cn/an2_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.595    cn/an2_reg[0]_i_57_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.910 r  cn/an2_reg[0]_i_65/O[3]
                         net (fo=4, routed)           0.851    13.761    cn_n_119
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.307    14.068 r  an1[3]_i_38_comp/O
                         net (fo=2, routed)           0.794    14.862    an1[3]_i_38_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.986 r  an1[3]_i_42/O
                         net (fo=1, routed)           0.000    14.986    cn/an2_reg[0]_i_590_0[3]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.362 r  cn/an1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.362    cn/an1_reg[3]_i_21_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.685 r  cn/an2_reg[0]_i_412/O[1]
                         net (fo=7, routed)           0.596    16.281    cn_n_155
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    16.587 r  an2[0]_i_593/O
                         net (fo=1, routed)           0.000    16.587    an2[0]_i_593_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.137 r  an2_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    17.137    an2_reg[0]_i_478_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  an2_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    17.251    an2_reg[0]_i_376_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  an2_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    17.365    an2_reg[0]_i_260_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.678 r  an2_reg[0]_i_176/O[3]
                         net (fo=3, routed)           1.003    18.681    cn/an2_reg[0]_i_68_0[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I1_O)        0.306    18.987 r  cn/an2[0]_i_175/O
                         net (fo=1, routed)           0.000    18.987    cn/an2[0]_i_175_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.519 r  cn/an2_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.519    cn/an2_reg[0]_i_68_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.790 f  cn/an2_reg[0]_i_31/CO[0]
                         net (fo=1, routed)           0.293    20.083    cn/an2_reg[0]_i_31_n_3
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.373    20.456 r  cn/an2[0]_i_12/O
                         net (fo=137, routed)         0.826    21.282    cn/an2[0]_i_12_n_0
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.406 r  cn/an2[0]_i_75/O
                         net (fo=1, routed)           0.000    21.406    cn/an2[0]_i_75_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.938 r  cn/an2_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.938    cn/an2_reg[0]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.052 r  cn/an1_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.052    cn/an1_reg[3]_i_46_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.166 r  cn/an1_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.166    cn/an1_reg[3]_i_78_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.500 f  cn/an1_reg[3]_i_50/O[1]
                         net (fo=2, routed)           0.765    23.265    cn/an25[14]
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.303    23.568 r  cn/an2[0]_i_664/O
                         net (fo=1, routed)           0.000    23.568    cn/an2[0]_i_664_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  cn/an2_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.118    cn/an2_reg[0]_i_625_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  cn/an2_reg[0]_i_576/CO[3]
                         net (fo=1, routed)           0.000    24.232    cn/an2_reg[0]_i_576_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.346 r  cn/an2_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.009    24.355    cn/an2_reg[0]_i_467_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.689 r  cn/an2_reg[0]_i_449/O[1]
                         net (fo=1, routed)           0.309    24.999    cn/an26[26]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.303    25.302 r  cn/an2[0]_i_558/O
                         net (fo=1, routed)           0.454    25.755    cn/an2[0]_i_558_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    25.879 f  cn/an2[0]_i_454/O
                         net (fo=7, routed)           0.848    26.727    cn/an2[0]_i_454_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I1_O)        0.124    26.851 r  cn/an2[0]_i_318/O
                         net (fo=1, routed)           0.719    27.571    cn/an2[0]_i_318_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    27.993 r  cn/an2_reg[0]_i_243/O[1]
                         net (fo=3, routed)           0.610    28.602    cn/an2_reg[0]_i_243_n_6
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.306    28.908 r  cn/an2[0]_i_97/O
                         net (fo=1, routed)           0.671    29.580    cn/an2[0]_i_97_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    30.117 r  cn/an2_reg[0]_i_49/O[2]
                         net (fo=2, routed)           0.590    30.707    cn/an2[0]_i_102_0[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.908    31.615 r  cn/an2_reg[0]_i_19/O[3]
                         net (fo=1, routed)           0.781    32.396    cn/an2_reg[0]_i_19_n_4
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.306    32.702 r  cn/an1[3]_i_14/O
                         net (fo=1, routed)           0.000    32.702    cn/an1[3]_i_14_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.282 r  cn/an1_reg[3]_i_9/O[2]
                         net (fo=4, routed)           0.484    33.766    cn/an1_reg[3]_i_9_n_5
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.302    34.068 r  cn/an1[3]_i_5/O
                         net (fo=6, routed)           0.792    34.860    cn/an1[3]_i_5_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I2_O)        0.124    34.984 r  cn/an1[3]_i_2/O
                         net (fo=1, routed)           0.000    34.984    cn/an1[3]_i_2_n_0
    SLICE_X56Y17         FDRE                                         r  cn/an1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    cn/clk_IBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  cn/an1_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         FDRE (Setup_fdre_C_D)        0.077    15.088    cn/an1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -34.984    
  -------------------------------------------------------------------
                         slack                                -19.896    

Slack (VIOLATED) :        -11.106ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.053ns  (logic 8.324ns (39.539%)  route 12.729ns (60.461%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 r  cn/an0[2]_i_140/O
                         net (fo=64, routed)          2.701    11.061    cn/an34[14]
    SLICE_X36Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.185 r  cn/an0[2]_i_274/O
                         net (fo=1, routed)           0.000    11.185    cn/an0[2]_i_274_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.735 r  cn/an0_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    11.735    cn/an0_reg[2]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  cn/an0_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.849    cn/an0_reg[2]_i_198_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.183 r  cn/an0_reg[2]_i_154/O[1]
                         net (fo=3, routed)           0.989    13.172    cn/an0_reg[2]_i_154_n_6
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.303    13.475 r  cn/an0[2]_i_128/O
                         net (fo=1, routed)           0.488    13.963    cn/an0[2]_i_128_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.361 r  cn/an0_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.361    cn/an0_reg[2]_i_45_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  cn/an0_reg[2]_i_29/O[1]
                         net (fo=3, routed)           1.006    15.701    cn_n_260
    SLICE_X32Y4          LUT3 (Prop_lut3_I1_O)        0.303    16.004 r  an0[2]_i_17/O
                         net (fo=1, routed)           0.519    16.523    cn/an0_reg[2]_i_2_0[3]
    SLICE_X33Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.908 r  cn/an0_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    cn/an0_reg[2]_i_5_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  cn/an0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    cn/an0_reg[2]_i_2_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.356 r  cn/an0_reg[0]_i_127/O[1]
                         net (fo=10, routed)          1.484    18.840    cn_n_289
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.303    19.143 r  an0[0]_i_131/O
                         net (fo=2, routed)           0.327    19.470    an0[0]_i_131_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124    19.594 r  an0[0]_i_82/O
                         net (fo=2, routed)           1.009    20.602    an0[0]_i_82_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  an0[0]_i_86/O
                         net (fo=1, routed)           0.000    20.726    an0[0]_i_86_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.258 r  an0_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.258    an0_reg[0]_i_42_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  an0_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.372    an0_reg[0]_i_20_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.706 r  an0_reg[0]_i_5/O[1]
                         net (fo=3, routed)           0.887    22.593    cn/an0_reg[0]_i_13_0[1]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.303    22.896 r  cn/an0[0]_i_34/O
                         net (fo=1, routed)           0.521    23.417    cn/an0[0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.924 r  cn/an0_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.924    cn/an0_reg[0]_i_13_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  cn/an0_reg[0]_i_4/CO[2]
                         net (fo=5, routed)           0.603    24.755    cn/count2_reg[29]_1[0]
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.313    25.068 r  cn/an0[3]_i_2/O
                         net (fo=1, routed)           0.952    26.020    cn/an0[3]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    26.144 r  cn/an0[3]_i_1/O
                         net (fo=1, routed)           0.000    26.144    cn/an0[3]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  cn/an0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.440    14.781    cn/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  cn/an0_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.032    15.038    cn/an0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -26.144    
  -------------------------------------------------------------------
                         slack                                -11.106    

Slack (VIOLATED) :        -11.072ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.018ns  (logic 8.448ns (40.194%)  route 12.570ns (59.806%))
  Logic Levels:           29  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 r  cn/an0[2]_i_140/O
                         net (fo=64, routed)          2.701    11.061    cn/an34[14]
    SLICE_X36Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.185 r  cn/an0[2]_i_274/O
                         net (fo=1, routed)           0.000    11.185    cn/an0[2]_i_274_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.735 r  cn/an0_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    11.735    cn/an0_reg[2]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  cn/an0_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.849    cn/an0_reg[2]_i_198_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.183 r  cn/an0_reg[2]_i_154/O[1]
                         net (fo=3, routed)           0.989    13.172    cn/an0_reg[2]_i_154_n_6
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.303    13.475 r  cn/an0[2]_i_128/O
                         net (fo=1, routed)           0.488    13.963    cn/an0[2]_i_128_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.361 r  cn/an0_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.361    cn/an0_reg[2]_i_45_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  cn/an0_reg[2]_i_29/O[1]
                         net (fo=3, routed)           1.006    15.701    cn_n_260
    SLICE_X32Y4          LUT3 (Prop_lut3_I1_O)        0.303    16.004 r  an0[2]_i_17/O
                         net (fo=1, routed)           0.519    16.523    cn/an0_reg[2]_i_2_0[3]
    SLICE_X33Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.908 r  cn/an0_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    cn/an0_reg[2]_i_5_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  cn/an0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    cn/an0_reg[2]_i_2_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.356 r  cn/an0_reg[0]_i_127/O[1]
                         net (fo=10, routed)          1.484    18.840    cn_n_289
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.303    19.143 r  an0[0]_i_131/O
                         net (fo=2, routed)           0.327    19.470    an0[0]_i_131_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124    19.594 r  an0[0]_i_82/O
                         net (fo=2, routed)           1.009    20.602    an0[0]_i_82_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  an0[0]_i_86/O
                         net (fo=1, routed)           0.000    20.726    an0[0]_i_86_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.258 r  an0_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.258    an0_reg[0]_i_42_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  an0_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.372    an0_reg[0]_i_20_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.706 r  an0_reg[0]_i_5/O[1]
                         net (fo=3, routed)           0.887    22.593    cn/an0_reg[0]_i_13_0[1]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.303    22.896 r  cn/an0[0]_i_34/O
                         net (fo=1, routed)           0.521    23.417    cn/an0[0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.924 r  cn/an0_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.924    cn/an0_reg[0]_i_13_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  cn/an0_reg[0]_i_4/CO[2]
                         net (fo=5, routed)           0.632    24.784    cn/count2_reg[29]_1[0]
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.313    25.097 r  cn/an0[2]_i_3/O
                         net (fo=3, routed)           0.183    25.280    cn/count2_reg[31]_rep__0_5
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.404 r  cn/an0[3]_i_4/O
                         net (fo=2, routed)           0.581    25.985    sw/an0_reg[2]_2
    SLICE_X37Y13         LUT6 (Prop_lut6_I5_O)        0.124    26.109 r  sw/an0[2]_i_1/O
                         net (fo=1, routed)           0.000    26.109    cn/D[1]
    SLICE_X37Y13         FDRE                                         r  cn/an0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.440    14.781    cn/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  cn/an0_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.031    15.037    cn/an0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -26.109    
  -------------------------------------------------------------------
                         slack                                -11.072    

Slack (VIOLATED) :        -10.883ns  (required time - arrival time)
  Source:                 cn/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/an0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.826ns  (logic 8.324ns (39.969%)  route 12.502ns (60.031%))
  Logic Levels:           28  (CARRY4=17 LUT1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570     5.091    cn/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  cn/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  cn/count2_reg[0]/Q
                         net (fo=26, routed)          0.193     5.740    cn/count2_reg[0]
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.124     5.864 r  cn/an3[3]_i_18/O
                         net (fo=1, routed)           0.338     6.202    cn/an3[3]_i_18_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.782 r  cn/an3_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.782    cn/an3_reg[3]_i_14_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  cn/an0_reg[2]_i_153/CO[3]
                         net (fo=1, routed)           0.000     6.896    cn/an0_reg[2]_i_153_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  cn/an0_reg[2]_i_136/CO[3]
                         net (fo=1, routed)           0.000     7.010    cn/an0_reg[2]_i_136_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.344 r  cn/an0_reg[2]_i_137/O[1]
                         net (fo=20, routed)          0.713     8.056    cn/an35[14]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.303     8.359 r  cn/an0[2]_i_140/O
                         net (fo=64, routed)          2.701    11.061    cn/an34[14]
    SLICE_X36Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.185 r  cn/an0[2]_i_274/O
                         net (fo=1, routed)           0.000    11.185    cn/an0[2]_i_274_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.735 r  cn/an0_reg[2]_i_174/CO[3]
                         net (fo=1, routed)           0.000    11.735    cn/an0_reg[2]_i_174_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.849 r  cn/an0_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.849    cn/an0_reg[2]_i_198_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.183 r  cn/an0_reg[2]_i_154/O[1]
                         net (fo=3, routed)           0.989    13.172    cn/an0_reg[2]_i_154_n_6
    SLICE_X40Y4          LUT6 (Prop_lut6_I5_O)        0.303    13.475 r  cn/an0[2]_i_128/O
                         net (fo=1, routed)           0.488    13.963    cn/an0[2]_i_128_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.361 r  cn/an0_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.361    cn/an0_reg[2]_i_45_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.695 r  cn/an0_reg[2]_i_29/O[1]
                         net (fo=3, routed)           1.006    15.701    cn_n_260
    SLICE_X32Y4          LUT3 (Prop_lut3_I1_O)        0.303    16.004 r  an0[2]_i_17/O
                         net (fo=1, routed)           0.519    16.523    cn/an0_reg[2]_i_2_0[3]
    SLICE_X33Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.908 r  cn/an0_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    cn/an0_reg[2]_i_5_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  cn/an0_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    cn/an0_reg[2]_i_2_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.356 r  cn/an0_reg[0]_i_127/O[1]
                         net (fo=10, routed)          1.484    18.840    cn_n_289
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.303    19.143 r  an0[0]_i_131/O
                         net (fo=2, routed)           0.327    19.470    an0[0]_i_131_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124    19.594 r  an0[0]_i_82/O
                         net (fo=2, routed)           1.009    20.602    an0[0]_i_82_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    20.726 r  an0[0]_i_86/O
                         net (fo=1, routed)           0.000    20.726    an0[0]_i_86_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.258 r  an0_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.258    an0_reg[0]_i_42_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.372 r  an0_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.372    an0_reg[0]_i_20_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.706 r  an0_reg[0]_i_5/O[1]
                         net (fo=3, routed)           0.887    22.593    cn/an0_reg[0]_i_13_0[1]
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.303    22.896 r  cn/an0[0]_i_34/O
                         net (fo=1, routed)           0.521    23.417    cn/an0[0]_i_34_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.924 r  cn/an0_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.924    cn/an0_reg[0]_i_13_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.152 r  cn/an0_reg[0]_i_4/CO[2]
                         net (fo=5, routed)           0.878    25.030    cn/count2_reg[29]_1[0]
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.313    25.343 r  cn/an0[1]_i_2/O
                         net (fo=1, routed)           0.451    25.793    cn/an0[1]_i_2_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.917 r  cn/an0[1]_i_1/O
                         net (fo=1, routed)           0.000    25.917    cn/an0[1]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  cn/an0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.439    14.780    cn/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  cn/an0_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.029    15.034    cn/an0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -25.917    
  -------------------------------------------------------------------
                         slack                                -10.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/s2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.496%)  route 0.142ns (40.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ck/s2_reg/Q
                         net (fo=10, routed)          0.142     1.779    ck/dp_OBUF
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  ck/s2_i_1/O
                         net (fo=1, routed)           0.000     1.824    ck/s2_i_1_n_0
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.985    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.121     1.594    ck/s2_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw/prev_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/prev_pause_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.576%)  route 0.104ns (31.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.554     1.437    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  sw/prev_reset_reg/Q
                         net (fo=5, routed)           0.104     1.669    sw/prev_reset
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.099     1.768 r  sw/prev_pause_i_1/O
                         net (fo=1, routed)           0.000     1.768    sw/prev_pause_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.092     1.529    sw/prev_pause_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sw/prev_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw/prev_continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.554     1.437    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  sw/prev_reset_reg/Q
                         net (fo=5, routed)           0.105     1.670    sw/prev_reset
    SLICE_X36Y20         LUT4 (Prop_lut4_I3_O)        0.099     1.769 r  sw/prev_continue_i_1/O
                         net (fo=1, routed)           0.000     1.769    sw/prev_continue_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     1.528    sw/prev_continue_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cn/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.442    cn/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  cn/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cn/count1_reg[19]/Q
                         net (fo=3, routed)           0.118     1.701    cn/count1_reg[19]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  cn/count1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    cn/count1_reg[16]_i_1_n_4
    SLICE_X29Y15         FDRE                                         r  cn/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.827     1.954    cn/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  cn/count1_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    cn/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.556     1.439    cn/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  cn/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cn/count1_reg[31]/Q
                         net (fo=3, routed)           0.120     1.700    cn/count1_reg[31]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  cn/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    cn/count1_reg[28]_i_1_n_4
    SLICE_X29Y18         FDRE                                         r  cn/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.824     1.951    cn/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  cn/count1_reg[31]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    cn/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.442    cn/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  cn/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cn/count1_reg[11]/Q
                         net (fo=3, routed)           0.120     1.703    cn/count1_reg[11]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  cn/count1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    cn/count1_reg[8]_i_1_n_4
    SLICE_X29Y13         FDRE                                         r  cn/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    cn/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  cn/count1_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    cn/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.442    cn/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  cn/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cn/count1_reg[15]/Q
                         net (fo=3, routed)           0.120     1.703    cn/count1_reg[15]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  cn/count1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    cn/count1_reg[12]_i_1_n_4
    SLICE_X29Y14         FDRE                                         r  cn/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    cn/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  cn/count1_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    cn/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    cn/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  cn/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cn/count1_reg[3]/Q
                         net (fo=3, routed)           0.120     1.705    cn/count1_reg[3]
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  cn/count1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    cn/count1_reg[0]_i_2_n_4
    SLICE_X29Y11         FDRE                                         r  cn/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    cn/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  cn/count1_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    cn/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.443    cn/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  cn/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cn/count1_reg[7]/Q
                         net (fo=3, routed)           0.120     1.704    cn/count1_reg[7]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  cn/count1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    cn/count1_reg[4]_i_1_n_4
    SLICE_X29Y12         FDRE                                         r  cn/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     1.956    cn/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  cn/count1_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    cn/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cn/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cn/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.441    cn/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  cn/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cn/count1_reg[23]/Q
                         net (fo=3, routed)           0.120     1.702    cn/count1_reg[23]
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  cn/count1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    cn/count1_reg[20]_i_1_n_4
    SLICE_X29Y16         FDRE                                         r  cn/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     1.953    cn/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  cn/count1_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    cn/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   ck/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   ck/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   ck/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   ck/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   ck/count1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   ck/count1_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   ck/count1_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   ck/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   ck/count1_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   ck/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   ck/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   ck/count1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  continue_IBUF_inst/O
                         net (fo=6, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.965ns (69.370%)  route 2.192ns (30.630%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  pause (IN)
                         net (fo=0)                   0.000     0.000    pause
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  pause_IBUF_inst/O
                         net (fo=5, routed)           2.192     3.656    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.157 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.157    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.958ns (69.324%)  route 2.194ns (30.676%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  start_IBUF_inst/O
                         net (fo=4, routed)           2.194     3.642    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.151 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.151    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.958ns (69.748%)  route 2.150ns (30.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.150     3.603    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.108 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  start_IBUF_inst/O
                         net (fo=4, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.434ns (74.757%)  route 0.484ns (25.243%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  pause (IN)
                         net (fo=0)                   0.000     0.000    pause
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pause_IBUF_inst/O
                         net (fo=5, routed)           0.484     0.716    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.918 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.918    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  continue_IBUF_inst/O
                         net (fo=6, routed)           0.822     1.051    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 4.528ns (48.091%)  route 4.887ns (51.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.269     6.939    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  cn/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.300     8.362    cn/temp[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I0_O)        0.146     8.508 r  cn/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.318    10.826    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.566 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.566    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 4.547ns (48.870%)  route 4.757ns (51.130%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.328     6.997    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178     8.299    cn/temp[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.451 r  cn/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.252    10.703    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    14.456 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.456    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.507ns (49.124%)  route 4.667ns (50.876%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.328     6.997    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188     8.309    cn/temp[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I1_O)        0.150     8.459 r  cn/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.152    10.611    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.325 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.325    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.297ns (46.860%)  route 4.873ns (53.140%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.269     6.939    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  cn/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.300     8.362    cn/temp[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.486 r  cn/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.304    10.791    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.322 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.322    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.270ns (46.976%)  route 4.820ns (53.024%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.328     6.997    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188     8.309    cn/temp[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.433 r  cn/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.304    10.738    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.242 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.242    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 4.301ns (48.197%)  route 4.623ns (51.803%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.328     6.997    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178     8.299    cn/temp[2]
    SLICE_X50Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.423 r  cn/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.117    10.540    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.075 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.075    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.286ns (49.028%)  route 4.456ns (50.972%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s1_reg/Q
                         net (fo=9, routed)           1.269     6.939    cn/s1temp
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.063 f  cn/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.073     8.136    cn/temp[1]
    SLICE_X50Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.260 r  cn/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.113    10.373    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.893 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.893    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.367ns (57.159%)  route 3.273ns (42.841%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s2_reg/Q
                         net (fo=10, routed)          1.466     7.135    ck/dp_OBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.146     7.281 r  ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.088    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.791 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.791    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.404ns (58.529%)  route 3.121ns (41.471%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  ck/s2_reg/Q
                         net (fo=10, routed)          1.458     7.127    ck/dp_OBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.279 r  ck/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.942    an_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.676 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.676    an[0]
    W4                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 4.165ns (55.993%)  route 3.273ns (44.007%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.630     5.151    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  ck/s2_reg/Q
                         net (fo=10, routed)          1.466     7.135    ck/dp_OBUF
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.259 r  ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.067    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.590 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.590    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck/s2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.363ns (77.325%)  route 0.400ns (22.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ck/s2_reg/Q
                         net (fo=10, routed)          0.400     2.037    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.235 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.235    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.413ns (60.398%)  route 0.926ns (39.602%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  ck/s1_reg/Q
                         net (fo=9, routed)           0.563     2.201    ck/s1temp
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.246 r  ck/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.609    an_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.813 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.813    an[3]
    U2                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.493ns (62.568%)  route 0.893ns (37.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ck/s1_reg/Q
                         net (fo=9, routed)           0.563     2.201    ck/s1temp
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.246 r  ck/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.576    an_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.860 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.860    an[0]
    W4                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.433ns (59.853%)  route 0.961ns (40.147%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ck/s1_reg/Q
                         net (fo=9, routed)           0.568     2.206    ck/s1temp
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.251 r  ck/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.643    an_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.867 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.867    an[1]
    V4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.474ns (60.394%)  route 0.967ns (39.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.590     1.473    ck/clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  ck/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  ck/s1_reg/Q
                         net (fo=9, routed)           0.568     2.206    ck/s1temp
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.044     2.250 r  ck/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.648    an_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.914 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.914    an[2]
    U4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/an2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.452ns (57.501%)  route 1.073ns (42.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    cn/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  cn/an2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  cn/an2_reg[3]/Q
                         net (fo=1, routed)           0.346     1.931    cn/an2[3]
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.976 f  cn/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.176     2.152    cn/temp[3]
    SLICE_X50Y17         LUT4 (Prop_lut4_I3_O)        0.045     2.197 r  cn/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.748    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.969 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.969    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/an2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.463ns (55.686%)  route 1.165ns (44.314%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.441    cn/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  cn/an2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cn/an2_reg[2]/Q
                         net (fo=1, routed)           0.289     1.871    cn/an2[2]
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.239     2.155    cn/temp[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  cn/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.837    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.069 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.069    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/an2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.467ns (55.835%)  route 1.160ns (44.165%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    cn/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  cn/an2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  cn/an2_reg[0]/Q
                         net (fo=1, routed)           0.299     1.884    cn/an2[0]
    SLICE_X52Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  cn/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.310     2.239    cn/temp[0]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.284 r  cn/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.835    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.071 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.071    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/an3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.437ns (53.315%)  route 1.258ns (46.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.559     1.442    cn/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  cn/an3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  cn/an3_reg[1]/Q
                         net (fo=1, routed)           0.369     1.952    cn/an3[1]
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.997 r  cn/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.252     2.250    cn/temp[1]
    SLICE_X50Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.295 r  cn/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.931    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.137 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.137    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/an2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.536ns (56.808%)  route 1.168ns (43.192%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.558     1.441    cn/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  cn/an2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cn/an2_reg[2]/Q
                         net (fo=1, routed)           0.289     1.871    cn/an2[2]
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  cn/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.239     2.155    cn/temp[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.048     2.203 r  cn/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.843    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     4.146 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.146    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            sw/reset_watch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.709ns (30.745%)  route 3.850ns (69.255%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  continue_IBUF_inst/O
                         net (fo=6, routed)           2.864     4.326    sw/led_OBUF[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.450 f  sw/enable_watch_i_2/O
                         net (fo=2, routed)           0.654     5.104    sw/enable_watch_i_2_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     5.228 r  sw/reset_watch_i_1/O
                         net (fo=1, routed)           0.332     5.560    sw/reset_watch_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/reset_watch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.775    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/reset_watch_reg/C

Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            sw/enable_watch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.457ns  (logic 1.738ns (31.858%)  route 3.718ns (68.142%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  continue_IBUF_inst/O
                         net (fo=6, routed)           2.864     4.326    sw/led_OBUF[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.450 r  sw/enable_watch_i_2/O
                         net (fo=2, routed)           0.661     5.111    sw/enable_watch_i_2_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.264 r  sw/enable_watch_i_1/O
                         net (fo=1, routed)           0.193     5.457    sw/enable_watch_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  sw/enable_watch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.775    sw/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  sw/enable_watch_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 1.701ns (32.647%)  route 3.509ns (67.353%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.713     4.165    sw/led_OBUF[0]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.289 r  sw/prev_start_i_2/O
                         net (fo=1, routed)           0.796     5.086    sw/enable_watch10_out
    SLICE_X36Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.210 r  sw/prev_start_i_1/O
                         net (fo=1, routed)           0.000     5.210    sw/prev_start_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  sw/prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.433     4.774    sw/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  sw/prev_start_reg/C

Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            sw/prev_pause_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.599ns  (logic 1.585ns (34.472%)  route 3.014ns (65.528%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  continue_IBUF_inst/O
                         net (fo=6, routed)           3.014     4.475    sw/led_OBUF[1]
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.599 r  sw/prev_pause_i_1/O
                         net (fo=1, routed)           0.000     4.599    sw/prev_pause_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.775    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/C

Slack:                    inf
  Source:                 continue
                            (input port)
  Destination:            sw/prev_continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.585ns (36.160%)  route 2.799ns (63.840%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  continue (IN)
                         net (fo=0)                   0.000     0.000    continue
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  continue_IBUF_inst/O
                         net (fo=6, routed)           2.799     4.260    sw/led_OBUF[1]
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.384 r  sw/prev_continue_i_1/O
                         net (fo=1, routed)           0.000     4.384    sw/prev_continue_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.775    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/prev_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.453ns (41.547%)  route 2.044ns (58.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.044     3.497    sw/led_OBUF[0]
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.434     4.775    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/prev_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.221ns (18.934%)  route 0.946ns (81.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.946     1.167    sw/led_OBUF[0]
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_reset_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/prev_continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.266ns (21.329%)  route 0.981ns (78.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.981     1.202    sw/led_OBUF[0]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.247 r  sw/prev_continue_i_1/O
                         net (fo=1, routed)           0.000     1.247    sw/prev_continue_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_continue_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/prev_pause_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.266ns (21.312%)  route 0.982ns (78.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           0.982     1.203    sw/led_OBUF[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.248 r  sw/prev_pause_i_1/O
                         net (fo=1, routed)           0.000     1.248    sw/prev_pause_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/prev_pause_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            sw/prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.262ns (19.005%)  route 1.115ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  start_IBUF_inst/O
                         net (fo=4, routed)           1.115     1.332    sw/led_OBUF[3]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.377 r  sw/prev_start_i_1/O
                         net (fo=1, routed)           0.000     1.377    sw/prev_start_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  sw/prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.820     1.947    sw/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  sw/prev_start_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/enable_watch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.264ns (17.522%)  route 1.242ns (82.478%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.184     1.405    sw/led_OBUF[0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I4_O)        0.043     1.448 r  sw/enable_watch_i_1/O
                         net (fo=1, routed)           0.059     1.506    sw/enable_watch_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  sw/enable_watch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  sw/enable_watch_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sw/reset_watch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.266ns (17.115%)  route 1.288ns (82.885%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=7, routed)           1.176     1.397    sw/led_OBUF[0]
    SLICE_X36Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.442 r  sw/reset_watch_i_1/O
                         net (fo=1, routed)           0.112     1.554    sw/reset_watch_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  sw/reset_watch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.821     1.948    sw/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  sw/reset_watch_reg/C





