Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 21:50:52 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 genblk1[1].filterm/mconv/g_shift1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[1].filterm/mconv/g_out_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 7.000ns (49.946%)  route 7.015ns (50.054%))
  Logic Levels:           19  (CARRY4=11 LUT3=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     1.794    -0.830    genblk1[1].filterm/mconv/clk_out1
    SLICE_X61Y32         FDRE                                         r  genblk1[1].filterm/mconv/g_shift1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  genblk1[1].filterm/mconv/g_shift1[-1111111110]/Q
                         net (fo=3, estimated)        1.203     0.792    genblk1[1].filterm/mconv/g_shift1[-_n_0_1111111110]
    SLICE_X60Y28         LUT3 (Prop_lut3_I0_O)        0.299     1.091 r  genblk1[1].filterm/mconv/g_shift1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.091    genblk1[1].filterm/mconv/g_shift1_carry_i_7_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     1.321 r  genblk1[1].filterm/mconv/g_shift1_carry/O[1]
                         net (fo=2, estimated)        0.777     2.098    genblk1[1].filterm/mconv/g_shift1_carry_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.306     2.404 r  genblk1[1].filterm/mconv/g_shift1__17_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    genblk1[1].filterm/mconv/g_shift1__17_carry_i_3_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.634 r  genblk1[1].filterm/mconv/g_shift1__17_carry/O[1]
                         net (fo=2, estimated)        0.777     3.411    genblk1[1].filterm/mconv/g_shift1__17_carry_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.306     3.717 r  genblk1[1].filterm/mconv/g_shift1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     3.717    genblk1[1].filterm/mconv/g_shift1__37_carry_i_3_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.295 r  genblk1[1].filterm/mconv/g_shift1__37_carry/O[2]
                         net (fo=2, estimated)        0.601     4.896    genblk1[1].filterm/mconv/g_shift1__37_carry_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301     5.197 r  genblk1[1].filterm/mconv/g_shift1__59_carry_i_2/O
                         net (fo=1, routed)           0.000     5.197    genblk1[1].filterm/mconv/g_shift1__59_carry_i_2_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.577 r  genblk1[1].filterm/mconv/g_shift1__59_carry/CO[3]
                         net (fo=1, estimated)        0.000     5.577    genblk1[1].filterm/mconv/g_shift1__59_carry_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.796 r  genblk1[1].filterm/mconv/g_shift1__59_carry__0/O[0]
                         net (fo=2, estimated)        0.444     6.240    genblk1[1].filterm/mconv/g_shift1__59_carry__0_n_7
    SLICE_X59Y34         LUT3 (Prop_lut3_I2_O)        0.295     6.535 r  genblk1[1].filterm/mconv/g_shift1__83_carry_i_1/O
                         net (fo=1, routed)           0.000     6.535    genblk1[1].filterm/mconv/g_shift1__83_carry_i_1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.936 r  genblk1[1].filterm/mconv/g_shift1__83_carry/CO[3]
                         net (fo=1, estimated)        0.000     6.936    genblk1[1].filterm/mconv/g_shift1__83_carry_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.158 r  genblk1[1].filterm/mconv/g_shift1__83_carry__0/O[0]
                         net (fo=2, estimated)        0.518     7.676    genblk1[1].filterm/mconv/g_shift1__83_carry__0_n_7
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.299     7.975 r  genblk1[1].filterm/mconv/g_shift1__106_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.975    genblk1[1].filterm/mconv/g_shift1__106_carry__0_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.205 r  genblk1[1].filterm/mconv/g_shift1__106_carry__0/O[1]
                         net (fo=2, estimated)        0.713     8.918    genblk1[1].filterm/mconv/g_shift1__106_carry__0_n_6
    SLICE_X57Y37         LUT3 (Prop_lut3_I2_O)        0.306     9.224 r  genblk1[1].filterm/mconv/g_shift1__131_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.224    genblk1[1].filterm/mconv/g_shift1__131_carry__0_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.864 r  genblk1[1].filterm/mconv/g_shift1__131_carry__0/O[3]
                         net (fo=1, estimated)        0.505    10.369    genblk1[1].filterm/mconv/C__0[7]
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    11.051 r  genblk1[1].filterm/mconv/g_shift1__156_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    11.051    genblk1[1].filterm/mconv/g_shift1__156_carry__0_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.374 r  genblk1[1].filterm/mconv/g_shift1__156_carry__1/O[1]
                         net (fo=1, estimated)        0.995    12.369    genblk1[1].filterm/mconv/g_shift1[9]
    SLICE_X55Y38         LUT3 (Prop_lut3_I2_O)        0.334    12.703 r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2_i_1/O
                         net (fo=1, estimated)        0.482    13.185    genblk1[1].filterm/mconv/g_out_reg[5]_srl2_i_1_n_0
    SLICE_X50Y39         SRL16E                                       r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    10.563 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    12.196    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_gen/clkout1_buf/O
                         net (fo=2774, estimated)     1.674    13.961    genblk1[1].filterm/mconv/clk_out1
    SLICE_X50Y39         SRL16E                                       r  genblk1[1].filterm/mconv/g_out_reg[5]_srl2/CLK
                         clock pessimism              0.489    14.450    
                         clock uncertainty           -0.130    14.320    
    SLICE_X50Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.238    14.082    genblk1[1].filterm/mconv/g_out_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  0.897    




