TimeQuest Timing Analyzer report for fifo
Fri May 05 16:31:07 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'w_clk'
 13. Slow 1200mV 85C Model Setup: 'r_clk'
 14. Slow 1200mV 85C Model Hold: 'w_clk'
 15. Slow 1200mV 85C Model Hold: 'r_clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'w_clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'r_clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'w_clk'
 30. Slow 1200mV 0C Model Setup: 'r_clk'
 31. Slow 1200mV 0C Model Hold: 'w_clk'
 32. Slow 1200mV 0C Model Hold: 'r_clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'w_clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'r_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'w_clk'
 46. Fast 1200mV 0C Model Setup: 'r_clk'
 47. Fast 1200mV 0C Model Hold: 'w_clk'
 48. Fast 1200mV 0C Model Hold: 'r_clk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'w_clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'r_clk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; fifo                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6F17C7                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; r_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { r_clk } ;
; w_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 180.44 MHz ; 180.44 MHz      ; w_clk      ;      ;
; 196.27 MHz ; 196.27 MHz      ; r_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; w_clk ; -4.542 ; -47.852            ;
; r_clk ; -4.095 ; -41.564            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; w_clk ; 0.356 ; 0.000              ;
; r_clk ; 0.398 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; w_clk ; -3.000 ; -57.339                          ;
; r_clk ; -3.000 ; -51.953                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'w_clk'                                                                                                                                                                                                                                           ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.542 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 5.469      ;
; -4.253 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.138 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 5.065      ;
; -3.994 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.921      ;
; -3.919 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.846      ;
; -3.845 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.772      ;
; -3.832 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.759      ;
; -3.758 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.685      ;
; -3.410 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 4.337      ;
; -3.043 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.970      ;
; -2.964 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.890      ;
; -2.873 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.800      ;
; -2.836 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.763      ;
; -2.754 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.681      ;
; -2.736 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.663      ;
; -2.720 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.646      ;
; -2.713 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.639      ;
; -2.673 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.599      ;
; -2.670 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.596      ;
; -2.642 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.568      ;
; -2.586 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 3.509      ;
; -2.547 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.474      ;
; -2.536 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.462      ;
; -2.515 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.442      ;
; -2.509 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 3.437      ;
; -2.475 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.402      ;
; -2.472 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.399      ;
; -2.452 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.378      ;
; -2.441 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.067     ; 3.372      ;
; -2.431 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.357      ;
; -2.430 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.357      ;
; -2.365 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.292      ;
; -2.362 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.289      ;
; -2.353 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.279      ;
; -2.344 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 3.267      ;
; -2.338 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.265      ;
; -2.334 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.260      ;
; -2.320 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.246      ;
; -2.297 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 3.220      ;
; -2.296 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 3.224      ;
; -2.258 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.185      ;
; -2.254 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.181      ;
; -2.229 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.155      ;
; -2.220 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 3.148      ;
; -2.192 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.119      ;
; -2.142 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.068      ;
; -2.126 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 3.054      ;
; -2.126 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.053      ;
; -2.122 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.049      ;
; -2.121 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.047      ;
; -2.118 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.044      ;
; -2.117 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.043      ;
; -2.094 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 3.021      ;
; -2.076 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 3.002      ;
; -2.064 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.990      ;
; -2.055 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 2.978      ;
; -2.038 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.966      ;
; -2.007 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.935      ;
; -1.995 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.922      ;
; -1.984 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.910      ;
; -1.970 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.896      ;
; -1.959 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 2.882      ;
; -1.932 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.858      ;
; -1.931 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.859      ;
; -1.859 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.787      ;
; -1.825 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.753      ;
; -1.822 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.750      ;
; -1.795 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.721      ;
; -1.744 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.670      ;
; -1.718 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.646      ;
; -1.691 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.067     ; 2.622      ;
; -1.586 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.514      ;
; -1.575 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.503      ;
; -1.549 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.476      ;
; -1.502 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.428      ;
; -1.467 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.394      ;
; -1.458 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.385      ;
; -1.417 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.344      ;
; -1.398 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.325      ;
; -1.395 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 2.318      ;
; -1.316 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.075     ; 2.239      ;
; -1.285 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.212      ;
; -1.266 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.193      ;
; -1.260 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.187      ;
; -1.254 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.181      ;
; -1.210 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.138      ;
; -1.134 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.061      ;
; -1.130 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.057      ;
; -1.128 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.055      ;
; -1.113 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.070     ; 2.041      ;
; -1.102 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 2.028      ;
; -1.090 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.017      ;
; -1.087 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 2.014      ;
; -1.084 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 1.000        ; -0.069     ; 2.013      ;
; -1.071 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.998      ;
; -1.068 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.995      ;
; -1.049 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.292      ; 2.379      ;
; -1.049 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ; w_clk        ; w_clk       ; 1.000        ; 0.292      ; 2.379      ;
; -1.048 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ; w_clk        ; w_clk       ; 1.000        ; 0.298      ; 2.384      ;
; -1.047 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.974      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'r_clk'                                                                                                          ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -4.095 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 5.022      ;
; -3.636 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 4.564      ;
; -3.549 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 4.477      ;
; -3.508 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 4.436      ;
; -3.418 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 4.346      ;
; -2.929 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 3.857      ;
; -2.903 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 3.831      ;
; -2.874 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.069     ; 3.803      ;
; -2.874 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.069     ; 3.803      ;
; -2.663 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 3.589      ;
; -2.534 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.074     ; 3.458      ;
; -2.472 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 3.400      ;
; -2.470 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.074     ; 3.394      ;
; -2.420 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.350      ;
; -2.418 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.348      ;
; -2.407 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 3.333      ;
; -2.385 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 3.312      ;
; -2.333 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.263      ;
; -2.331 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.261      ;
; -2.292 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.222      ;
; -2.290 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 3.218      ;
; -2.290 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.220      ;
; -2.254 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.074     ; 3.178      ;
; -2.202 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.132      ;
; -2.200 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 3.130      ;
; -2.189 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 3.115      ;
; -2.066 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.993      ;
; -2.066 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.991      ;
; -1.985 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.912      ;
; -1.979 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.904      ;
; -1.939 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.866      ;
; -1.935 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.862      ;
; -1.920 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.848      ;
; -1.880 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 2.810      ;
; -1.873 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.798      ;
; -1.852 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.779      ;
; -1.844 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.770      ;
; -1.833 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.761      ;
; -1.811 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.738      ;
; -1.805 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.731      ;
; -1.792 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.720      ;
; -1.751 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.678      ;
; -1.721 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.648      ;
; -1.702 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.630      ;
; -1.699 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.625      ;
; -1.694 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.620      ;
; -1.682 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 2.612      ;
; -1.679 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.606      ;
; -1.667 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.592      ;
; -1.664 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.591      ;
; -1.660 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.588      ;
; -1.658 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.586      ;
; -1.657 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.582      ;
; -1.623 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.550      ;
; -1.589 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.516      ;
; -1.570 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.498      ;
; -1.567 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.493      ;
; -1.549 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.477      ;
; -1.548 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.474      ;
; -1.539 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.464      ;
; -1.533 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.460      ;
; -1.526 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.451      ;
; -1.491 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.418      ;
; -1.489 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.416      ;
; -1.474 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.399      ;
; -1.455 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 2.385      ;
; -1.443 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.070     ; 2.371      ;
; -1.433 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.360      ;
; -1.416 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.342      ;
; -1.407 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.332      ;
; -1.401 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.328      ;
; -1.394 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.319      ;
; -1.378 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 2.308      ;
; -1.378 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.305      ;
; -1.368 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.293      ;
; -1.365 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.292      ;
; -1.291 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.218      ;
; -1.278 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.205      ;
; -1.275 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.073     ; 2.200      ;
; -1.274 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.201      ;
; -1.201 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.128      ;
; -1.153 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.080      ;
; -1.116 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.043      ;
; -1.102 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.029      ;
; -1.097 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.024      ;
; -1.090 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.017      ;
; -1.087 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 2.014      ;
; -1.082 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]  ; r_clk        ; r_clk       ; 1.000        ; -0.072     ; 2.008      ;
; -1.068 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.995      ;
; -1.000 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.927      ;
; -0.971 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.898      ;
; -0.970 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.897      ;
; -0.959 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.886      ;
; -0.955 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.882      ;
; -0.940 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.867      ;
; -0.936 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.863      ;
; -0.935 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.068     ; 1.865      ;
; -0.869 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.796      ;
; -0.868 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.795      ;
; -0.839 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.071     ; 1.766      ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'w_clk'                                                                                                                                                                                                                                           ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; w_ctrl:w_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.009      ;
; 0.359 ; w_ctrl:w_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.012      ;
; 0.372 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.696      ;
; 0.372 ; r_ctrl:r_ctrl_inst|gaddr[4]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.696      ;
; 0.372 ; r_ctrl:r_ctrl_inst|gaddr[5]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.696      ;
; 0.373 ; r_ctrl:r_ctrl_inst|gaddr[7]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.697      ;
; 0.376 ; w_ctrl:w_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.029      ;
; 0.377 ; w_ctrl:w_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.030      ;
; 0.413 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.066      ;
; 0.542 ; r_ctrl:r_ctrl_inst|gaddr[6]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.866      ;
; 0.542 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.866      ;
; 0.542 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.866      ;
; 0.543 ; r_ctrl:r_ctrl_inst|gaddr[3]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.867      ;
; 0.566 ; r_ctrl:r_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.098      ; 0.890      ;
; 0.598 ; w_ctrl:w_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.251      ;
; 0.610 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 0.867      ;
; 0.621 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 0.879      ;
; 0.666 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 0.923      ;
; 0.669 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 0.926      ;
; 0.670 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 0.927      ;
; 0.754 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.011      ;
; 0.776 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.033      ;
; 0.811 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.070      ; 1.067      ;
; 0.813 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.070      ;
; 0.814 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.071      ;
; 0.815 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.072      ;
; 0.841 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.494      ;
; 0.898 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.551      ;
; 0.938 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 1.591      ;
; 0.983 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.240      ;
; 0.987 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.074      ; 1.247      ;
; 0.993 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.250      ;
; 0.996 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.253      ;
; 0.997 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.254      ;
; 1.001 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.258      ;
; 1.002 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.259      ;
; 1.050 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.307      ;
; 1.055 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.312      ;
; 1.070 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.074      ; 1.330      ;
; 1.104 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.361      ;
; 1.109 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.366      ;
; 1.122 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.379      ;
; 1.123 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.128 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.385      ;
; 1.131 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.388      ;
; 1.132 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.389      ;
; 1.152 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.409      ;
; 1.175 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.433      ;
; 1.230 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.487      ;
; 1.235 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.492      ;
; 1.244 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.501      ;
; 1.246 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.503      ;
; 1.249 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.506      ;
; 1.258 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.515      ;
; 1.273 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.530      ;
; 1.278 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.535      ;
; 1.353 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ; w_clk        ; w_clk       ; 0.000        ; 0.437      ; 2.012      ;
; 1.355 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.431      ; 2.008      ;
; 1.356 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.613      ;
; 1.372 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.629      ;
; 1.399 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.656      ;
; 1.404 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.661      ;
; 1.431 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.688      ;
; 1.464 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.070      ; 1.720      ;
; 1.471 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.728      ;
; 1.508 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.766      ;
; 1.525 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.782      ;
; 1.526 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.784      ;
; 1.526 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.783      ;
; 1.557 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.814      ;
; 1.570 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.827      ;
; 1.577 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.835      ;
; 1.597 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.854      ;
; 1.606 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.864      ;
; 1.615 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.873      ;
; 1.623 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.880      ;
; 1.638 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.896      ;
; 1.668 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.926      ;
; 1.675 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.073      ; 1.934      ;
; 1.683 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.940      ;
; 1.698 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.955      ;
; 1.723 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.980      ;
; 1.734 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.987      ;
; 1.737 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.994      ;
; 1.752 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.009      ;
; 1.784 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 2.042      ;
; 1.793 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 2.046      ;
; 1.804 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.070      ; 2.060      ;
; 1.859 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 2.117      ;
; 1.862 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.119      ;
; 1.867 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.124      ;
; 1.879 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.136      ;
; 1.882 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.139      ;
; 1.922 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 2.180      ;
; 1.933 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.070      ; 2.189      ;
; 1.966 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 2.224      ;
; 1.986 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.243      ;
; 1.992 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 2.245      ;
; 2.004 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.070      ; 2.260      ;
; 2.009 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 2.266      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'r_clk'                                                                                                                                                                                                                                           ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; w_ctrl:w_ctrl_inst|gaddr[6]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.696      ;
; 0.398 ; w_ctrl:w_ctrl_inst|gaddr[2]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.696      ;
; 0.398 ; w_ctrl:w_ctrl_inst|gaddr[4]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.696      ;
; 0.399 ; w_ctrl:w_ctrl_inst|gaddr[3]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.697      ;
; 0.399 ; w_ctrl:w_ctrl_inst|gaddr[0]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.697      ;
; 0.400 ; w_ctrl:w_ctrl_inst|gaddr[7]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.698      ;
; 0.400 ; w_ctrl:w_ctrl_inst|gaddr[1]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.698      ;
; 0.478 ; r_ctrl:r_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.064      ;
; 0.490 ; r_ctrl:r_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.076      ;
; 0.507 ; r_ctrl:r_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.093      ;
; 0.570 ; w_ctrl:w_ctrl_inst|gaddr[5]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.868      ;
; 0.575 ; w_ctrl:w_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.072      ; 0.873      ;
; 0.609 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.866      ;
; 0.609 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.866      ;
; 0.609 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.866      ;
; 0.612 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.869      ;
; 0.666 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.923      ;
; 0.667 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.924      ;
; 0.670 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 0.927      ;
; 0.775 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.032      ;
; 0.775 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.032      ;
; 0.780 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.037      ;
; 0.816 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.073      ;
; 0.836 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.070      ; 1.092      ;
; 0.953 ; r_ctrl:r_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.539      ;
; 0.969 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.226      ;
; 0.976 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.233      ;
; 0.983 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.240      ;
; 0.984 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.241      ;
; 0.988 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.067      ; 1.241      ;
; 0.993 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.250      ;
; 0.997 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.254      ;
; 1.001 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.258      ;
; 1.002 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.259      ;
; 1.021 ; r_ctrl:r_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.607      ;
; 1.039 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.296      ;
; 1.049 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.306      ;
; 1.051 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.308      ;
; 1.099 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.356      ;
; 1.103 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.074      ; 1.363      ;
; 1.104 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.361      ;
; 1.105 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.362      ;
; 1.108 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.365      ;
; 1.109 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.366      ;
; 1.122 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.379      ;
; 1.123 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.127 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.384      ;
; 1.127 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.384      ;
; 1.160 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.417      ;
; 1.176 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.433      ;
; 1.182 ; r_ctrl:r_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.768      ;
; 1.182 ; r_ctrl:r_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.768      ;
; 1.195 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.452      ;
; 1.208 ; r_ctrl:r_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.364      ; 1.794      ;
; 1.213 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.468      ;
; 1.229 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.486      ;
; 1.230 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.487      ;
; 1.234 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.491      ;
; 1.248 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.505      ;
; 1.248 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.505      ;
; 1.253 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.510      ;
; 1.261 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 1.519      ;
; 1.267 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.522      ;
; 1.311 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.566      ;
; 1.324 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.581      ;
; 1.355 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.612      ;
; 1.355 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.612      ;
; 1.359 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 1.617      ;
; 1.367 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.624      ;
; 1.374 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.631      ;
; 1.440 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.074      ; 1.700      ;
; 1.467 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.724      ;
; 1.473 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.730      ;
; 1.485 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.742      ;
; 1.492 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.749      ;
; 1.509 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.766      ;
; 1.510 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.767      ;
; 1.520 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 1.778      ;
; 1.529 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.786      ;
; 1.530 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.785      ;
; 1.541 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.070      ; 1.797      ;
; 1.549 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.804      ;
; 1.592 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.849      ;
; 1.604 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.861      ;
; 1.610 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.867      ;
; 1.621 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.878      ;
; 1.632 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 1.890      ;
; 1.639 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.896      ;
; 1.645 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.902      ;
; 1.650 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 1.908      ;
; 1.656 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.911      ;
; 1.674 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.929      ;
; 1.701 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.070      ; 1.957      ;
; 1.717 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.974      ;
; 1.728 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.070      ; 1.984      ;
; 1.735 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.069      ; 1.990      ;
; 1.736 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 1.993      ;
; 1.746 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.071      ; 2.003      ;
; 1.757 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.074      ; 2.017      ;
; 1.757 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.072      ; 2.015      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'w_clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk ; Rise       ; w_clk                                                                                                                                                        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; 0.106  ; 0.341        ; 0.235          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.106  ; 0.341        ; 0.235          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.108  ; 0.343        ; 0.235          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'r_clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk ; Rise       ; r_clk                                                                                                                                                        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; 0.125  ; 0.360        ; 0.235          ; Low Pulse Width  ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; 6.014  ; 6.358  ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 1.416  ; 1.774  ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -0.359 ; -0.194 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 1.349  ; 1.682  ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 1.405  ; 1.760  ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 1.416  ; 1.766  ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 1.377  ; 1.729  ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 1.098  ; 1.453  ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 1.412  ; 1.774  ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 1.402  ; 1.752  ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 4.910  ; 4.954  ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -2.500 ; -2.833 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 0.671  ; 0.508  ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 0.671  ; 0.508  ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -0.958 ; -1.284 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -1.011 ; -1.357 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -1.022 ; -1.364 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -0.985 ; -1.328 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -0.716 ; -1.063 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -1.018 ; -1.372 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -1.008 ; -1.351 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -0.461 ; -0.489 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 10.885 ; 10.902 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 9.576  ; 9.486  ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.885 ; 10.902 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.781  ; 9.686  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 9.252  ; 9.166  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 9.545  ; 9.458  ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 9.241  ; 9.156  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.714  ; 9.575  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.635  ; 9.504  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 6.087  ; 6.058  ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 6.110  ; 6.073  ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 8.926  ; 8.843  ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 9.248  ; 9.161  ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.560 ; 10.578 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.446  ; 9.352  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 8.937  ; 8.853  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 9.219  ; 9.134  ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 8.926  ; 8.843  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.380  ; 9.246  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.305  ; 9.177  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 5.888  ; 5.857  ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 5.910  ; 5.873  ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 196.5 MHz  ; 196.5 MHz       ; w_clk      ;      ;
; 215.84 MHz ; 215.84 MHz      ; r_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; w_clk ; -4.089 ; -40.619           ;
; r_clk ; -3.633 ; -35.258           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; w_clk ; 0.340 ; 0.000             ;
; r_clk ; 0.365 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; w_clk ; -3.000 ; -57.207                         ;
; r_clk ; -3.000 ; -51.909                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'w_clk'                                                                                                                                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.089 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 5.024      ;
; -3.840 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.775      ;
; -3.715 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.650      ;
; -3.563 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.498      ;
; -3.502 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.437      ;
; -3.445 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.380      ;
; -3.429 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.364      ;
; -3.366 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 4.301      ;
; -3.051 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.986      ;
; -2.697 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.632      ;
; -2.602 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.537      ;
; -2.580 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.515      ;
; -2.455 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.390      ;
; -2.448 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.383      ;
; -2.402 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.337      ;
; -2.385 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.320      ;
; -2.360 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.295      ;
; -2.355 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.290      ;
; -2.346 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.281      ;
; -2.313 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.248      ;
; -2.283 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 3.216      ;
; -2.228 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.163      ;
; -2.206 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.141      ;
; -2.189 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 3.125      ;
; -2.185 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.120      ;
; -2.160 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.095      ;
; -2.156 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.061     ; 3.094      ;
; -2.155 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.090      ;
; -2.146 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.081      ;
; -2.111 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.046      ;
; -2.111 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 3.046      ;
; -2.064 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.999      ;
; -2.061 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.994      ;
; -2.054 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.989      ;
; -2.044 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.979      ;
; -2.034 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.967      ;
; -2.028 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.963      ;
; -2.026 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.961      ;
; -2.017 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.952      ;
; -1.996 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.932      ;
; -1.961 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.065     ; 2.895      ;
; -1.960 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.895      ;
; -1.940 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.876      ;
; -1.936 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.871      ;
; -1.899 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.834      ;
; -1.874 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.810      ;
; -1.844 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.779      ;
; -1.844 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.779      ;
; -1.841 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.776      ;
; -1.839 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.774      ;
; -1.830 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.765      ;
; -1.821 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.756      ;
; -1.820 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.755      ;
; -1.812 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.745      ;
; -1.794 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.729      ;
; -1.769 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.704      ;
; -1.747 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.683      ;
; -1.733 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.668      ;
; -1.710 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.646      ;
; -1.704 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.637      ;
; -1.703 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.638      ;
; -1.698 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.633      ;
; -1.678 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.613      ;
; -1.670 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.606      ;
; -1.589 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.525      ;
; -1.557 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.492      ;
; -1.515 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.451      ;
; -1.506 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.442      ;
; -1.495 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.430      ;
; -1.489 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.061     ; 2.427      ;
; -1.477 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.413      ;
; -1.386 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.322      ;
; -1.361 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 2.297      ;
; -1.299 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.065     ; 2.233      ;
; -1.293 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.228      ;
; -1.262 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.197      ;
; -1.226 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.161      ;
; -1.203 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.136      ;
; -1.177 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.112      ;
; -1.148 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 2.083      ;
; -1.119 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.066     ; 2.052      ;
; -1.063 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.998      ;
; -1.061 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.996      ;
; -1.044 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.979      ;
; -1.032 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.967      ;
; -1.013 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 1.949      ;
; -0.928 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.863      ;
; -0.924 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 1.860      ;
; -0.920 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.855      ;
; -0.916 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.851      ;
; -0.909 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 1.845      ;
; -0.900 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.835      ;
; -0.888 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.823      ;
; -0.877 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.256      ; 2.163      ;
; -0.877 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ; w_clk        ; w_clk       ; 1.000        ; 0.256      ; 2.163      ;
; -0.877 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ; w_clk        ; w_clk       ; 1.000        ; 0.261      ; 2.168      ;
; -0.870 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.805      ;
; -0.861 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.796      ;
; -0.841 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.064     ; 1.776      ;
; -0.837 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ; w_clk        ; w_clk       ; 1.000        ; -0.063     ; 1.773      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'r_clk'                                                                                                           ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.633 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 4.569      ;
; -3.233 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 4.169      ;
; -3.157 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 4.093      ;
; -3.121 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 4.057      ;
; -3.042 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 3.978      ;
; -2.544 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 3.480      ;
; -2.543 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 3.479      ;
; -2.514 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 3.451      ;
; -2.513 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 3.450      ;
; -2.356 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 3.291      ;
; -2.192 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 3.126      ;
; -2.185 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 3.119      ;
; -2.121 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 3.057      ;
; -2.114 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 3.051      ;
; -2.113 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 3.050      ;
; -2.061 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.996      ;
; -2.043 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.979      ;
; -2.038 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.975      ;
; -2.037 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.974      ;
; -2.002 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.939      ;
; -2.001 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.938      ;
; -1.961 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.895      ;
; -1.956 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.892      ;
; -1.923 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.860      ;
; -1.922 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.859      ;
; -1.885 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.820      ;
; -1.803 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.738      ;
; -1.773 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.707      ;
; -1.720 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.655      ;
; -1.697 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.631      ;
; -1.688 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.623      ;
; -1.639 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.576      ;
; -1.639 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.573      ;
; -1.639 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.575      ;
; -1.638 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.573      ;
; -1.585 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.520      ;
; -1.563 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.499      ;
; -1.562 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.497      ;
; -1.557 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.492      ;
; -1.527 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.463      ;
; -1.526 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.461      ;
; -1.485 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.420      ;
; -1.455 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.390      ;
; -1.448 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.384      ;
; -1.447 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.382      ;
; -1.442 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.377      ;
; -1.417 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.354      ;
; -1.412 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.348      ;
; -1.411 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.346      ;
; -1.409 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.344      ;
; -1.409 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.343      ;
; -1.408 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.342      ;
; -1.404 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.340      ;
; -1.373 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.308      ;
; -1.333 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.269      ;
; -1.332 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.267      ;
; -1.326 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.261      ;
; -1.306 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.242      ;
; -1.297 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.232      ;
; -1.297 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.231      ;
; -1.294 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.229      ;
; -1.293 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.227      ;
; -1.258 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.193      ;
; -1.250 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.185      ;
; -1.245 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.061     ; 2.183      ;
; -1.233 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.168      ;
; -1.222 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 2.158      ;
; -1.218 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.152      ;
; -1.185 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.062     ; 2.122      ;
; -1.183 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.117      ;
; -1.182 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.116      ;
; -1.181 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.116      ;
; -1.179 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.114      ;
; -1.177 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.111      ;
; -1.157 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.092      ;
; -1.115 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.050      ;
; -1.083 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.065     ; 2.017      ;
; -1.081 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.016      ;
; -1.068 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 2.003      ;
; -1.039 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.974      ;
; -0.971 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 1.907      ;
; -0.922 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.063     ; 1.858      ;
; -0.917 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.852      ;
; -0.912 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.847      ;
; -0.902 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.837      ;
; -0.894 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.829      ;
; -0.889 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.824      ;
; -0.866 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.801      ;
; -0.837 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.772      ;
; -0.790 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.725      ;
; -0.786 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.061     ; 1.724      ;
; -0.774 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.709      ;
; -0.773 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.708      ;
; -0.754 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.689      ;
; -0.750 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.685      ;
; -0.725 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.660      ;
; -0.721 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.656      ;
; -0.675 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.610      ;
; -0.674 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.609      ;
; -0.658 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.064     ; 1.593      ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'w_clk'                                                                                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.088      ; 0.639      ;
; 0.340 ; r_ctrl:r_ctrl_inst|gaddr[4]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.089      ; 0.640      ;
; 0.341 ; r_ctrl:r_ctrl_inst|gaddr[5]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.088      ; 0.640      ;
; 0.342 ; r_ctrl:r_ctrl_inst|gaddr[7]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.088      ; 0.641      ;
; 0.354 ; w_ctrl:w_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 0.941      ;
; 0.357 ; w_ctrl:w_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 0.944      ;
; 0.373 ; w_ctrl:w_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 0.960      ;
; 0.376 ; w_ctrl:w_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 0.963      ;
; 0.408 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 0.995      ;
; 0.491 ; r_ctrl:r_ctrl_inst|gaddr[6]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.089      ; 0.791      ;
; 0.491 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.089      ; 0.791      ;
; 0.492 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.088      ; 0.791      ;
; 0.492 ; r_ctrl:r_ctrl_inst|gaddr[3]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.089      ; 0.792      ;
; 0.512 ; r_ctrl:r_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.089      ; 0.812      ;
; 0.558 ; w_ctrl:w_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 1.145      ;
; 0.558 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.807      ;
; 0.607 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.842      ;
; 0.612 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.847      ;
; 0.612 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.847      ;
; 0.669 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.904      ;
; 0.720 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.955      ;
; 0.753 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.988      ;
; 0.754 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.989      ;
; 0.756 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 0.990      ;
; 0.757 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 0.992      ;
; 0.758 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 1.345      ;
; 0.811 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 1.398      ;
; 0.864 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 1.451      ;
; 0.895 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.130      ;
; 0.896 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.131      ;
; 0.900 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.135      ;
; 0.900 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.135      ;
; 0.911 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.146      ;
; 0.911 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.146      ;
; 0.919 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.155      ;
; 0.954 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.189      ;
; 0.962 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 1.196      ;
; 0.987 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.066      ; 1.224      ;
; 0.995 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.230      ;
; 1.006 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.241      ;
; 1.010 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.245      ;
; 1.010 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.245      ;
; 1.021 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.256      ;
; 1.039 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.274      ;
; 1.040 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.275      ;
; 1.059 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.294      ;
; 1.072 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.308      ;
; 1.105 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.340      ;
; 1.107 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.342      ;
; 1.108 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.343      ;
; 1.116 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.351      ;
; 1.120 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.355      ;
; 1.135 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.370      ;
; 1.150 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.385      ;
; 1.169 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.404      ;
; 1.215 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.450      ;
; 1.218 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.453      ;
; 1.245 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ; w_clk        ; w_clk       ; 0.000        ; 0.391      ; 1.837      ;
; 1.245 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.480      ;
; 1.246 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.386      ; 1.833      ;
; 1.279 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.514      ;
; 1.298 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.533      ;
; 1.324 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.559      ;
; 1.325 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 1.559      ;
; 1.355 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.590      ;
; 1.367 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.603      ;
; 1.386 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.622      ;
; 1.387 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.622      ;
; 1.398 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.633      ;
; 1.408 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.643      ;
; 1.418 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.653      ;
; 1.434 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.669      ;
; 1.462 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.698      ;
; 1.463 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.699      ;
; 1.466 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.701      ;
; 1.494 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.729      ;
; 1.496 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.732      ;
; 1.514 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.750      ;
; 1.518 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.753      ;
; 1.525 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.760      ;
; 1.544 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.779      ;
; 1.554 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.061      ; 1.786      ;
; 1.569 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.804      ;
; 1.581 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.816      ;
; 1.612 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.061      ; 1.844      ;
; 1.625 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.861      ;
; 1.627 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 1.861      ;
; 1.678 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.913      ;
; 1.681 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 1.917      ;
; 1.691 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.926      ;
; 1.695 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.930      ;
; 1.701 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 1.936      ;
; 1.742 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 1.976      ;
; 1.774 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 2.010      ;
; 1.776 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.065      ; 2.012      ;
; 1.778 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.063      ; 2.012      ;
; 1.786 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 2.021      ;
; 1.803 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.061      ; 2.035      ;
; 1.806 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.064      ; 2.041      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'r_clk'                                                                                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; w_ctrl:w_ctrl_inst|gaddr[4]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.639      ;
; 0.366 ; w_ctrl:w_ctrl_inst|gaddr[6]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.062      ; 0.639      ;
; 0.366 ; w_ctrl:w_ctrl_inst|gaddr[2]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.062      ; 0.639      ;
; 0.366 ; w_ctrl:w_ctrl_inst|gaddr[3]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.640      ;
; 0.367 ; w_ctrl:w_ctrl_inst|gaddr[0]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.062      ; 0.640      ;
; 0.369 ; w_ctrl:w_ctrl_inst|gaddr[7]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.062      ; 0.642      ;
; 0.369 ; w_ctrl:w_ctrl_inst|gaddr[1]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.062      ; 0.642      ;
; 0.474 ; r_ctrl:r_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 0.996      ;
; 0.484 ; r_ctrl:r_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.006      ;
; 0.502 ; r_ctrl:r_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.024      ;
; 0.519 ; w_ctrl:w_ctrl_inst|gaddr[5]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.793      ;
; 0.523 ; w_ctrl:w_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.797      ;
; 0.556 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.790      ;
; 0.557 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.791      ;
; 0.557 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.791      ;
; 0.559 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.794      ;
; 0.608 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.843      ;
; 0.610 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.845      ;
; 0.612 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.847      ;
; 0.719 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.954      ;
; 0.721 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.955      ;
; 0.725 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.959      ;
; 0.748 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 0.982      ;
; 0.756 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 0.991      ;
; 0.866 ; r_ctrl:r_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.388      ;
; 0.878 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.112      ;
; 0.886 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.120      ;
; 0.896 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.131      ;
; 0.896 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.131      ;
; 0.897 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.132      ;
; 0.900 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.135      ;
; 0.910 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.145      ;
; 0.911 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.146      ;
; 0.914 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.061      ; 1.146      ;
; 0.940 ; r_ctrl:r_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.462      ;
; 0.953 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.188      ;
; 0.954 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.189      ;
; 0.965 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.200      ;
; 0.979 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.065      ; 1.215      ;
; 0.995 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.230      ;
; 0.996 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.231      ;
; 0.997 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.232      ;
; 1.002 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.237      ;
; 1.006 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.241      ;
; 1.009 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.244      ;
; 1.010 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.245      ;
; 1.020 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.255      ;
; 1.020 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.255      ;
; 1.055 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.290      ;
; 1.074 ; r_ctrl:r_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.596      ;
; 1.076 ; r_ctrl:r_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.598      ;
; 1.077 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.312      ;
; 1.082 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.317      ;
; 1.099 ; r_ctrl:r_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.321      ; 1.621      ;
; 1.101 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.336      ;
; 1.105 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.340      ;
; 1.110 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.343      ;
; 1.112 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.347      ;
; 1.119 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.354      ;
; 1.119 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.354      ;
; 1.126 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.359      ;
; 1.130 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.365      ;
; 1.152 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.387      ;
; 1.206 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.440      ;
; 1.206 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.439      ;
; 1.211 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.446      ;
; 1.223 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.458      ;
; 1.229 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.464      ;
; 1.233 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.468      ;
; 1.247 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.482      ;
; 1.282 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.065      ; 1.518      ;
; 1.323 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.558      ;
; 1.336 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.571      ;
; 1.337 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.572      ;
; 1.354 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.589      ;
; 1.354 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.589      ;
; 1.359 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.594      ;
; 1.367 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.602      ;
; 1.372 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.607      ;
; 1.380 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.613      ;
; 1.380 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.614      ;
; 1.405 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.638      ;
; 1.432 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.667      ;
; 1.446 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.681      ;
; 1.459 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.694      ;
; 1.467 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.702      ;
; 1.472 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.706      ;
; 1.473 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.708      ;
; 1.481 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.716      ;
; 1.494 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.729      ;
; 1.500 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.733      ;
; 1.514 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.747      ;
; 1.535 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.769      ;
; 1.538 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.773      ;
; 1.546 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.063      ; 1.780      ;
; 1.556 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.791      ;
; 1.562 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.062      ; 1.795      ;
; 1.568 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.803      ;
; 1.576 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.064      ; 1.811      ;
; 1.582 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.066      ; 1.819      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'w_clk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; w_clk ; Rise       ; w_clk                                                                                                                                                        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; 0.121  ; 0.354        ; 0.233          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.121  ; 0.354        ; 0.233          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.122  ; 0.355        ; 0.233          ; Low Pulse Width  ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; 0.344  ; 0.562        ; 0.218          ; High Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'r_clk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; r_clk ; Rise       ; r_clk                                                                                                                                                        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; 0.134  ; 0.367        ; 0.233          ; Low Pulse Width  ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; 0.252  ; 0.438        ; 0.186          ; Low Pulse Width  ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; 0.342  ; 0.560        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; 5.366  ; 5.631  ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 1.214  ; 1.471  ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -0.302 ; -0.086 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 1.149  ; 1.387  ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 1.205  ; 1.455  ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 1.213  ; 1.464  ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 1.181  ; 1.433  ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 0.912  ; 1.183  ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 1.214  ; 1.471  ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 1.199  ; 1.451  ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 4.519  ; 4.602  ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -2.196 ; -2.396 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 0.590  ; 0.380  ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 0.590  ; 0.380  ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -0.797 ; -1.026 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -0.849 ; -1.090 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -0.858 ; -1.100 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -0.827 ; -1.070 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -0.569 ; -0.829 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -0.859 ; -1.106 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -0.845 ; -1.087 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -0.443 ; -0.506 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 9.794 ; 9.744 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 8.647 ; 8.537 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 9.794 ; 9.744 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 8.847 ; 8.714 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 8.342 ; 8.250 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 8.621 ; 8.513 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 8.331 ; 8.240 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 8.778 ; 8.614 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 8.704 ; 8.552 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 5.485 ; 5.448 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 5.511 ; 5.467 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 8.032 ; 7.943 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 8.336 ; 8.230 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 9.484 ; 9.437 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 8.528 ; 8.399 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 8.042 ; 7.954 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 8.312 ; 8.207 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 8.032 ; 7.943 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 8.461 ; 8.303 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 8.390 ; 8.243 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 5.289 ; 5.253 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 5.314 ; 5.271 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; w_clk ; -1.680 ; -10.354           ;
; r_clk ; -1.475 ; -9.585            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; w_clk ; 0.134 ; 0.000             ;
; r_clk ; 0.157 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; w_clk ; -3.000 ; -44.635                         ;
; r_clk ; -3.000 ; -42.373                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'w_clk'                                                                                                                                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.680 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.631      ;
; -1.528 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.479      ;
; -1.486 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.437      ;
; -1.432 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.383      ;
; -1.384 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.335      ;
; -1.352 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.303      ;
; -1.331 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.282      ;
; -1.282 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.233      ;
; -1.114 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 2.065      ;
; -0.983 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.933      ;
; -0.931 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.882      ;
; -0.865 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.816      ;
; -0.864 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.814      ;
; -0.843 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.794      ;
; -0.842 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.792      ;
; -0.842 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.792      ;
; -0.826 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.777      ;
; -0.797 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.747      ;
; -0.779 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.730      ;
; -0.773 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.723      ;
; -0.759 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.709      ;
; -0.740 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.688      ;
; -0.726 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.676      ;
; -0.707 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.658      ;
; -0.693 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.645      ;
; -0.691 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.642      ;
; -0.688 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.033     ; 1.642      ;
; -0.685 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.636      ;
; -0.669 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.620      ;
; -0.657 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.607      ;
; -0.645 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.595      ;
; -0.642 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.593      ;
; -0.642 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.593      ;
; -0.616 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.566      ;
; -0.607 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.557      ;
; -0.605 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.553      ;
; -0.597 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.549      ;
; -0.588 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.538      ;
; -0.588 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.536      ;
; -0.569 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.520      ;
; -0.560 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.511      ;
; -0.558 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.508      ;
; -0.558 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.508      ;
; -0.541 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.492      ;
; -0.541 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.493      ;
; -0.527 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.477      ;
; -0.514 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.464      ;
; -0.507 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.458      ;
; -0.502 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.452      ;
; -0.500 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.451      ;
; -0.492 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.443      ;
; -0.492 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.489 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.439      ;
; -0.479 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.430      ;
; -0.476 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.426      ;
; -0.453 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.401      ;
; -0.445 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.397      ;
; -0.431 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.382      ;
; -0.429 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.377      ;
; -0.410 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.362      ;
; -0.408 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.358      ;
; -0.396 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.348      ;
; -0.396 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.348      ;
; -0.388 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.340      ;
; -0.349 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.299      ;
; -0.341 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.033     ; 1.295      ;
; -0.340 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.290      ;
; -0.314 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.266      ;
; -0.252 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.203      ;
; -0.246 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.198      ;
; -0.240 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 1.190      ;
; -0.225 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.176      ;
; -0.189 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.140      ;
; -0.181 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.132      ;
; -0.161 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.112      ;
; -0.157 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.108      ;
; -0.153 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.101      ;
; -0.145 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.039     ; 1.093      ;
; -0.093 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.044      ;
; -0.089 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.040      ;
; -0.080 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.032      ;
; -0.076 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 1.028      ;
; -0.074 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.025      ;
; -0.073 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 1.024      ;
; -0.042 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.993      ;
; -0.039 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.037     ; 0.989      ;
; -0.035 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.987      ;
; -0.025 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.976      ;
; -0.024 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.975      ;
; -0.024 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.975      ;
; -0.020 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.971      ;
; -0.020 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.971      ;
; -0.005 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.956      ;
; -0.005 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.956      ;
; 0.001  ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.950      ;
; 0.007  ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.944      ;
; 0.017  ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 1.135      ;
+--------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'r_clk'                                                                                                           ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -1.475 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 2.425      ;
; -1.269 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 2.220      ;
; -1.226 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 2.177      ;
; -1.206 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 2.157      ;
; -1.158 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 2.109      ;
; -0.921 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.872      ;
; -0.906 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.857      ;
; -0.888 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.035     ; 1.840      ;
; -0.887 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.035     ; 1.839      ;
; -0.720 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.669      ;
; -0.707 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.039     ; 1.655      ;
; -0.703 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.654      ;
; -0.682 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.635      ;
; -0.681 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.634      ;
; -0.652 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.601      ;
; -0.649 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.039     ; 1.597      ;
; -0.639 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.589      ;
; -0.639 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.592      ;
; -0.638 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.591      ;
; -0.622 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.573      ;
; -0.619 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.572      ;
; -0.618 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.571      ;
; -0.571 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.524      ;
; -0.570 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.523      ;
; -0.561 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.039     ; 1.509      ;
; -0.547 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.496      ;
; -0.501 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.450      ;
; -0.458 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.407      ;
; -0.454 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.404      ;
; -0.446 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.396      ;
; -0.444 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.394      ;
; -0.433 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.384      ;
; -0.403 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.353      ;
; -0.390 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.341      ;
; -0.383 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.333      ;
; -0.377 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.327      ;
; -0.373 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.322      ;
; -0.370 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.321      ;
; -0.367 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.320      ;
; -0.349 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.298      ;
; -0.347 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.296      ;
; -0.341 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.291      ;
; -0.335 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.285      ;
; -0.334 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[3] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.287      ;
; -0.322 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.273      ;
; -0.314 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.264      ;
; -0.302 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.251      ;
; -0.301 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.252      ;
; -0.298 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.248      ;
; -0.287 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.236      ;
; -0.285 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.234      ;
; -0.278 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.228      ;
; -0.271 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.220      ;
; -0.266 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.216      ;
; -0.259 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.210      ;
; -0.253 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.204      ;
; -0.239 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.188      ;
; -0.230 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.180      ;
; -0.223 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.172      ;
; -0.222 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[1] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.171      ;
; -0.219 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.168      ;
; -0.218 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.167      ;
; -0.210 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.160      ;
; -0.209 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.159      ;
; -0.208 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.161      ;
; -0.184 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7] ; r_clk        ; r_clk       ; 1.000        ; -0.036     ; 1.135      ;
; -0.170 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.119      ;
; -0.161 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.111      ;
; -0.155 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.104      ;
; -0.149 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.098      ;
; -0.143 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.093      ;
; -0.141 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[3]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.090      ;
; -0.136 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[0] ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.085      ;
; -0.135 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4] ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 1.088      ;
; -0.104 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 1.053      ;
; -0.100 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.050      ;
; -0.098 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.048      ;
; -0.096 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.046      ;
; -0.092 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 1.042      ;
; -0.049 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.999      ;
; -0.030 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.980      ;
; -0.021 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.971      ;
; -0.017 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.967      ;
; -0.011 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.961      ;
; -0.009 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]  ; r_clk        ; r_clk       ; 1.000        ; -0.038     ; 0.958      ;
; -0.004 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2] ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.954      ;
; 0.005  ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.945      ;
; 0.026  ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.924      ;
; 0.042  ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.908      ;
; 0.046  ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.904      ;
; 0.047  ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.903      ;
; 0.051  ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.899      ;
; 0.054  ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty  ; r_clk        ; r_clk       ; 1.000        ; -0.034     ; 0.899      ;
; 0.056  ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.894      ;
; 0.057  ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.893      ;
; 0.094  ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.856      ;
; 0.094  ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.856      ;
; 0.110  ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[5]  ; r_clk        ; r_clk       ; 1.000        ; -0.037     ; 0.840      ;
+--------+----------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'w_clk'                                                                                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; r_ctrl:r_ctrl_inst|gaddr[1]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.056      ; 0.314      ;
; 0.134 ; r_ctrl:r_ctrl_inst|gaddr[5]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.056      ; 0.314      ;
; 0.135 ; r_ctrl:r_ctrl_inst|gaddr[7]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.057      ; 0.316      ;
; 0.135 ; r_ctrl:r_ctrl_inst|gaddr[4]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.056      ; 0.315      ;
; 0.148 ; w_ctrl:w_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.475      ;
; 0.151 ; w_ctrl:w_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.478      ;
; 0.156 ; w_ctrl:w_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.483      ;
; 0.159 ; w_ctrl:w_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.486      ;
; 0.172 ; w_ctrl:w_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.499      ;
; 0.206 ; r_ctrl:r_ctrl_inst|gaddr[6]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.057      ; 0.387      ;
; 0.207 ; r_ctrl:r_ctrl_inst|gaddr[0]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.056      ; 0.387      ;
; 0.207 ; r_ctrl:r_ctrl_inst|gaddr[3]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.056      ; 0.387      ;
; 0.207 ; r_ctrl:r_ctrl_inst|gaddr[2]      ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.057      ; 0.388      ;
; 0.219 ; r_ctrl:r_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ; r_clk        ; w_clk       ; 0.000        ; 0.057      ; 0.400      ;
; 0.257 ; w_ctrl:w_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.584      ;
; 0.267 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.305 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.336 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.456      ;
; 0.342 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.462      ;
; 0.349 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.468      ;
; 0.362 ; w_ctrl:w_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.689      ;
; 0.364 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.484      ;
; 0.364 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.485      ;
; 0.387 ; w_ctrl:w_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.714      ;
; 0.432 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.039      ; 0.555      ;
; 0.451 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.571      ;
; 0.455 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 0.797      ;
; 0.470 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.039      ; 0.594      ;
; 0.513 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.641      ;
; 0.528 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.653      ;
; 0.576 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.700      ;
; 0.584 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.704      ;
; 0.587 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.707      ;
; 0.591 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.711      ;
; 0.594 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.716      ;
; 0.643 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.763      ;
; 0.650 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.770      ;
; 0.657 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.777      ;
; 0.660 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.780      ;
; 0.665 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.785      ;
; 0.672 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.792      ;
; 0.672 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.792      ;
; 0.678 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 0.000        ; 0.223      ; 1.005      ;
; 0.678 ; w_ctrl:w_ctrl_inst|w_full        ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ; w_clk        ; w_clk       ; 0.000        ; 0.225      ; 1.007      ;
; 0.687 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.808      ;
; 0.691 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.812      ;
; 0.706 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.826      ;
; 0.710 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.831      ;
; 0.712 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.832      ;
; 0.720 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.841      ;
; 0.723 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.843      ;
; 0.738 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.858      ;
; 0.738 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.859      ;
; 0.745 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.866      ;
; 0.753 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.873      ;
; 0.759 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.880      ;
; 0.760 ; w_ctrl:w_ctrl_inst|addr[7]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.880      ;
; 0.765 ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6] ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ; w_clk        ; w_clk       ; 0.000        ; 0.038      ; 0.887      ;
; 0.772 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.892      ;
; 0.788 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.033      ; 0.905      ;
; 0.804 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.924      ;
; 0.810 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.033      ; 0.927      ;
; 0.817 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.937      ;
; 0.818 ; w_ctrl:w_ctrl_inst|addr[0]       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.939      ;
; 0.820 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.940      ;
; 0.829 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.949      ;
; 0.834 ; w_ctrl:w_ctrl_inst|addr[6]       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.954      ;
; 0.836 ; w_ctrl:w_ctrl_inst|addr[8]       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.956      ;
; 0.838 ; w_ctrl:w_ctrl_inst|w_full        ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.958      ;
; 0.848 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.969      ;
; 0.866 ; w_ctrl:w_ctrl_inst|addr[5]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.986      ;
; 0.874 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 0.995      ;
; 0.886 ; w_ctrl:w_ctrl_inst|addr[2]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 1.006      ;
; 0.896 ; w_ctrl:w_ctrl_inst|addr[4]       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 1.016      ;
; 0.898 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 1.017      ;
; 0.902 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 1.023      ;
; 0.914 ; w_ctrl:w_ctrl_inst|addr[1]       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ; w_clk        ; w_clk       ; 0.000        ; 0.033      ; 1.031      ;
; 0.930 ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5] ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.037      ; 1.051      ;
; 0.933 ; w_ctrl:w_ctrl_inst|addr[3]       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 1.053      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'r_clk'                                                                                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; w_ctrl:w_ctrl_inst|gaddr[6]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.033      ; 0.314      ;
; 0.157 ; w_ctrl:w_ctrl_inst|gaddr[2]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.033      ; 0.314      ;
; 0.158 ; w_ctrl:w_ctrl_inst|gaddr[4]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.314      ;
; 0.159 ; w_ctrl:w_ctrl_inst|gaddr[3]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.315      ;
; 0.159 ; w_ctrl:w_ctrl_inst|gaddr[0]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.315      ;
; 0.160 ; w_ctrl:w_ctrl_inst|gaddr[7]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.033      ; 0.317      ;
; 0.161 ; w_ctrl:w_ctrl_inst|gaddr[1]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.317      ;
; 0.211 ; r_ctrl:r_ctrl_inst|addr[2]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.499      ;
; 0.217 ; r_ctrl:r_ctrl_inst|addr[4]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.505      ;
; 0.225 ; r_ctrl:r_ctrl_inst|addr[1]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.513      ;
; 0.233 ; w_ctrl:w_ctrl_inst|gaddr[5]      ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.389      ;
; 0.235 ; w_ctrl:w_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ; w_clk        ; r_clk       ; 0.000        ; 0.032      ; 0.391      ;
; 0.265 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.390      ;
; 0.305 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.426      ;
; 0.335 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.456      ;
; 0.335 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.457      ;
; 0.365 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.486      ;
; 0.366 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.486      ;
; 0.417 ; r_ctrl:r_ctrl_inst|addr[5]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.705      ;
; 0.435 ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5] ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ; r_clk        ; r_clk       ; 0.000        ; 0.033      ; 0.552      ;
; 0.437 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.558      ;
; 0.442 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.563      ;
; 0.454 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.575      ;
; 0.463 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; r_ctrl:r_ctrl_inst|addr[0]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.752      ;
; 0.466 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.591      ;
; 0.475 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.596      ;
; 0.482 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.603      ;
; 0.492 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.613      ;
; 0.510 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.039      ; 0.633      ;
; 0.517 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.654      ;
; 0.539 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.660      ;
; 0.546 ; r_ctrl:r_ctrl_inst|addr[7]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.834      ;
; 0.547 ; r_ctrl:r_ctrl_inst|addr[6]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.835      ;
; 0.549 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.668      ;
; 0.557 ; r_ctrl:r_ctrl_inst|addr[3]       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ; r_clk        ; r_clk       ; 0.000        ; 0.184      ; 0.845      ;
; 0.565 ; r_ctrl:r_ctrl_inst|addr[8]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.687      ;
; 0.576 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.695      ;
; 0.581 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.705      ;
; 0.595 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.716      ;
; 0.599 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.720      ;
; 0.606 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.728      ;
; 0.628 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.749      ;
; 0.631 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.752      ;
; 0.647 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.768      ;
; 0.661 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.039      ; 0.784      ;
; 0.662 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.783      ;
; 0.679 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.800      ;
; 0.682 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.803      ;
; 0.685 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.806      ;
; 0.687 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.808      ;
; 0.694 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.815      ;
; 0.700 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; r_ctrl:r_ctrl_inst|addr[0]       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.821      ;
; 0.704 ; r_ctrl:r_ctrl_inst|addr[6]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.826      ;
; 0.710 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.829      ;
; 0.718 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.839      ;
; 0.735 ; r_ctrl:r_ctrl_inst|addr[7]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.856      ;
; 0.739 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.859      ;
; 0.741 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.862      ;
; 0.748 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.869      ;
; 0.753 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.874      ;
; 0.758 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.880      ;
; 0.761 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.882      ;
; 0.764 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.883      ;
; 0.770 ; r_ctrl:r_ctrl_inst|addr[4]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.892      ;
; 0.771 ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4] ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.890      ;
; 0.777 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.896      ;
; 0.796 ; r_ctrl:r_ctrl_inst|r_empty       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.036      ; 0.916      ;
; 0.800 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.035      ; 0.919      ;
; 0.802 ; r_ctrl:r_ctrl_inst|addr[5]       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.039      ; 0.925      ;
; 0.807 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.928      ;
; 0.812 ; r_ctrl:r_ctrl_inst|addr[1]       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.933      ;
; 0.820 ; r_ctrl:r_ctrl_inst|addr[2]       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ; r_clk        ; r_clk       ; 0.000        ; 0.037      ; 0.941      ;
; 0.824 ; r_ctrl:r_ctrl_inst|addr[3]       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ; r_clk        ; r_clk       ; 0.000        ; 0.038      ; 0.946      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'w_clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; w_clk ; Rise       ; w_clk                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width ; w_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[0]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[1]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[2]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[3]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[4]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[5]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[6]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[7]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|addr[8]                                                                                                                                   ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[0]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[1]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[3]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[4]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[5]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[0]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[1]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[2]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[3]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[4]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[6]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[7]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|w_full                                                                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[2]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[6]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[7]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d1[8]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[5]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl:w_ctrl_inst|r_gaddr_d2[8]                                                                                                                             ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; fifomen_inst|dp_ram_512_8_swsr_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[0]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[1]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[2]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[3]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[4]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[5]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[6]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[7]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|addr[8]|clk                                                                                                                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|gaddr[0]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|gaddr[1]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|gaddr[3]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|gaddr[4]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|gaddr[5]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d1[0]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d1[1]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d1[3]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d1[4]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d1[5]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; w_clk ; Rise       ; w_ctrl_inst|r_gaddr_d2[0]|clk                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'r_clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; r_clk ; Rise       ; r_clk                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; -0.125 ; 0.105        ; 0.230          ; Low Pulse Width ; r_clk ; Rise       ; fifomen:fifomen_inst|dp_ram_512_8_swsr:dp_ram_512_8_swsr_inst|altsyncram:altsyncram_component|altsyncram_26k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[0]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[1]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[3]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[4]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[5]                                                                                                                                  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[0]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[1]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[3]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[4]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[5]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[8]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[0]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[1]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[3]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[4]                                                                                                                             ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[5]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[0]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[1]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[2]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[3]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[4]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[5]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[6]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[7]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|addr[8]                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[2]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[6]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|gaddr[7]                                                                                                                                  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|r_empty                                                                                                                                   ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[2]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[6]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d1[7]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[2]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[6]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[7]                                                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl:r_ctrl_inst|w_gaddr_d2[8]                                                                                                                             ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; fifomen_inst|dp_ram_512_8_swsr_inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                                                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|gaddr[0]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|gaddr[1]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|gaddr[3]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|gaddr[4]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|gaddr[5]|clk                                                                                                                                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[0]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[1]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[3]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[4]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[5]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d1[8]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d2[0]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d2[1]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d2[3]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d2[4]|clk                                                                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|w_gaddr_d2[5]|clk                                                                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[0]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[1]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[2]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[3]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[4]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[5]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[6]|clk                                                                                                                                      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; r_clk ; Rise       ; r_ctrl_inst|addr[7]|clk                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+------------+--------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+--------+-------+------------+-----------------+
; r_en       ; r_clk      ; 2.970  ; 3.550 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 0.747  ; 1.340 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -0.131 ; 0.171 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 0.715  ; 1.284 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 0.736  ; 1.322 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 0.747  ; 1.337 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 0.732  ; 1.317 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 0.587  ; 1.151 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 0.736  ; 1.340 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 0.746  ; 1.329 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 2.390  ; 2.651 ; Rise       ; w_clk           ;
+------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -1.220 ; -1.826 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 0.293  ; -0.011 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 0.293  ; -0.011 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -0.516 ; -1.077 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -0.535 ; -1.112 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -0.546 ; -1.127 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -0.532 ; -1.107 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -0.392 ; -0.949 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -0.536 ; -1.130 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -0.546 ; -1.120 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -0.235 ; -0.525 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 5.542 ; 5.642 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.635 ; 4.687 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 5.542 ; 5.642 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.733 ; 4.794 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.468 ; 4.495 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 4.630 ; 4.674 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.458 ; 4.487 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.673 ; 4.713 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.641 ; 4.678 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 3.168 ; 3.215 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 3.186 ; 3.233 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 4.273 ; 4.300 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.444 ; 4.494 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 5.351 ; 5.449 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.538 ; 4.596 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.283 ; 4.309 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 4.439 ; 4.482 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.273 ; 4.300 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.480 ; 4.518 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.448 ; 4.484 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 3.066 ; 3.111 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 3.086 ; 3.131 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.542  ; 0.134 ; N/A      ; N/A     ; -3.000              ;
;  r_clk           ; -4.095  ; 0.157 ; N/A      ; N/A     ; -3.000              ;
;  w_clk           ; -4.542  ; 0.134 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -89.416 ; 0.0   ; 0.0      ; 0.0     ; -109.292            ;
;  r_clk           ; -41.564 ; 0.000 ; N/A      ; N/A     ; -51.953             ;
;  w_clk           ; -47.852 ; 0.000 ; N/A      ; N/A     ; -57.339             ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+------------+--------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+--------+-------+------------+-----------------+
; r_en       ; r_clk      ; 6.014  ; 6.358 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 1.416  ; 1.774 ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; -0.131 ; 0.171 ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; 1.349  ; 1.682 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; 1.405  ; 1.760 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; 1.416  ; 1.766 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; 1.377  ; 1.729 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; 1.098  ; 1.453 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; 1.412  ; 1.774 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; 1.402  ; 1.752 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; 4.910  ; 4.954 ; Rise       ; w_clk           ;
+------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_en       ; r_clk      ; -1.220 ; -1.826 ; Rise       ; r_clk           ;
; w_data[*]  ; w_clk      ; 0.671  ; 0.508  ; Rise       ; w_clk           ;
;  w_data[0] ; w_clk      ; 0.671  ; 0.508  ; Rise       ; w_clk           ;
;  w_data[1] ; w_clk      ; -0.516 ; -1.026 ; Rise       ; w_clk           ;
;  w_data[2] ; w_clk      ; -0.535 ; -1.090 ; Rise       ; w_clk           ;
;  w_data[3] ; w_clk      ; -0.546 ; -1.100 ; Rise       ; w_clk           ;
;  w_data[4] ; w_clk      ; -0.532 ; -1.070 ; Rise       ; w_clk           ;
;  w_data[5] ; w_clk      ; -0.392 ; -0.829 ; Rise       ; w_clk           ;
;  w_data[6] ; w_clk      ; -0.536 ; -1.106 ; Rise       ; w_clk           ;
;  w_data[7] ; w_clk      ; -0.546 ; -1.087 ; Rise       ; w_clk           ;
; w_en       ; w_clk      ; -0.235 ; -0.489 ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; r_data[*]  ; r_clk      ; 10.885 ; 10.902 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 9.576  ; 9.486  ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 10.885 ; 10.902 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 9.781  ; 9.686  ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 9.252  ; 9.166  ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 9.545  ; 9.458  ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 9.241  ; 9.156  ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 9.714  ; 9.575  ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 9.635  ; 9.504  ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 6.087  ; 6.058  ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 6.110  ; 6.073  ; Rise       ; w_clk           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; r_data[*]  ; r_clk      ; 4.273 ; 4.300 ; Rise       ; r_clk           ;
;  r_data[0] ; r_clk      ; 4.444 ; 4.494 ; Rise       ; r_clk           ;
;  r_data[1] ; r_clk      ; 5.351 ; 5.449 ; Rise       ; r_clk           ;
;  r_data[2] ; r_clk      ; 4.538 ; 4.596 ; Rise       ; r_clk           ;
;  r_data[3] ; r_clk      ; 4.283 ; 4.309 ; Rise       ; r_clk           ;
;  r_data[4] ; r_clk      ; 4.439 ; 4.482 ; Rise       ; r_clk           ;
;  r_data[5] ; r_clk      ; 4.273 ; 4.300 ; Rise       ; r_clk           ;
;  r_data[6] ; r_clk      ; 4.480 ; 4.518 ; Rise       ; r_clk           ;
;  r_data[7] ; r_clk      ; 4.448 ; 4.484 ; Rise       ; r_clk           ;
; r_empty    ; r_clk      ; 3.066 ; 3.111 ; Rise       ; r_clk           ;
; w_full     ; w_clk      ; 3.086 ; 3.131 ; Rise       ; w_clk           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; w_full        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_empty       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; w_full        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; r_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r_empty       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk      ; r_clk    ; 272      ; 0        ; 0        ; 0        ;
; w_clk      ; r_clk    ; 9        ; 0        ; 0        ; 0        ;
; r_clk      ; w_clk    ; 9        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk    ; 277      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; r_clk      ; r_clk    ; 272      ; 0        ; 0        ; 0        ;
; w_clk      ; r_clk    ; 9        ; 0        ; 0        ; 0        ;
; r_clk      ; w_clk    ; 9        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk    ; 277      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 119   ; 119  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri May 05 16:31:05 2017
Info: Command: quartus_sta fifo -c fifo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name w_clk w_clk
    Info (332105): create_clock -period 1.000 -name r_clk r_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.542             -47.852 w_clk 
    Info (332119):    -4.095             -41.564 r_clk 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 w_clk 
    Info (332119):     0.398               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.339 w_clk 
    Info (332119):    -3.000             -51.953 r_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.089             -40.619 w_clk 
    Info (332119):    -3.633             -35.258 r_clk 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 w_clk 
    Info (332119):     0.365               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.207 w_clk 
    Info (332119):    -3.000             -51.909 r_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.680             -10.354 w_clk 
    Info (332119):    -1.475              -9.585 r_clk 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 w_clk 
    Info (332119):     0.157               0.000 r_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.635 w_clk 
    Info (332119):    -3.000             -42.373 r_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 480 megabytes
    Info: Processing ended: Fri May 05 16:31:07 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


