\hypertarget{_g_p_i_o___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+G\+P\+I\+O\+\_\+\+P\+DD.h File Reference}
\label{_g_p_i_o___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for G\+P\+I\+O\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}~0x1U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a422d3b34afeb73b00a6903085715c762}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}~0x2U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a17330a714ee530523468961f20e858df}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}~0x4U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_af98c27cef2bbcdd03653876d9a517ba5}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}~0x8U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a7079bfe5b08ee2213ee68f420ff6bc83}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}~0x10U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a6fd1af1d43e5879880eb97865101c43a}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}~0x20U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ae533a0124eefe87af73dfc78528ee889}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}~0x40U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a5c2e858767c428dc93763d218f0b3c1f}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}~0x80U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a1bb97ba52ab4c71b669f6477d2ae1f2e}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}~0x100U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a1949380a4d87bd33f853c4a358865860}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}~0x200U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a88f672714b1d5633f35e6f086517dd3f}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}~0x400U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a34b90420f05edd4cefb83a7273f468c8}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}~0x800U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_aac2f8c17730f20dfd7d64866f9553827}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}~0x1000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_aebb29e12c42ad923182c783ae460020e}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}~0x2000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a80250811d2dde3e9b268b4b17e17bc23}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}~0x4000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_af211a7968ab02911c7c699dbc33ad19a}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}~0x8000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a573bba71b2c9bce2ee4400d9cb5f87f6}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}~0x10000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a98bd7ec72c3bf0fc0d654d996445a4f7}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}~0x20000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a629c59857388e363b6fa3958496ba46e}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}~0x40000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a0265675dda121dfede2d9d3297511bf3}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}~0x80000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a7bc75398f74714bea74fca90a4ea1c5c}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}~0x100000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ab40cc4902c71ed204ad1dbd7e8f1782a}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}~0x200000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a12ad2a470167e33f850450ee6b4e118c}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}~0x400000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a412465ef2f22930f1db504143be9ffa5}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}~0x800000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a840a083b6ab36bb4953ebde49e6b5a12}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}~0x1000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_afc2967f58e750ef31c9f5b402c23835d}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}~0x2000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a398a48bf9b418e745c865aa49353e7f5}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}~0x4000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_abc5eddc26028fc05eb592d0c41d9c9cc}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}~0x8000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a7b72c589bd075e90ac331f5ba032338a}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}~0x10000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ad0248558ced5d2817c5356a0cc5533f2}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}~0x20000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a8dc2be2740a3455059c315ebbdcd044b}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}~0x40000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a948617807770df656f05cb2920d03e56}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}~0x80000000U
\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a759eec8f0398aa18f56af18bad53f1de}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets port data input independently of current direction setting nor pin usage. It returns zeros for pins which are not configured for a digital function. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ac1857c93b403279b198dd37d06ec2f84}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets port data output. The value is driven out to the corresponding pin if direction of the pin is set to output. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_adc11350df004941fd95633242e4efc7d}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets port data output independently of current direction setting. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a139e8840e47aed4ab073e4e1846909c8}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears required bits of port data output. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a6d42641a828e44a6d4a2a844ca960f4f}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets required bits of port data output. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a13b99f904f8b9eed142f3b6a6fae0c70}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Toggles required bits of port data output. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_ac7ddfe1acec7feeeb25ca5167cd6ccdb}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets required pins as input. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a03674e4e8c6ad1d990b263ee310f9540}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets required pins as output. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_adbae59f4b19fc34759bc098a60f7e960}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask}(Peripheral\+Base,  Input\+Mask,  Output\+Mask)
\begin{DoxyCompactList}\small\item\em Sets direction on pins specified by mask parameters. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_aacddbd284f639511cdb4e21a5f4f0ce2}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets direction of every pin in the port. \end{DoxyCompactList}\item 
\#define \hyperlink{_g_p_i_o___p_d_d_8h_a2592643dce9c2a297b540923cd486845}{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets direction of every pin in the port. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a139e8840e47aed4ab073e4e1846909c8}\label{_g_p_i_o___p_d_d_8h_a139e8840e47aed4ab073e4e1846909c8}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask}{GPIO\_PDD\_ClearPortDataOutputMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Clear\+Port\+Data\+Output\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PCOR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears required bits of port data output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Parameter specifying port pins which should be cleared. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+C\+OR, G\+P\+I\+O\+B\+\_\+\+P\+C\+OR, G\+P\+I\+O\+C\+\_\+\+P\+C\+OR, G\+P\+I\+O\+D\+\_\+\+P\+C\+OR, G\+P\+I\+O\+E\+\_\+\+P\+C\+OR, G\+P\+I\+O\+F\+\_\+\+P\+C\+OR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_a139e8840e47aed4ab073e4e1846909c8}{GPIO\_PDD\_ClearPortDataOutputMask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a759eec8f0398aa18f56af18bad53f1de}\label{_g_p_i_o___p_d_d_8h_a759eec8f0398aa18f56af18bad53f1de}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input}{GPIO\_PDD\_GetPortDataInput}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Input(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)\hyperlink{group___g_p_i_o___register___accessor___macros_ga2c24da45995f7a27504c3789daae14ce}{GPIO\_PDIR\_REG}(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Gets port data input independently of current direction setting nor pin usage. It returns zeros for pins which are not configured for a digital function. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+IR, G\+P\+I\+O\+B\+\_\+\+P\+D\+IR, G\+P\+I\+O\+C\+\_\+\+P\+D\+IR, G\+P\+I\+O\+D\+\_\+\+P\+D\+IR, G\+P\+I\+O\+E\+\_\+\+P\+D\+IR, G\+P\+I\+O\+F\+\_\+\+P\+D\+IR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_g_p_i_o___p_d_d_8h_a759eec8f0398aa18f56af18bad53f1de}{GPIO\_PDD\_GetPortDataInput}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_adc11350df004941fd95633242e4efc7d}\label{_g_p_i_o___p_d_d_8h_adc11350df004941fd95633242e4efc7d}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output}{GPIO\_PDD\_GetPortDataOutput}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Data\+Output(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)\hyperlink{group___g_p_i_o___register___accessor___macros_ga9a1866048e6b4643f38c8f1345b6ee60}{GPIO\_PDOR\_REG}(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Gets port data output independently of current direction setting. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+OR, G\+P\+I\+O\+B\+\_\+\+P\+D\+OR, G\+P\+I\+O\+C\+\_\+\+P\+D\+OR, G\+P\+I\+O\+D\+\_\+\+P\+D\+OR, G\+P\+I\+O\+E\+\_\+\+P\+D\+OR, G\+P\+I\+O\+F\+\_\+\+P\+D\+OR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_g_p_i_o___p_d_d_8h_adc11350df004941fd95633242e4efc7d}{GPIO\_PDD\_GetPortDataOutput}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a2592643dce9c2a297b540923cd486845}\label{_g_p_i_o___p_d_d_8h_a2592643dce9c2a297b540923cd486845}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction}{GPIO\_PDD\_GetPortDirection}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Get\+Port\+Direction(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)\hyperlink{group___g_p_i_o___register___accessor___macros_ga61dac233f8be25e95cd419eb79714a07}{GPIO\_PDDR\_REG}(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Gets direction of every pin in the port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+DR, G\+P\+I\+O\+B\+\_\+\+P\+D\+DR, G\+P\+I\+O\+C\+\_\+\+P\+D\+DR, G\+P\+I\+O\+D\+\_\+\+P\+D\+DR, G\+P\+I\+O\+E\+\_\+\+P\+D\+DR, G\+P\+I\+O\+F\+\_\+\+P\+D\+DR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_g_p_i_o___p_d_d_8h_a2592643dce9c2a297b540923cd486845}{GPIO\_PDD\_GetPortDirection}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}\label{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0}{GPIO\_PDD\_PIN\_0}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+0~0x1U}

Pin 0 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a422d3b34afeb73b00a6903085715c762}\label{_g_p_i_o___p_d_d_8h_a422d3b34afeb73b00a6903085715c762}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1}{GPIO\_PDD\_PIN\_1}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+1~0x2U}

Pin 1 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a88f672714b1d5633f35e6f086517dd3f}\label{_g_p_i_o___p_d_d_8h_a88f672714b1d5633f35e6f086517dd3f}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10}{GPIO\_PDD\_PIN\_10}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+10~0x400U}

Pin 10 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a34b90420f05edd4cefb83a7273f468c8}\label{_g_p_i_o___p_d_d_8h_a34b90420f05edd4cefb83a7273f468c8}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11}{GPIO\_PDD\_PIN\_11}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+11~0x800U}

Pin 11 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_aac2f8c17730f20dfd7d64866f9553827}\label{_g_p_i_o___p_d_d_8h_aac2f8c17730f20dfd7d64866f9553827}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12}{GPIO\_PDD\_PIN\_12}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+12~0x1000U}

Pin 12 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_aebb29e12c42ad923182c783ae460020e}\label{_g_p_i_o___p_d_d_8h_aebb29e12c42ad923182c783ae460020e}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13}{GPIO\_PDD\_PIN\_13}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+13~0x2000U}

Pin 13 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a80250811d2dde3e9b268b4b17e17bc23}\label{_g_p_i_o___p_d_d_8h_a80250811d2dde3e9b268b4b17e17bc23}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14}{GPIO\_PDD\_PIN\_14}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+14~0x4000U}

Pin 14 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_af211a7968ab02911c7c699dbc33ad19a}\label{_g_p_i_o___p_d_d_8h_af211a7968ab02911c7c699dbc33ad19a}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15}{GPIO\_PDD\_PIN\_15}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+15~0x8000U}

Pin 15 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a573bba71b2c9bce2ee4400d9cb5f87f6}\label{_g_p_i_o___p_d_d_8h_a573bba71b2c9bce2ee4400d9cb5f87f6}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16}{GPIO\_PDD\_PIN\_16}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+16~0x10000U}

Pin 16 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a98bd7ec72c3bf0fc0d654d996445a4f7}\label{_g_p_i_o___p_d_d_8h_a98bd7ec72c3bf0fc0d654d996445a4f7}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17}{GPIO\_PDD\_PIN\_17}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+17~0x20000U}

Pin 17 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a629c59857388e363b6fa3958496ba46e}\label{_g_p_i_o___p_d_d_8h_a629c59857388e363b6fa3958496ba46e}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18}{GPIO\_PDD\_PIN\_18}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+18~0x40000U}

Pin 18 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a0265675dda121dfede2d9d3297511bf3}\label{_g_p_i_o___p_d_d_8h_a0265675dda121dfede2d9d3297511bf3}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19}{GPIO\_PDD\_PIN\_19}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+19~0x80000U}

Pin 19 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a17330a714ee530523468961f20e858df}\label{_g_p_i_o___p_d_d_8h_a17330a714ee530523468961f20e858df}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2}{GPIO\_PDD\_PIN\_2}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+2~0x4U}

Pin 2 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a7bc75398f74714bea74fca90a4ea1c5c}\label{_g_p_i_o___p_d_d_8h_a7bc75398f74714bea74fca90a4ea1c5c}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20}{GPIO\_PDD\_PIN\_20}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+20~0x100000U}

Pin 20 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ab40cc4902c71ed204ad1dbd7e8f1782a}\label{_g_p_i_o___p_d_d_8h_ab40cc4902c71ed204ad1dbd7e8f1782a}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21}{GPIO\_PDD\_PIN\_21}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+21~0x200000U}

Pin 21 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a12ad2a470167e33f850450ee6b4e118c}\label{_g_p_i_o___p_d_d_8h_a12ad2a470167e33f850450ee6b4e118c}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22}{GPIO\_PDD\_PIN\_22}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+22~0x400000U}

Pin 22 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a412465ef2f22930f1db504143be9ffa5}\label{_g_p_i_o___p_d_d_8h_a412465ef2f22930f1db504143be9ffa5}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23}{GPIO\_PDD\_PIN\_23}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+23~0x800000U}

Pin 23 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a840a083b6ab36bb4953ebde49e6b5a12}\label{_g_p_i_o___p_d_d_8h_a840a083b6ab36bb4953ebde49e6b5a12}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24}{GPIO\_PDD\_PIN\_24}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+24~0x1000000U}

Pin 24 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_afc2967f58e750ef31c9f5b402c23835d}\label{_g_p_i_o___p_d_d_8h_afc2967f58e750ef31c9f5b402c23835d}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25}{GPIO\_PDD\_PIN\_25}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+25~0x2000000U}

Pin 25 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a398a48bf9b418e745c865aa49353e7f5}\label{_g_p_i_o___p_d_d_8h_a398a48bf9b418e745c865aa49353e7f5}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26}{GPIO\_PDD\_PIN\_26}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+26~0x4000000U}

Pin 26 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_abc5eddc26028fc05eb592d0c41d9c9cc}\label{_g_p_i_o___p_d_d_8h_abc5eddc26028fc05eb592d0c41d9c9cc}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27}{GPIO\_PDD\_PIN\_27}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+27~0x8000000U}

Pin 27 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a7b72c589bd075e90ac331f5ba032338a}\label{_g_p_i_o___p_d_d_8h_a7b72c589bd075e90ac331f5ba032338a}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28}{GPIO\_PDD\_PIN\_28}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+28~0x10000000U}

Pin 28 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ad0248558ced5d2817c5356a0cc5533f2}\label{_g_p_i_o___p_d_d_8h_ad0248558ced5d2817c5356a0cc5533f2}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29}{GPIO\_PDD\_PIN\_29}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+29~0x20000000U}

Pin 29 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_af98c27cef2bbcdd03653876d9a517ba5}\label{_g_p_i_o___p_d_d_8h_af98c27cef2bbcdd03653876d9a517ba5}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3}{GPIO\_PDD\_PIN\_3}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+3~0x8U}

Pin 3 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a8dc2be2740a3455059c315ebbdcd044b}\label{_g_p_i_o___p_d_d_8h_a8dc2be2740a3455059c315ebbdcd044b}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30}{GPIO\_PDD\_PIN\_30}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+30~0x40000000U}

Pin 30 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a948617807770df656f05cb2920d03e56}\label{_g_p_i_o___p_d_d_8h_a948617807770df656f05cb2920d03e56}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31}{GPIO\_PDD\_PIN\_31}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+31~0x80000000U}

Pin 31 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a7079bfe5b08ee2213ee68f420ff6bc83}\label{_g_p_i_o___p_d_d_8h_a7079bfe5b08ee2213ee68f420ff6bc83}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4}{GPIO\_PDD\_PIN\_4}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+4~0x10U}

Pin 4 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a6fd1af1d43e5879880eb97865101c43a}\label{_g_p_i_o___p_d_d_8h_a6fd1af1d43e5879880eb97865101c43a}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5}{GPIO\_PDD\_PIN\_5}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+5~0x20U}

Pin 5 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ae533a0124eefe87af73dfc78528ee889}\label{_g_p_i_o___p_d_d_8h_ae533a0124eefe87af73dfc78528ee889}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6}{GPIO\_PDD\_PIN\_6}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+6~0x40U}

Pin 6 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a5c2e858767c428dc93763d218f0b3c1f}\label{_g_p_i_o___p_d_d_8h_a5c2e858767c428dc93763d218f0b3c1f}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7}{GPIO\_PDD\_PIN\_7}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+7~0x80U}

Pin 7 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a1bb97ba52ab4c71b669f6477d2ae1f2e}\label{_g_p_i_o___p_d_d_8h_a1bb97ba52ab4c71b669f6477d2ae1f2e}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8}{GPIO\_PDD\_PIN\_8}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+8~0x100U}

Pin 8 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a1949380a4d87bd33f853c4a358865860}\label{_g_p_i_o___p_d_d_8h_a1949380a4d87bd33f853c4a358865860}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9}{GPIO\_PDD\_PIN\_9}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+\_\+9~0x200U}

Pin 9 mask \mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ac1857c93b403279b198dd37d06ec2f84}\label{_g_p_i_o___p_d_d_8h_ac1857c93b403279b198dd37d06ec2f84}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output}{GPIO\_PDD\_SetPortDataOutput}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PDOR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets port data output. The value is driven out to the corresponding pin if direction of the pin is set to output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new data output value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+OR, G\+P\+I\+O\+B\+\_\+\+P\+D\+OR, G\+P\+I\+O\+C\+\_\+\+P\+D\+OR, G\+P\+I\+O\+D\+\_\+\+P\+D\+OR, G\+P\+I\+O\+E\+\_\+\+P\+D\+OR, G\+P\+I\+O\+F\+\_\+\+P\+D\+OR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_ac1857c93b403279b198dd37d06ec2f84}{GPIO\_PDD\_SetPortDataOutput}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a6d42641a828e44a6d4a2a844ca960f4f}\label{_g_p_i_o___p_d_d_8h_a6d42641a828e44a6d4a2a844ca960f4f}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask}{GPIO\_PDD\_SetPortDataOutputMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Data\+Output\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PSOR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Sets required bits of port data output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Parameter specifying port pins which should be set. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+S\+OR, G\+P\+I\+O\+B\+\_\+\+P\+S\+OR, G\+P\+I\+O\+C\+\_\+\+P\+S\+OR, G\+P\+I\+O\+D\+\_\+\+P\+S\+OR, G\+P\+I\+O\+E\+\_\+\+P\+S\+OR, G\+P\+I\+O\+F\+\_\+\+P\+S\+OR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_a6d42641a828e44a6d4a2a844ca960f4f}{GPIO\_PDD\_SetPortDataOutputMask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_aacddbd284f639511cdb4e21a5f4f0ce2}\label{_g_p_i_o___p_d_d_8h_aacddbd284f639511cdb4e21a5f4f0ce2}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction}{GPIO\_PDD\_SetPortDirection}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PDDR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets direction of every pin in the port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new direction for port pins. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+DR, G\+P\+I\+O\+B\+\_\+\+P\+D\+DR, G\+P\+I\+O\+C\+\_\+\+P\+D\+DR, G\+P\+I\+O\+D\+\_\+\+P\+D\+DR, G\+P\+I\+O\+E\+\_\+\+P\+D\+DR, G\+P\+I\+O\+F\+\_\+\+P\+D\+DR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_aacddbd284f639511cdb4e21a5f4f0ce2}{GPIO\_PDD\_SetPortDirection}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_adbae59f4b19fc34759bc098a60f7e960}\label{_g_p_i_o___p_d_d_8h_adbae59f4b19fc34759bc098a60f7e960}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask}{GPIO\_PDD\_SetPortDirectionMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Direction\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Input\+Mask,  }\item[{}]{Output\+Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      GPIO\_PDDR\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___g_p_i_o___register___accessor___macros_ga61dac233f8be25e95cd419eb79714a07}{GPIO\_PDDR\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)(InputMask)))) | ( \(\backslash\)
        (uint32\_t)(OutputMask))) \(\backslash\)
    )
\end{DoxyCode}


Sets direction on pins specified by mask parameters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Input\+Mask} & Mask of port pins defining which should be set as input. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
{\em Output\+Mask} & Mask of port pins defining which should be set as output. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+DR, G\+P\+I\+O\+B\+\_\+\+P\+D\+DR, G\+P\+I\+O\+C\+\_\+\+P\+D\+DR, G\+P\+I\+O\+D\+\_\+\+P\+D\+DR, G\+P\+I\+O\+E\+\_\+\+P\+D\+DR, G\+P\+I\+O\+F\+\_\+\+P\+D\+DR, G\+P\+I\+O\+A\+\_\+\+P\+I\+DR, G\+P\+I\+O\+B\+\_\+\+P\+I\+DR, G\+P\+I\+O\+C\+\_\+\+P\+I\+DR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_adbae59f4b19fc34759bc098a60f7e960}{GPIO\_PDD\_SetPortDirectionMask}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0},
\hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_ac7ddfe1acec7feeeb25ca5167cd6ccdb}\label{_g_p_i_o___p_d_d_8h_ac7ddfe1acec7feeeb25ca5167cd6ccdb}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask}{GPIO\_PDD\_SetPortInputDirectionMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Input\+Direction\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      GPIO\_PDDR\_REG(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
    )
\end{DoxyCode}


Sets required pins as input. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Parameter specifying port pins which should be set as input. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+DR, G\+P\+I\+O\+B\+\_\+\+P\+D\+DR, G\+P\+I\+O\+C\+\_\+\+P\+D\+DR, G\+P\+I\+O\+D\+\_\+\+P\+D\+DR, G\+P\+I\+O\+E\+\_\+\+P\+D\+DR, G\+P\+I\+O\+F\+\_\+\+P\+D\+DR, G\+P\+I\+O\+A\+\_\+\+P\+I\+DR, G\+P\+I\+O\+B\+\_\+\+P\+I\+DR, G\+P\+I\+O\+C\+\_\+\+P\+I\+DR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_ac7ddfe1acec7feeeb25ca5167cd6ccdb}{GPIO\_PDD\_SetPortInputDirectionMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a03674e4e8c6ad1d990b263ee310f9540}\label{_g_p_i_o___p_d_d_8h_a03674e4e8c6ad1d990b263ee310f9540}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask}{GPIO\_PDD\_SetPortOutputDirectionMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Set\+Port\+Output\+Direction\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PDDR\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Sets required pins as output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Parameter specifying port pins which should be set as output. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+D\+DR, G\+P\+I\+O\+B\+\_\+\+P\+D\+DR, G\+P\+I\+O\+C\+\_\+\+P\+D\+DR, G\+P\+I\+O\+D\+\_\+\+P\+D\+DR, G\+P\+I\+O\+E\+\_\+\+P\+D\+DR, G\+P\+I\+O\+F\+\_\+\+P\+D\+DR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_a03674e4e8c6ad1d990b263ee310f9540}{GPIO\_PDD\_SetPortOutputDirectionMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_g_p_i_o___p_d_d_8h_a13b99f904f8b9eed142f3b6a6fae0c70}\label{_g_p_i_o___p_d_d_8h_a13b99f904f8b9eed142f3b6a6fae0c70}} 
\index{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}!G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask}}
\index{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask@{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask}!G\+P\+I\+O\+\_\+\+P\+D\+D.\+h@{G\+P\+I\+O\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask}{GPIO\_PDD\_TogglePortDataOutputMask}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+D\+D\+\_\+\+Toggle\+Port\+Data\+Output\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    GPIO\_PTOR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Toggles required bits of port data output. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Parameter specifying port pins which should be inverted. Use constants from group \char`\"{}\+Pin masks\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: G\+P\+I\+O\+A\+\_\+\+P\+T\+OR, G\+P\+I\+O\+B\+\_\+\+P\+T\+OR, G\+P\+I\+O\+C\+\_\+\+P\+T\+OR, G\+P\+I\+O\+D\+\_\+\+P\+T\+OR, G\+P\+I\+O\+E\+\_\+\+P\+T\+OR, G\+P\+I\+O\+F\+\_\+\+P\+T\+OR (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_g_p_i_o___p_d_d_8h_a13b99f904f8b9eed142f3b6a6fae0c70}{GPIO\_PDD\_TogglePortDataOutputMask}(<peripheral>\_BASE\_PTR,
\hyperlink{_g_p_i_o___p_d_d_8h_ad13ced7429ee848ed7fd27ef6b27f9d7}{GPIO\_PDD\_PIN\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
