;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -717, <-32
	MOV -17, <-20
	SLT <301, 103
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	SUB <0, @1
	JMP <121, #106
	ADD #12, @1
	ADD #12, @1
	SPL 0, #-2
	SUB @127, <106
	SUB #0, -0
	SLT -1, <-20
	MOV 10, 30
	ADD <127, @-106
	SUB @121, @106
	SLT #0, -0
	JMZ -11, @-20
	MOV -717, <-32
	SUB <30, @87
	JMP -717, @-32
	MOV -717, <-32
	MOV -87, <-20
	ADD 110, 9
	SUB @121, @106
	ADD 110, 9
	MOV 10, 30
	SLT 110, 9
	ADD <27, @-106
	MOV -717, <32
	SPL 0, #-2
	SLT -103, -301
	DJN -1, -871
	MOV -717, <32
	MOV -11, <-20
	MOV -11, @-20
	SUB 110, 9
	ADD 110, 9
	ADD @20, @10
	ADD 110, 9
	SUB @121, @106
	MOV -7, <-20
	SUB #10, <462
	SUB @121, @106
	MOV -7, <-20
	JMP <121, #106
	MOV -717, <-32
