// Seed: 2306158686
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5;
  logic [7:0] id_6;
  logic [7:0] id_7;
  logic [7:0] id_8;
  assign id_3 = 1'b0;
  wor id_9;
  assign module_1.id_0 = 0;
  assign id_7[1] = 1;
  assign id_6 = id_8;
  wire id_10 = id_1 == id_9;
  id_11(
      .id_0(id_7),
      .id_1(id_6),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(""),
      .id_8(1)
  );
  wire id_12;
  assign id_6[(1)] = id_9 ? 1 : 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  wor   id_5
    , id_9,
    input  tri0  id_6,
    output tri   id_7
);
  wire id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_7
  );
endmodule
