Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 22 20:33:45 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file image_rx_tx_control_sets_placed.rpt
| Design       : image_rx_tx
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              78 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | uart_tx_instance/s_baud_counter[7]_i_2_n_0  |                                            |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | uart_rx_instance/o_led[3]_i_1_n_0           | i_reset_IBUF                               |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG | uart_tx_instance/s_baud_counter[7]_i_2_n_0  | uart_tx_instance/s_baud_counter[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | uart_tx_instance/s_data_byte_tx[7]_i_1_n_0  |                                            |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | uart_rx_instance/s_baud_counter[10]_i_1_n_0 |                                            |                4 |             11 |         2.75 |
|  i_clk_IBUF_BUFG |                                             |                                            |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG | uart_rx_instance/rx_num_counter_reg         | i_reset_IBUF                               |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | uart_tx_instance/tx_num_counter_reg         | i_reset_IBUF                               |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | read_enable_IBUF                            |                                            |               23 |             58 |         2.52 |
+------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


