--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Echo_test.twx Echo_test.ncd -o Echo_test.twr Echo_test.pcf
-ucf Echo_test.ucf

Design file:              Echo_test.ncd
Physical constraint file: Echo_test.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 32 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1088 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.842ns.
--------------------------------------------------------------------------------

Paths for end point UART_module/uart_tx_unit/b_reg_0 (SLICE_X24Y36.F3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_5 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.046 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_5 to UART_module/uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.XQ      Tcko                  0.515   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/r_reg_5
    SLICE_X23Y58.F2      net (fanout=6)        1.355   UART_module/baud_gen_unit/r_reg<5>
    SLICE_X23Y58.X       Tilo                  0.612   UART_module/baud_gen_unit/r_reg<6>
                                                       UART_module/baud_gen_unit/MAX_TICK_SW0_SW0
    SLICE_X25Y54.G4      net (fanout=3)        0.521   N43
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X24Y36.F3      net (fanout=8)        0.589   UART_module/uart_tx_unit/N01
    SLICE_X24Y36.CLK     Tfck                  0.776   UART_module/uart_tx_unit/b_reg<0>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>14
                                                       UART_module/uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.829ns (3.175ns logic, 3.654ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_2 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.046 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_2 to UART_module/uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.YQ      Tcko                  0.567   UART_module/baud_gen_unit/r_reg<3>
                                                       UART_module/baud_gen_unit/r_reg_2
    SLICE_X24Y56.G2      net (fanout=3)        0.516   UART_module/baud_gen_unit/r_reg<2>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X24Y36.F3      net (fanout=8)        0.589   UART_module/uart_tx_unit/N01
    SLICE_X24Y36.CLK     Tfck                  0.776   UART_module/uart_tx_unit/b_reg<0>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>14
                                                       UART_module/uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (3.275ns logic, 3.108ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_1 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.046 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_1 to UART_module/uart_tx_unit/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   UART_module/baud_gen_unit/r_reg<0>
                                                       UART_module/baud_gen_unit/r_reg_1
    SLICE_X24Y56.G1      net (fanout=4)        0.564   UART_module/baud_gen_unit/r_reg<1>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X24Y36.F3      net (fanout=8)        0.589   UART_module/uart_tx_unit/N01
    SLICE_X24Y36.CLK     Tfck                  0.776   UART_module/uart_tx_unit/b_reg<0>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>14
                                                       UART_module/uart_tx_unit/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (3.219ns logic, 3.156ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point UART_module/uart_tx_unit/b_reg_7 (SLICE_X27Y36.G2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_5 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.823ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.062 - 0.075)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_5 to UART_module/uart_tx_unit/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.XQ      Tcko                  0.515   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/r_reg_5
    SLICE_X23Y58.F2      net (fanout=6)        1.355   UART_module/baud_gen_unit/r_reg<5>
    SLICE_X23Y58.X       Tilo                  0.612   UART_module/baud_gen_unit/r_reg<6>
                                                       UART_module/baud_gen_unit/MAX_TICK_SW0_SW0
    SLICE_X25Y54.G4      net (fanout=3)        0.521   N43
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X27Y36.G2      net (fanout=8)        0.631   UART_module/uart_tx_unit/N01
    SLICE_X27Y36.CLK     Tgck                  0.728   UART_module/uart_tx_unit/b_reg<7>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<7>1
                                                       UART_module/uart_tx_unit/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (3.127ns logic, 3.696ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_2 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.377ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.062 - 0.075)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_2 to UART_module/uart_tx_unit/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.YQ      Tcko                  0.567   UART_module/baud_gen_unit/r_reg<3>
                                                       UART_module/baud_gen_unit/r_reg_2
    SLICE_X24Y56.G2      net (fanout=3)        0.516   UART_module/baud_gen_unit/r_reg<2>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X27Y36.G2      net (fanout=8)        0.631   UART_module/uart_tx_unit/N01
    SLICE_X27Y36.CLK     Tgck                  0.728   UART_module/uart_tx_unit/b_reg<7>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<7>1
                                                       UART_module/uart_tx_unit/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (3.227ns logic, 3.150ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_1 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.062 - 0.075)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_1 to UART_module/uart_tx_unit/b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   UART_module/baud_gen_unit/r_reg<0>
                                                       UART_module/baud_gen_unit/r_reg_1
    SLICE_X24Y56.G1      net (fanout=4)        0.564   UART_module/baud_gen_unit/r_reg<1>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X24Y33.G4      net (fanout=32)       1.189   UART_module/tick
    SLICE_X24Y33.Y       Tilo                  0.660   UART_module/uart_tx_unit/b_reg<5>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<0>11
    SLICE_X27Y36.G2      net (fanout=8)        0.631   UART_module/uart_tx_unit/N01
    SLICE_X27Y36.CLK     Tgck                  0.728   UART_module/uart_tx_unit/b_reg<7>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<7>1
                                                       UART_module/uart_tx_unit/b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (3.171ns logic, 3.198ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point UART_module/uart_tx_unit/b_reg_3 (SLICE_X25Y35.F1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_5 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.047 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_5 to UART_module/uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.XQ      Tcko                  0.515   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/r_reg_5
    SLICE_X23Y58.F2      net (fanout=6)        1.355   UART_module/baud_gen_unit/r_reg<5>
    SLICE_X23Y58.X       Tilo                  0.612   UART_module/baud_gen_unit/r_reg<6>
                                                       UART_module/baud_gen_unit/MAX_TICK_SW0_SW0
    SLICE_X25Y54.G4      net (fanout=3)        0.521   N43
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X25Y35.G1      net (fanout=32)       1.047   UART_module/tick
    SLICE_X25Y35.Y       Tilo                  0.612   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>5
    SLICE_X25Y35.F1      net (fanout=1)        0.673   UART_module/uart_tx_unit/b_reg_mux0000<3>5/O
    SLICE_X25Y35.CLK     Tfck                  0.728   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>14
                                                       UART_module/uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (3.079ns logic, 3.596ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_2 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.047 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_2 to UART_module/uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.YQ      Tcko                  0.567   UART_module/baud_gen_unit/r_reg<3>
                                                       UART_module/baud_gen_unit/r_reg_2
    SLICE_X24Y56.G2      net (fanout=3)        0.516   UART_module/baud_gen_unit/r_reg<2>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X25Y35.G1      net (fanout=32)       1.047   UART_module/tick
    SLICE_X25Y35.Y       Tilo                  0.612   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>5
    SLICE_X25Y35.F1      net (fanout=1)        0.673   UART_module/uart_tx_unit/b_reg_mux0000<3>5/O
    SLICE_X25Y35.CLK     Tfck                  0.728   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>14
                                                       UART_module/uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (3.179ns logic, 3.050ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART_module/baud_gen_unit/r_reg_1 (FF)
  Destination:          UART_module/uart_tx_unit/b_reg_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.047 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART_module/baud_gen_unit/r_reg_1 to UART_module/uart_tx_unit/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.YQ      Tcko                  0.511   UART_module/baud_gen_unit/r_reg<0>
                                                       UART_module/baud_gen_unit/r_reg_1
    SLICE_X24Y56.G1      net (fanout=4)        0.564   UART_module/baud_gen_unit/r_reg<1>
    SLICE_X24Y56.Y       Tilo                  0.660   UART_module/baud_gen_unit/r_reg<5>
                                                       UART_module/baud_gen_unit/MAX_TICK21
    SLICE_X25Y54.G1      net (fanout=8)        0.814   UART_module/baud_gen_unit/MAX_TICK_bdd2
    SLICE_X25Y54.Y       Tilo                  0.612   UART_module/uart_tx_unit/N2
                                                       UART_module/baud_gen_unit/MAX_TICK
    SLICE_X25Y35.G1      net (fanout=32)       1.047   UART_module/tick
    SLICE_X25Y35.Y       Tilo                  0.612   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>5
    SLICE_X25Y35.F1      net (fanout=1)        0.673   UART_module/uart_tx_unit/b_reg_mux0000<3>5/O
    SLICE_X25Y35.CLK     Tfck                  0.728   UART_module/uart_tx_unit/b_reg<3>
                                                       UART_module/uart_tx_unit/b_reg_mux0000<3>14
                                                       UART_module/uart_tx_unit/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (3.123ns logic, 3.098ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 32 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART_module/uart_rx_unit/state_reg_FSM_FFd1 (SLICE_X29Y58.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_module/uart_rx_unit/state_reg_FSM_FFd1 (FF)
  Destination:          UART_module/uart_rx_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_module/uart_rx_unit/state_reg_FSM_FFd1 to UART_module/uart_rx_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.XQ      Tcko                  0.411   UART_module/uart_rx_unit/state_reg_FSM_FFd1
                                                       UART_module/uart_rx_unit/state_reg_FSM_FFd1
    SLICE_X29Y58.F4      net (fanout=19)       0.328   UART_module/uart_rx_unit/state_reg_FSM_FFd1
    SLICE_X29Y58.CLK     Tckf        (-Th)    -0.448   UART_module/uart_rx_unit/state_reg_FSM_FFd1
                                                       UART_module/uart_rx_unit/state_reg_FSM_FFd1-In
                                                       UART_module/uart_rx_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.859ns logic, 0.328ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point UART_module/baud_gen_unit/r_reg_0 (SLICE_X25Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_module/baud_gen_unit/r_reg_0 (FF)
  Destination:          UART_module/baud_gen_unit/r_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_module/baud_gen_unit/r_reg_0 to UART_module/baud_gen_unit/r_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.XQ      Tcko                  0.411   UART_module/baud_gen_unit/r_reg<0>
                                                       UART_module/baud_gen_unit/r_reg_0
    SLICE_X25Y57.BX      net (fanout=5)        0.699   UART_module/baud_gen_unit/r_reg<0>
    SLICE_X25Y57.CLK     Tckdi       (-Th)    -0.080   UART_module/baud_gen_unit/r_reg<0>
                                                       UART_module/baud_gen_unit/r_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.491ns logic, 0.699ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point UART_module/baud_gen_unit/r_reg_3 (SLICE_X24Y57.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_module/baud_gen_unit/r_reg_3 (FF)
  Destination:          UART_module/baud_gen_unit/r_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART_module/baud_gen_unit/r_reg_3 to UART_module/baud_gen_unit/r_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.XQ      Tcko                  0.412   UART_module/baud_gen_unit/r_reg<3>
                                                       UART_module/baud_gen_unit/r_reg_3
    SLICE_X24Y57.F4      net (fanout=2)        0.296   UART_module/baud_gen_unit/r_reg<3>
    SLICE_X24Y57.CLK     Tckf        (-Th)    -0.487   UART_module/baud_gen_unit/r_reg<3>
                                                       UART_module/baud_gen_unit/r_next<3>1
                                                       UART_module/baud_gen_unit/r_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.899ns logic, 0.296ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 32 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: UART_module/baud_gen_unit/r_reg<7>/SR
  Logical resource: UART_module/baud_gen_unit/r_reg_7/SR
  Location pin: SLICE_X22Y59.SR
  Clock network: reset_signal_cmp_ge00001
--------------------------------------------------------------------------------
Slack: 28.474ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: UART_module/baud_gen_unit/r_reg<7>/SR
  Logical resource: UART_module/baud_gen_unit/r_reg_7/SR
  Location pin: SLICE_X22Y59.SR
  Clock network: reset_signal_cmp_ge00001
--------------------------------------------------------------------------------
Slack: 28.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: UART_module/uart_tx_unit/s_reg<0>/SR
  Logical resource: UART_module/uart_tx_unit/s_reg_0/SR
  Location pin: SLICE_X23Y39.SR
  Clock network: reset_signal_cmp_ge00001
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.842|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1088 paths, 0 nets, and 540 connections

Design statistics:
   Minimum period:   6.842ns{1}   (Maximum frequency: 146.156MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 22 14:56:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



