{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524671549080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524671549083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 12:52:28 2018 " "Processing started: Wed Apr 25 12:52:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524671549083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671549083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8p1 -c lab8p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8p1 -c lab8p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671549083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524671549345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524671549345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_board-structural " "Found design unit 1: fsm_board-structural" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557608 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_board " "Found entity 1: fsm_board" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671557608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_table-structural " "Found design unit 1: fsm_table-structural" {  } { { "fsm_table.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_table.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557610 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_table " "Found entity 1: fsm_table" {  } { { "fsm_table.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_table.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671557610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_diag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_diag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_diag-structural " "Found design unit 1: fsm_diag-structural" {  } { { "fsm_diag.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_diag.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557612 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_diag " "Found entity 1: fsm_diag" {  } { { "fsm_diag.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_diag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671557612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_seq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_seq-structural " "Found design unit 1: fsm_seq-structural" {  } { { "fsm_seq.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_seq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557613 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_seq " "Found entity 1: fsm_seq" {  } { { "fsm_seq.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_seq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524671557613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671557613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_board " "Elaborating entity \"fsm_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524671557665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_table fsm_table:table " "Elaborating entity \"fsm_table\" for hierarchy \"fsm_table:table\"" {  } { { "fsm_board.vhd" "table" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524671557677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_diag fsm_diag:diag " "Elaborating entity \"fsm_diag\" for hierarchy \"fsm_diag:diag\"" {  } { { "fsm_board.vhd" "diag" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524671557691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_seq fsm_seq:seq " "Elaborating entity \"fsm_seq\" for hierarchy \"fsm_seq:seq\"" {  } { { "fsm_board.vhd" "seq" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524671557702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524671558152 "|fsm_board|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524671558152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524671558224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524671558382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524671558522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524671558522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524671558585 "|fsm_board|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524671558585 "|fsm_board|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524671558585 "|fsm_board|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fsm_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524671558585 "|fsm_board|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524671558585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524671558585 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524671558585 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524671558585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524671558585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1184 " "Peak virtual memory: 1184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524671558601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 12:52:38 2018 " "Processing ended: Wed Apr 25 12:52:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524671558601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524671558601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524671558601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524671558601 ""}
