<profile>

<section name = "Vivado HLS Report for 'systolic_array'" level="0">
<item name = "Date">Tue Aug 29 13:18:28 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.336 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">91, 91, 0.910 us, 0.910 us, 86, 86, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_l_PE_0_0_k1_pro_U0">Loop_l_PE_0_0_k1_pro, 85, 85, 0.850 us, 0.850 us, 85, 85, none</column>
<column name="Loop_l_PE_0_1_k2_pro_U0">Loop_l_PE_0_1_k2_pro, 85, 85, 0.850 us, 0.850 us, 85, 85, none</column>
<column name="Loop_l_PE_1_0_k3_pro_U0">Loop_l_PE_1_0_k3_pro, 85, 85, 0.850 us, 0.850 us, 85, 85, none</column>
<column name="Loop_l_PE_1_1_k4_pro_U0">Loop_l_PE_1_1_k4_pro, 85, 85, 0.850 us, 0.850 us, 85, 85, none</column>
<column name="Loop_l_data_load_k_p_U0">Loop_l_data_load_k_p, 18, 18, 0.180 us, 0.180 us, 18, 18, none</column>
<column name="Loop_l_data_drain_k5_U0">Loop_l_data_drain_k5, 18, 18, 0.180 us, 0.180 us, 18, 18, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 76, -</column>
<column name="FIFO">0, -, 60, 528, -</column>
<column name="Instance">-, 20, 1889, 3745, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 1, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Loop_l_PE_0_0_k1_pro_U0">Loop_l_PE_0_0_k1_pro, 0, 5, 466, 871, 0</column>
<column name="Loop_l_PE_0_1_k2_pro_U0">Loop_l_PE_0_1_k2_pro, 0, 5, 467, 880, 0</column>
<column name="Loop_l_PE_1_0_k3_pro_U0">Loop_l_PE_1_0_k3_pro, 0, 5, 466, 871, 0</column>
<column name="Loop_l_PE_1_1_k4_pro_U0">Loop_l_PE_1_1_k4_pro, 0, 5, 466, 871, 0</column>
<column name="Loop_l_data_drain_k5_U0">Loop_l_data_drain_k5, 0, 0, 12, 126, 0</column>
<column name="Loop_l_data_load_k_p_U0">Loop_l_data_load_k_p, 0, 0, 12, 126, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_fifo_0_0_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="A_fifo_0_1_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="A_fifo_0_2_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="A_fifo_1_0_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="A_fifo_1_1_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="A_fifo_1_2_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_0_0_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_0_1_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_0_2_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_1_0_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_1_1_V_U">0, 5, 0, -, 2, 32, 64</column>
<column name="B_fifo_1_2_V_U">0, 5, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_l_PE_0_0_k1_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_l_PE_0_1_k2_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_l_PE_1_0_k3_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_l_PE_1_1_k4_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_l_data_load_k_p_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_l_PE_0_0_k1_pro_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_l_PE_0_1_k2_pro_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_l_PE_1_0_k3_pro_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_l_PE_1_1_k4_pro_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_l_data_load_k_p_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_l_PE_0_0_k1_pro_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_l_PE_0_1_k2_pro_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_l_PE_1_0_k3_pro_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_l_PE_1_1_k4_pro_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_l_data_load_k_p_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Loop_l_PE_0_0_k1_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_l_PE_0_1_k2_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_l_PE_1_0_k3_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_l_PE_1_1_k4_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_l_data_load_k_p_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Loop_l_PE_0_0_k1_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_l_PE_0_1_k2_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_l_PE_1_0_k3_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_l_PE_1_1_k4_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_l_data_load_k_p_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Loop_l_PE_0_0_k1_pro_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_l_PE_0_1_k2_pro_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_l_PE_1_0_k3_pro_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_l_PE_1_1_k4_pro_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_l_data_load_k_p_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="v0_0_address0">out, 4, ap_memory, v0_0, array</column>
<column name="v0_0_ce0">out, 1, ap_memory, v0_0, array</column>
<column name="v0_0_d0">out, 32, ap_memory, v0_0, array</column>
<column name="v0_0_q0">in, 32, ap_memory, v0_0, array</column>
<column name="v0_0_we0">out, 1, ap_memory, v0_0, array</column>
<column name="v0_0_address1">out, 4, ap_memory, v0_0, array</column>
<column name="v0_0_ce1">out, 1, ap_memory, v0_0, array</column>
<column name="v0_0_d1">out, 32, ap_memory, v0_0, array</column>
<column name="v0_0_q1">in, 32, ap_memory, v0_0, array</column>
<column name="v0_0_we1">out, 1, ap_memory, v0_0, array</column>
<column name="v0_1_address0">out, 4, ap_memory, v0_1, array</column>
<column name="v0_1_ce0">out, 1, ap_memory, v0_1, array</column>
<column name="v0_1_d0">out, 32, ap_memory, v0_1, array</column>
<column name="v0_1_q0">in, 32, ap_memory, v0_1, array</column>
<column name="v0_1_we0">out, 1, ap_memory, v0_1, array</column>
<column name="v0_1_address1">out, 4, ap_memory, v0_1, array</column>
<column name="v0_1_ce1">out, 1, ap_memory, v0_1, array</column>
<column name="v0_1_d1">out, 32, ap_memory, v0_1, array</column>
<column name="v0_1_q1">in, 32, ap_memory, v0_1, array</column>
<column name="v0_1_we1">out, 1, ap_memory, v0_1, array</column>
<column name="v1_0_address0">out, 4, ap_memory, v1_0, array</column>
<column name="v1_0_ce0">out, 1, ap_memory, v1_0, array</column>
<column name="v1_0_d0">out, 32, ap_memory, v1_0, array</column>
<column name="v1_0_q0">in, 32, ap_memory, v1_0, array</column>
<column name="v1_0_we0">out, 1, ap_memory, v1_0, array</column>
<column name="v1_0_address1">out, 4, ap_memory, v1_0, array</column>
<column name="v1_0_ce1">out, 1, ap_memory, v1_0, array</column>
<column name="v1_0_d1">out, 32, ap_memory, v1_0, array</column>
<column name="v1_0_q1">in, 32, ap_memory, v1_0, array</column>
<column name="v1_0_we1">out, 1, ap_memory, v1_0, array</column>
<column name="v1_1_address0">out, 4, ap_memory, v1_1, array</column>
<column name="v1_1_ce0">out, 1, ap_memory, v1_1, array</column>
<column name="v1_1_d0">out, 32, ap_memory, v1_1, array</column>
<column name="v1_1_q0">in, 32, ap_memory, v1_1, array</column>
<column name="v1_1_we0">out, 1, ap_memory, v1_1, array</column>
<column name="v1_1_address1">out, 4, ap_memory, v1_1, array</column>
<column name="v1_1_ce1">out, 1, ap_memory, v1_1, array</column>
<column name="v1_1_d1">out, 32, ap_memory, v1_1, array</column>
<column name="v1_1_q1">in, 32, ap_memory, v1_1, array</column>
<column name="v1_1_we1">out, 1, ap_memory, v1_1, array</column>
<column name="v2_0_0_i">in, 32, ap_ovld, v2_0_0, pointer</column>
<column name="v2_0_0_o">out, 32, ap_ovld, v2_0_0, pointer</column>
<column name="v2_0_0_o_ap_vld">out, 1, ap_ovld, v2_0_0, pointer</column>
<column name="v2_0_1_i">in, 32, ap_ovld, v2_0_1, pointer</column>
<column name="v2_0_1_o">out, 32, ap_ovld, v2_0_1, pointer</column>
<column name="v2_0_1_o_ap_vld">out, 1, ap_ovld, v2_0_1, pointer</column>
<column name="v2_1_0_i">in, 32, ap_ovld, v2_1_0, pointer</column>
<column name="v2_1_0_o">out, 32, ap_ovld, v2_1_0, pointer</column>
<column name="v2_1_0_o_ap_vld">out, 1, ap_ovld, v2_1_0, pointer</column>
<column name="v2_1_1_i">in, 32, ap_ovld, v2_1_1, pointer</column>
<column name="v2_1_1_o">out, 32, ap_ovld, v2_1_1, pointer</column>
<column name="v2_1_1_o_ap_vld">out, 1, ap_ovld, v2_1_1, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, systolic_array, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, systolic_array, return value</column>
</table>
</item>
</section>
</profile>
