// Seed: 1526711202
module module_0 (
    output uwire id_0,
    input wor id_1
    , id_5,
    output wire id_2,
    input supply1 id_3
);
  logic id_6[-1 : -1];
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_4 = 32'd55,
    parameter id_8 = 32'd79
) (
    input uwire _id_0,
    output supply1 id_1
    , _id_8,
    output tri id_2,
    output supply1 id_3,
    output tri _id_4,
    output supply0 id_5,
    input wand id_6
);
  wire id_9[{  ~  1  {  id_8  }  } : id_0  -  id_4], id_10;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
