// Seed: 1770602299
module module_0 (
    input tri id_0
    , id_9,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply0 id_7
);
  wand id_10 = -1;
  logic [7:0] id_11 = id_2;
  generate
    if (-1 & 1) begin : LABEL_0
      logic id_12;
      ;
    end else begin : LABEL_1
      genvar id_13;
      assign id_11[1] = -1 == 1;
    end
  endgenerate
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    output uwire id_6,
    output tri id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
