m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/University/References/T3/DLD_CA/CA4/D Latch
vDLatch
Z0 !s110 1607287368
!i10b 1
!s100 ?PX44SWzJ;Jhd@Ne[;nMa1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ?6o535mSVOch?RE?aXno2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/University/References/T3/DLD_CA/CA4/Transparent Shift Register
w1607271537
8D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/DLatch_module.v
FD:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/DLatch_module.v
!i122 5
L0 2 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1607287368.000000
!s107 D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/DLatch_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/DLatch_module.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@d@latch
vShiftRegister8Bit
!s110 1607287367
!i10b 1
!s100 ?5K2JV[llE534o@ZFWN``0
R1
I8426VogzHAMELMo5:Jl_>0
R2
R3
w1607286434
8D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/8BitShiftRegister_module.v
FD:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/8BitShiftRegister_module.v
!i122 4
L0 2 18
R4
r1
!s85 0
31
!s108 1607287367.000000
!s107 D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/8BitShiftRegister_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/8BitShiftRegister_module.v|
!i113 1
R6
R7
n@shift@register8@bit
vShiftRegister8bit_TB
R0
!i10b 1
!s100 `9a@KLO23oK2AiZ4m5ooC3
R1
IbF`[I?J^C15YM=hQVU9511
R2
R3
w1607286991
8D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/ShiftRegister_testbench.v
FD:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/ShiftRegister_testbench.v
!i122 6
L0 2 14
R4
r1
!s85 0
31
R5
!s107 D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/ShiftRegister_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/University/References/T3/DLD_CA/CA4/Transparent Shift Register/ShiftRegister_testbench.v|
!i113 1
R6
R7
n@shift@register8bit_@t@b
