--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38985340114 paths analyzed, 791 endpoints analyzed, 124 failing endpoints
 124 timing errors detected. (124 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.140ns.
--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y11.DIADI15), 23618378 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.769ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT0      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN0       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_0
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X63Y52.D2         net (fanout=51)       0.750   Addr_out<28>
    SLICE_X63Y52.D          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in71
    RAMB36_X3Y11.DIADI15    net (fanout=1)        0.388   XLXN_556<15>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.769ns (7.298ns logic, 3.471ns route)
                                                          (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.769ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT9      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_9
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X63Y52.D2         net (fanout=51)       0.750   Addr_out<28>
    SLICE_X63Y52.D          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in71
    RAMB36_X3Y11.DIADI15    net (fanout=1)        0.388   XLXN_556<15>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.769ns (7.298ns logic, 3.471ns route)
                                                          (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.769ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT1      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN1       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_1
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X63Y52.D2         net (fanout=51)       0.750   Addr_out<28>
    SLICE_X63Y52.D          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in71
    RAMB36_X3Y11.DIADI15    net (fanout=1)        0.388   XLXN_556<15>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.769ns (7.298ns logic, 3.471ns route)
                                                          (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y11.DIADI12), 23618378 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.640ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT0      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN0       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_0
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X62Y53.B1         net (fanout=51)       0.588   Addr_out<28>
    SLICE_X62Y53.B          Tilo                  0.043   U10/counter0_Lock<1>
                                                          U4/Mmux_ram_data_in41
    RAMB36_X3Y11.DIADI12    net (fanout=1)        0.421   XLXN_556<12>
    RAMB36_X3Y11.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.640ns (7.298ns logic, 3.342ns route)
                                                          (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.640ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT9      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_9
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X62Y53.B1         net (fanout=51)       0.588   Addr_out<28>
    SLICE_X62Y53.B          Tilo                  0.043   U10/counter0_Lock<1>
                                                          U4/Mmux_ram_data_in41
    RAMB36_X3Y11.DIADI12    net (fanout=1)        0.421   XLXN_556<12>
    RAMB36_X3Y11.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.640ns (7.298ns logic, 3.342ns route)
                                                          (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.640ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT1      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN1       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_1
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.AMUX       Tcina                 0.188   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.D6         net (fanout=1)        0.450   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<28>
    SLICE_X62Y55.D          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2110
    SLICE_X62Y53.B1         net (fanout=51)       0.588   Addr_out<28>
    SLICE_X62Y53.B          Tilo                  0.043   U10/counter0_Lock<1>
                                                          U4/Mmux_ram_data_in41
    RAMB36_X3Y11.DIADI12    net (fanout=1)        0.421   XLXN_556<12>
    RAMB36_X3Y11.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.640ns (7.298ns logic, 3.342ns route)
                                                          (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y11.DIADI11), 23618378 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.633ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT0      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN0       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_0
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.DMUX       Tcind                 0.228   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.B6         net (fanout=1)        0.378   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<31>
    SLICE_X62Y55.B          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2510
    SLICE_X63Y52.B1         net (fanout=51)       0.651   Addr_out<31>
    SLICE_X63Y52.B          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in31
    RAMB36_X3Y11.DIADI11    net (fanout=1)        0.383   XLXN_556<11>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.633ns (7.338ns logic, 3.295ns route)
                                                          (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.633ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT9      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_9
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.DMUX       Tcind                 0.228   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.B6         net (fanout=1)        0.378   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<31>
    SLICE_X62Y55.B          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2510
    SLICE_X63Y52.B1         net (fanout=51)       0.651   Addr_out<31>
    SLICE_X63Y52.B          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in31
    RAMB36_X3Y11.DIADI11    net (fanout=1)        0.383   XLXN_556<11>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.633ns (7.338ns logic, 3.295ns route)
                                                          (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      10.633ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.266ns (1.016 - 1.282)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y43.CQ         Tcko                  0.259   rst
                                                          U9/rst
    SLICE_X69Y41.A6         net (fanout=227)      0.304   rst
    SLICE_X69Y41.A          Tilo                  0.043   U1/ALUSrc2<17>
                                                          U1/control/Mmux_ALUSrc11
    SLICE_X67Y37.B5         net (fanout=145)      0.609   U1/ALUSrc
    SLICE_X67Y37.COUT       Topcyb                0.310   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
                                                          U1/alu/n0129<1>1
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<3>
    SLICE_X67Y38.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<7>
    SLICE_X67Y39.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<11>
    SLICE_X67Y40.COUT       Tbyp                  0.053   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.CIN        net (fanout=1)        0.000   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<15>
    SLICE_X67Y41.AMUX       Tcina                 0.192   U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
                                                          U1/alu/Madd_PWR_9_o_GND_10_o_add_50_OUT_cy<19>
    DSP48_X3Y17.A16         net (fanout=4)        0.418   U1/alu/PWR_9_o_GND_10_o_add_50_OUT<16>
    DSP48_X3Y17.PCOUT1      Tdspdo_A_PCOUT_MULT   2.879   U1/alu/Mmult_n0078_submult_0
                                                          U1/alu/Mmult_n0078_submult_0
    DSP48_X3Y18.PCIN1       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_0_PCOUT_to_Mmult_n0078_submult_01_PCIN_1
    DSP48_X3Y18.PCOUT9      Tdspdo_PCIN_PCOUT     1.219   U1/alu/Mmult_n0078_submult_01
                                                          U1/alu/Mmult_n0078_submult_01
    DSP48_X3Y19.PCIN9       net (fanout=1)        0.000   U1/alu/Mmult_n0078_submult_01_PCOUT_to_Mmult_n0078_submult_02_PCIN_9
    DSP48_X3Y19.P3          Tdspdo_PCIN_P         1.077   U1/alu/Mmult_n0078_submult_02
                                                          U1/alu/Mmult_n0078_submult_02
    SLICE_X64Y49.A5         net (fanout=1)        0.551   U1/alu/Mmult_n0078_submult_0_20
    SLICE_X64Y49.COUT       Topcya                0.289   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
                                                          U1/alu/n0123<20>1_INV_0
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.CIN        net (fanout=1)        0.001   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<23>
    SLICE_X64Y50.COUT       Tbyp                  0.054   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.CIN        net (fanout=1)        0.000   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<27>
    SLICE_X64Y51.DMUX       Tcind                 0.228   U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
                                                          U1/alu/Madd_src0_i[31]_GND_10_o_add_41_OUT_cy<31>
    SLICE_X62Y55.B6         net (fanout=1)        0.378   U1/alu/src0_i[31]_GND_10_o_add_41_OUT<31>
    SLICE_X62Y55.B          Tilo                  0.043   Addr_out<28>
                                                          U1/alu/Mmux_aluout_o2510
    SLICE_X63Y52.B1         net (fanout=51)       0.651   Addr_out<31>
    SLICE_X63Y52.B          Tilo                  0.043   U10/counter0_Lock<15>
                                                          U4/Mmux_ram_data_in31
    RAMB36_X3Y11.DIADI11    net (fanout=1)        0.383   XLXN_556<11>
    RAMB36_X3Y11.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                        10.633ns (7.338ns logic, 3.295ns route)
                                                          (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X37Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X37Y65.A6      net (fanout=4)        0.082   U6/M2/shift_count<5>
    SLICE_X37Y65.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.068ns logic, 0.082ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X36Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X36Y65.A6      net (fanout=74)       0.099   U6/M2/state_FSM_FFd2
    SLICE_X36Y65.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X36Y65.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X36Y65.B6      net (fanout=74)       0.099   U6/M2/state_FSM_FFd2
    SLICE_X36Y65.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   13.534|    5.097|   11.070|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 124  Score: 519769  (Setup/Max: 519769, Hold: 0)

Constraints cover 38985340114 paths, 0 nets, and 5094 connections

Design statistics:
   Minimum period:  22.140ns{1}   (Maximum frequency:  45.167MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 23 00:22:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 733 MB



