Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_interface_behav xil_defaultlib.tb_alu_interface xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/tops/top_alu_interface.v" Line 1. Module top_alu_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/interface.v" Line 1. Module interface_alu_uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/ALU.v" Line 7. Module ALU(NB_AB=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/tops/top_alu_interface.v" Line 1. Module top_alu_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/interface.v" Line 1. Module interface_alu_uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fausto/ArqComp-TP2/ALU.v" Line 7. Module ALU(NB_AB=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interface_alu_uart
Compiling module xil_defaultlib.ALU(NB_AB=8)
Compiling module xil_defaultlib.top_alu_interface
Compiling module xil_defaultlib.tb_alu_interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_interface_behav
