// Seed: 2637626754
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11
);
  wire id_13;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    output wire id_11,
    input wire id_12,
    output uwire id_13,
    output supply0 id_14,
    output wand id_15,
    output tri0 id_16,
    input wor id_17,
    input supply1 id_18
);
  wire id_20, id_21;
  assign id_1 = id_12;
  module_0(
      id_7, id_2, id_7, id_5, id_2, id_18, id_6, id_7, id_14, id_10, id_12, id_12
  );
endmodule
