

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 15:26:33 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_4b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     12.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    4|          1|          1|          1|      4|    yes   |
        |- Loop 2     |  168|  798| 168 ~ 198 |          -|          -| 1 ~ 4 |    no    |
        | + Loop 2.1  |    5|    8|          6|          1|          1| 1 ~ 4 |    yes   |
        | + Loop 2.2  |   24|   24|          7|          6|          1|      4|    yes   |
        | + Loop 2.3  |   68|   68|         18|         17|          1|      4|    yes   |
        | + Loop 2.4  |   68|   68|         18|         17|          1|      4|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      4|    no    |
        | + Loop 3.1  |    ?|    ?|         20|         18|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 6, depth = 7
  * Pipeline-3: initiation interval (II) = 17, depth = 18
  * Pipeline-4: initiation interval (II) = 17, depth = 18
  * Pipeline-5: initiation interval (II) = 18, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 100
* Pipeline: 6
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 6, States = { 5 6 7 8 9 10 }
  Pipeline-2: II = 6, D = 7, States = { 18 19 20 21 22 23 24 }
  Pipeline-3: II = 17, D = 18, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-4: II = 17, D = 18, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
  Pipeline-5: II = 18, D = 20, States = { 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_2)
	79  / (tmp_2)
5 --> 
	11  / (exitcond6)
	6  / (!exitcond6)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	5  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!tmp_2 & !tmp_39 & !tmp_1)
	25  / (!tmp_2 & !tmp_39 & tmp_1)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	25  / (exitcond5)
	19  / (!exitcond5)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	18  / true
25 --> 
	26  / true
26 --> 
	44  / (exitcond4)
	27  / (!exitcond4)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	26  / true
44 --> 
	45  / true
45 --> 
	63  / (exitcond3)
	46  / (!exitcond3)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	45  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	4  / true
79 --> 
	80  / (!exitcond1)
	15  / (exitcond1)
80 --> 
	81  / true
81 --> 
	100  / (tmp_8)
	82  / (!tmp_8)
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	80  / true
100 --> 
	79  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_101 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_3), !map !31

ST_1: StgValue_102 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_2), !map !37

ST_1: StgValue_103 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_1), !map !43

ST_1: StgValue_104 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a_0), !map !49

ST_1: StgValue_105 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55

ST_1: StgValue_106 (10)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

ST_1: work (11)  [1/1] 0.00ns  loc: minver.c:41
:6  %work = alloca [500 x i3], align 1

ST_1: StgValue_108 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_109 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_110 (14)  [1/1] 0.00ns  loc: minver.c:39
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_111 (15)  [1/1] 1.57ns  loc: minver.c:50
:10  br label %1


 <State 2>: 2.71ns
ST_2: i (17)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond7 (18)  [1/1] 1.94ns  loc: minver.c:50
:1  %exitcond7 = icmp eq i3 %i, -4

ST_2: i_1 (19)  [1/1] 0.75ns  loc: minver.c:50
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_115 (20)  [1/1] 0.00ns  loc: minver.c:50
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

ST_2: empty (22)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: tmp_6 (23)  [1/1] 0.00ns  loc: minver.c:50
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_2: StgValue_118 (24)  [1/1] 0.00ns  loc: minver.c:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp (25)  [1/1] 0.00ns  loc: minver.c:52
:3  %tmp = zext i3 %i to i64

ST_2: work_addr (26)  [1/1] 0.00ns  loc: minver.c:52
:4  %work_addr = getelementptr [500 x i3]* %work, i64 0, i64 %tmp

ST_2: StgValue_121 (27)  [1/1] 2.71ns  loc: minver.c:52
:5  store i3 %i, i3* %work_addr, align 1

ST_2: empty_12 (28)  [1/1] 0.00ns  loc: minver.c:53
:6  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

ST_2: StgValue_123 (29)  [1/1] 0.00ns  loc: minver.c:50
:7  br label %1


 <State 3>: 1.57ns
ST_3: r (31)  [1/1] 0.00ns
.preheader13.preheader:0  %r = alloca i32

ST_3: StgValue_125 (32)  [1/1] 1.57ns
.preheader13.preheader:1  store i32 0, i32* %r

ST_3: StgValue_126 (33)  [1/1] 1.57ns  loc: minver.c:56
.preheader13.preheader:2  br label %.preheader13


 <State 4>: 1.57ns
ST_4: i_5 (35)  [1/1] 0.00ns
.preheader13:0  %i_5 = phi i3 [ %k, %18 ], [ 0, %.preheader13.preheader ]

ST_4: tmp_2 (36)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i_5, i32 2)

ST_4: k (37)  [1/1] 0.75ns  loc: minver.c:56
.preheader13:2  %k = add i3 %i_5, 1

ST_4: StgValue_130 (38)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

ST_4: i_5_cast6 (40)  [1/1] 0.00ns  loc: minver.c:59
.preheader12.preheader:0  %i_5_cast6 = zext i3 %i_5 to i32

ST_4: empty_13 (41)  [1/1] 0.00ns
.preheader12.preheader:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

ST_4: tmp_3 (42)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:2  %tmp_3 = zext i3 %i_5 to i64

ST_4: tmp_9 (43)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:3  %tmp_9 = trunc i3 %i_5 to i2

ST_4: StgValue_135 (44)  [1/1] 1.57ns  loc: minver.c:59
.preheader12.preheader:4  br label %.preheader12

ST_4: StgValue_136 (315)  [1/1] 1.57ns  loc: minver.c:109
.preheader8.preheader:0  br label %.preheader8


 <State 5>: 2.93ns
ST_5: wmax (46)  [1/1] 0.00ns
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

ST_5: r_1 (47)  [1/1] 0.00ns
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast6, %.preheader12.preheader ]

ST_5: exitcond6 (48)  [1/1] 2.93ns  loc: minver.c:59
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 4

ST_5: StgValue_140 (49)  [1/1] 0.00ns  loc: minver.c:59
.preheader12:3  br i1 %exitcond6, label %_ifconv1, label %_ifconv

ST_5: i_6 (85)  [1/1] 2.39ns  loc: minver.c:59
_ifconv:34  %i_6 = add nsw i32 1, %r_1


 <State 6>: 2.23ns
ST_6: n_assign_1 (55)  [2/2] 2.23ns  loc: minver.c:56
_ifconv:4  %n_assign_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_1)


 <State 7>: 5.13ns
ST_7: n_assign_1 (55)  [1/2] 5.13ns  loc: minver.c:56
_ifconv:4  %n_assign_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_1)


 <State 8>: 7.74ns
ST_8: n_assign_1_to_int (56)  [1/1] 0.00ns  loc: minver.c:56
_ifconv:5  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

ST_8: tmp_40 (57)  [1/1] 0.00ns  loc: minver.c:56
_ifconv:6  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

ST_8: tmp_48 (58)  [1/1] 0.00ns  loc: minver.c:56
_ifconv:7  %tmp_48 = trunc i32 %n_assign_1_to_int to i23

ST_8: notlhs (59)  [1/1] 2.47ns  loc: minver.c:56
_ifconv:8  %notlhs = icmp ne i8 %tmp_40, -1

ST_8: notrhs (60)  [1/1] 2.84ns  loc: minver.c:56
_ifconv:9  %notrhs = icmp eq i23 %tmp_48, 0

ST_8: tmp_42 (61)  [1/1] 0.00ns  loc: minver.c:56 (grouped into LUT with out node w_3)
_ifconv:10  %tmp_42 = or i1 %notrhs, %notlhs

ST_8: tmp_43 (62)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:61
_ifconv:11  %tmp_43 = fcmp oge float %n_assign_1, 0.000000e+00

ST_8: tmp_44 (63)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:12  %tmp_44 = and i1 %tmp_42, %tmp_43

ST_8: f_neg_i (64)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:13  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

ST_8: f_1 (65)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:14  %f_1 = bitcast i32 %f_neg_i to float

ST_8: w_3 (66)  [1/1] 1.37ns  loc: minver.c:63 (out node of the LUT)
_ifconv:15  %w_3 = select i1 %tmp_44, float %n_assign_1, float %f_1


 <State 9>: 7.74ns
ST_9: w_3_to_int (67)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:16  %w_3_to_int = bitcast float %w_3 to i32

ST_9: tmp_45 (68)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:17  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

ST_9: tmp_55 (69)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:18  %tmp_55 = trunc i32 %w_3_to_int to i23

ST_9: wmax_to_int (70)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:19  %wmax_to_int = bitcast float %wmax to i32

ST_9: tmp_47 (71)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:20  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

ST_9: tmp_59 (72)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:21  %tmp_59 = trunc i32 %wmax_to_int to i23

ST_9: notlhs3 (73)  [1/1] 2.47ns  loc: minver.c:63
_ifconv:22  %notlhs3 = icmp ne i8 %tmp_45, -1

ST_9: notrhs3 (74)  [1/1] 2.84ns  loc: minver.c:63
_ifconv:23  %notrhs3 = icmp eq i23 %tmp_55, 0

ST_9: tmp_49 (75)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_53)
_ifconv:24  %tmp_49 = or i1 %notrhs3, %notlhs3

ST_9: notlhs4 (76)  [1/1] 2.47ns  loc: minver.c:62
_ifconv:25  %notlhs4 = icmp ne i8 %tmp_47, -1

ST_9: notrhs4 (77)  [1/1] 2.84ns  loc: minver.c:62
_ifconv:26  %notrhs4 = icmp eq i23 %tmp_59, 0

ST_9: tmp_50 (78)  [1/1] 0.00ns  loc: minver.c:62 (grouped into LUT with out node tmp_53)
_ifconv:27  %tmp_50 = or i1 %notrhs4, %notlhs4

ST_9: tmp_51 (79)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_53)
_ifconv:28  %tmp_51 = and i1 %tmp_49, %tmp_50

ST_9: tmp_52 (80)  [1/1] 6.37ns  loc: minver.c:62
_ifconv:29  %tmp_52 = fcmp ogt float %w_3, %wmax

ST_9: tmp_53 (81)  [1/1] 1.37ns  loc: minver.c:62 (out node of the LUT)
_ifconv:30  %tmp_53 = and i1 %tmp_51, %tmp_52


 <State 10>: 2.94ns
ST_10: r_load_1 (51)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:0  %r_load_1 = load i32* %r

ST_10: empty_14 (52)  [1/1] 0.00ns
_ifconv:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 0) nounwind

ST_10: tmp_19 (53)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:2  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_10: StgValue_173 (54)  [1/1] 0.00ns  loc: minver.c:60
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: wmax_1 (82)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:31  %wmax_1 = select i1 %tmp_53, float %w_3, float %wmax

ST_10: r_2 (83)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:32  %r_2 = select i1 %tmp_53, i32 %r_1, i32 %r_load_1

ST_10: empty_15 (84)  [1/1] 0.00ns  loc: minver.c:66
_ifconv:33  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_19) nounwind

ST_10: StgValue_177 (86)  [1/1] 1.57ns  loc: minver.c:62
_ifconv:35  store i32 %r_2, i32* %r

ST_10: StgValue_178 (87)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:36  br label %.preheader12


 <State 11>: 2.23ns
ST_11: r_load (89)  [1/1] 0.00ns  loc: minver.c:68
_ifconv1:0  %r_load = load i32* %r

ST_11: pivot (91)  [2/2] 2.23ns  loc: minver.c:56
_ifconv1:2  %pivot = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_load)


 <State 12>: 5.13ns
ST_12: pivot (91)  [1/2] 5.13ns  loc: minver.c:56
_ifconv1:2  %pivot = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %r_load)


 <State 13>: 7.74ns
ST_13: pivot_to_int (92)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:3  %pivot_to_int = bitcast float %pivot to i32

ST_13: tmp_7 (93)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:4  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

ST_13: tmp_41 (94)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:5  %tmp_41 = trunc i32 %pivot_to_int to i23

ST_13: notlhs1 (95)  [1/1] 2.47ns  loc: minver.c:56
_ifconv1:6  %notlhs1 = icmp ne i8 %tmp_7, -1

ST_13: notrhs1 (96)  [1/1] 2.84ns  loc: minver.c:56
_ifconv1:7  %notrhs1 = icmp eq i23 %tmp_41, 0

ST_13: tmp_11 (97)  [1/1] 0.00ns  loc: minver.c:56 (grouped into LUT with out node api)
_ifconv1:8  %tmp_11 = or i1 %notrhs1, %notlhs1

ST_13: tmp_16 (98)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:69
_ifconv1:9  %tmp_16 = fcmp oge float %pivot, 0.000000e+00

ST_13: tmp_20 (99)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:69 (grouped into LUT with out node api)
_ifconv1:10  %tmp_20 = and i1 %tmp_11, %tmp_16

ST_13: f_neg_i1 (100)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv1:11  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

ST_13: f (101)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv1:12  %f = bitcast i32 %f_neg_i1 to float

ST_13: api (102)  [1/1] 1.37ns  loc: minver.c:69 (out node of the LUT)
_ifconv1:13  %api = select i1 %tmp_20, float %pivot, float %f


 <State 14>: 5.12ns
ST_14: tmp_5 (103)  [1/1] 5.12ns  loc: minver.c:70
_ifconv1:14  %tmp_5 = fpext float %api to double


 <State 15>: 8.27ns
ST_15: tmp_4 (90)  [1/1] 0.00ns  loc: minver.c:68
_ifconv1:1  %tmp_4 = sext i32 %r_load to i64

ST_15: tmp_5_to_int (104)  [1/1] 0.00ns  loc: minver.c:70
_ifconv1:15  %tmp_5_to_int = bitcast double %tmp_5 to i64

ST_15: tmp_35 (105)  [1/1] 0.00ns  loc: minver.c:70
_ifconv1:16  %tmp_35 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

ST_15: tmp_46 (106)  [1/1] 0.00ns  loc: minver.c:70
_ifconv1:17  %tmp_46 = trunc i64 %tmp_5_to_int to i52

ST_15: notlhs2 (107)  [1/1] 2.58ns  loc: minver.c:70
_ifconv1:18  %notlhs2 = icmp ne i11 %tmp_35, -1

ST_15: notrhs2 (108)  [1/1] 3.19ns  loc: minver.c:70
_ifconv1:19  %notrhs2 = icmp eq i52 %tmp_46, 0

ST_15: tmp_37 (109)  [1/1] 0.00ns  loc: minver.c:70 (grouped into LUT with out node tmp_39)
_ifconv1:20  %tmp_37 = or i1 %notrhs2, %notlhs2

ST_15: tmp_38 (110)  [1/1] 6.90ns  loc: minver.c:70
_ifconv1:21  %tmp_38 = fcmp ole double %tmp_5, 1.000000e-06

ST_15: tmp_39 (111)  [1/1] 1.37ns  loc: minver.c:70 (out node of the LUT)
_ifconv1:22  %tmp_39 = and i1 %tmp_37, %tmp_38

ST_15: StgValue_203 (112)  [1/1] 0.00ns  loc: minver.c:70
_ifconv1:23  br i1 %tmp_39, label %.loopexit.loopexit20, label %3

ST_15: tmp_1 (114)  [1/1] 2.93ns  loc: minver.c:75
:0  %tmp_1 = icmp eq i32 %r_load, %i_5_cast6

ST_15: StgValue_205 (115)  [1/1] 0.00ns  loc: minver.c:75
:1  br i1 %tmp_1, label %.loopexit11, label %4

ST_15: work_addr_3 (117)  [1/1] 0.00ns  loc: minver.c:77
:0  %work_addr_3 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_3

ST_15: work_load_2 (118)  [2/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i3* %work_addr_3, align 1

ST_15: work_addr_4 (119)  [1/1] 0.00ns  loc: minver.c:78
:2  %work_addr_4 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_4

ST_15: work_load_3 (120)  [2/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i3* %work_addr_4, align 1

ST_15: a_0_addr_2 (127)  [1/1] 0.00ns  loc: minver.c:83
:10  %a_0_addr_2 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_4

ST_15: a_1_addr_2 (128)  [1/1] 0.00ns  loc: minver.c:83
:11  %a_1_addr_2 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_4

ST_15: a_2_addr_2 (129)  [1/1] 0.00ns  loc: minver.c:83
:12  %a_2_addr_2 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_4

ST_15: a_3_addr_2 (130)  [1/1] 0.00ns  loc: minver.c:83
:13  %a_3_addr_2 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_4

ST_15: StgValue_214 (313)  [1/1] 0.00ns
.loopexit.loopexit20:0  br label %.loopexit

ST_15: StgValue_215 (469)  [1/1] 0.00ns  loc: minver.c:133
.loopexit:0  ret i32 1


 <State 16>: 5.42ns
ST_16: work_load_2 (118)  [1/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i3* %work_addr_3, align 1

ST_16: work_load_3 (120)  [1/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i3* %work_addr_4, align 1

ST_16: StgValue_218 (121)  [1/1] 2.71ns  loc: minver.c:78
:4  store i3 %work_load_3, i3* %work_addr_3, align 1


 <State 17>: 2.71ns
ST_17: StgValue_219 (122)  [1/1] 2.71ns  loc: minver.c:79
:5  store i3 %work_load_2, i3* %work_addr_4, align 1

ST_17: a_0_addr_1 (123)  [1/1] 0.00ns  loc: minver.c:82
:6  %a_0_addr_1 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_3

ST_17: a_1_addr_1 (124)  [1/1] 0.00ns  loc: minver.c:82
:7  %a_1_addr_1 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_3

ST_17: a_2_addr_1 (125)  [1/1] 0.00ns  loc: minver.c:82
:8  %a_2_addr_1 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_3

ST_17: a_3_addr_1 (126)  [1/1] 0.00ns  loc: minver.c:82
:9  %a_3_addr_1 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_3

ST_17: StgValue_224 (131)  [1/1] 1.57ns  loc: minver.c:80
:14  br label %5


 <State 18>: 1.94ns
ST_18: j (133)  [1/1] 0.00ns
:0  %j = phi i3 [ 0, %4 ], [ %j_1, %7 ]

ST_18: exitcond5 (134)  [1/1] 1.94ns  loc: minver.c:80
:1  %exitcond5 = icmp eq i3 %j, -4

ST_18: j_1 (135)  [1/1] 0.75ns  loc: minver.c:80
:2  %j_1 = add i3 %j, 1

ST_18: StgValue_228 (136)  [1/1] 0.00ns  loc: minver.c:80
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %6

ST_18: tmp_24 (140)  [1/1] 0.00ns  loc: minver.c:80
:2  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_18: tmp_61 (142)  [1/1] 0.00ns  loc: minver.c:80
:4  %tmp_61 = trunc i3 %j to i2

ST_18: empty_17 (163)  [1/1] 0.00ns  loc: minver.c:85
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24) nounwind

ST_18: StgValue_232 (164)  [1/1] 0.00ns  loc: minver.c:80
:1  br label %5


 <State 19>: 2.23ns
ST_19: w (143)  [2/2] 2.23ns  loc: minver.c:80
:5  %w = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %i_5_cast6)


 <State 20>: 5.13ns
ST_20: w (143)  [1/2] 5.13ns  loc: minver.c:80
:5  %w = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %i_5_cast6)


 <State 21>: 2.33ns
ST_21: r_load_2 (138)  [1/1] 0.00ns
:0  %r_load_2 = load i32* %r

ST_21: tmp_25 (144)  [2/2] 2.23ns  loc: minver.c:80
:6  %tmp_25 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %r_load_2)

ST_21: StgValue_237 (145)  [1/1] 2.33ns  loc: minver.c:83
:7  switch i2 %tmp_61, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]


 <State 22>: 5.13ns
ST_22: empty_16 (139)  [1/1] 0.00ns
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_22: StgValue_239 (141)  [1/1] 0.00ns  loc: minver.c:81
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_22: tmp_25 (144)  [1/2] 5.13ns  loc: minver.c:80
:6  %tmp_25 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_61, i32 %r_load_2)


 <State 23>: 2.39ns
ST_23: StgValue_241 (147)  [1/1] 2.39ns  loc: minver.c:83
branch50:0  store float %tmp_25, float* %a_2_addr_1, align 4

ST_23: StgValue_242 (151)  [1/1] 2.39ns  loc: minver.c:83
branch49:0  store float %tmp_25, float* %a_1_addr_1, align 4

ST_23: StgValue_243 (155)  [1/1] 2.39ns  loc: minver.c:83
branch48:0  store float %tmp_25, float* %a_0_addr_1, align 4

ST_23: StgValue_244 (159)  [1/1] 2.39ns  loc: minver.c:83
branch51:0  store float %tmp_25, float* %a_3_addr_1, align 4


 <State 24>: 2.39ns
ST_24: StgValue_245 (148)  [1/1] 2.39ns  loc: minver.c:84
branch50:1  store float %w, float* %a_2_addr_2, align 4

ST_24: StgValue_246 (149)  [1/1] 0.00ns
branch50:2  br label %7

ST_24: StgValue_247 (152)  [1/1] 2.39ns  loc: minver.c:84
branch49:1  store float %w, float* %a_1_addr_2, align 4

ST_24: StgValue_248 (153)  [1/1] 0.00ns
branch49:2  br label %7

ST_24: StgValue_249 (156)  [1/1] 2.39ns  loc: minver.c:84
branch48:1  store float %w, float* %a_0_addr_2, align 4

ST_24: StgValue_250 (157)  [1/1] 0.00ns
branch48:2  br label %7

ST_24: StgValue_251 (160)  [1/1] 2.39ns  loc: minver.c:84
branch51:1  store float %w, float* %a_3_addr_2, align 4

ST_24: StgValue_252 (161)  [1/1] 0.00ns
branch51:2  br label %7


 <State 25>: 1.57ns
ST_25: StgValue_253 (166)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11

ST_25: a_0_addr_3 (168)  [1/1] 0.00ns  loc: minver.c:90
.loopexit11:0  %a_0_addr_3 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_3

ST_25: a_1_addr_3 (169)  [1/1] 0.00ns  loc: minver.c:90
.loopexit11:1  %a_1_addr_3 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_3

ST_25: a_2_addr_3 (170)  [1/1] 0.00ns  loc: minver.c:90
.loopexit11:2  %a_2_addr_3 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_3

ST_25: a_3_addr_3 (171)  [1/1] 0.00ns  loc: minver.c:90
.loopexit11:3  %a_3_addr_3 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_3

ST_25: StgValue_258 (172)  [1/1] 1.57ns  loc: minver.c:88
.loopexit11:4  br label %8


 <State 26>: 1.94ns
ST_26: i_2 (174)  [1/1] 0.00ns
:0  %i_2 = phi i3 [ 0, %.loopexit11 ], [ %i_8, %10 ]

ST_26: exitcond4 (175)  [1/1] 1.94ns  loc: minver.c:88
:1  %exitcond4 = icmp eq i3 %i_2, -4

ST_26: i_8 (176)  [1/1] 0.75ns  loc: minver.c:88
:2  %i_8 = add i3 %i_2, 1

ST_26: StgValue_262 (177)  [1/1] 0.00ns  loc: minver.c:88
:3  br i1 %exitcond4, label %.preheader10.preheader, label %9

ST_26: tmp_28 (180)  [1/1] 0.00ns  loc: minver.c:88
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_26: tmp_62 (182)  [1/1] 0.00ns  loc: minver.c:88
:3  %tmp_62 = trunc i3 %i_2 to i2

ST_26: empty_19 (199)  [1/1] 0.00ns  loc: minver.c:91
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_28) nounwind

ST_26: StgValue_266 (200)  [1/1] 0.00ns  loc: minver.c:88
:1  br label %8


 <State 27>: 2.33ns
ST_27: tmp_29 (183)  [2/2] 2.23ns  loc: minver.c:88
:4  %tmp_29 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_62, i32 %i_5_cast6)

ST_27: StgValue_268 (185)  [1/1] 2.33ns  loc: minver.c:90
:6  switch i2 %tmp_62, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]


 <State 28>: 11.43ns
ST_28: tmp_29 (183)  [1/2] 5.13ns  loc: minver.c:88
:4  %tmp_29 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_62, i32 %i_5_cast6)

ST_28: tmp_12 (184)  [16/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 29>: 6.30ns
ST_29: tmp_12 (184)  [15/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 30>: 6.30ns
ST_30: tmp_12 (184)  [14/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 31>: 6.30ns
ST_31: tmp_12 (184)  [13/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 32>: 6.30ns
ST_32: tmp_12 (184)  [12/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 33>: 6.30ns
ST_33: tmp_12 (184)  [11/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 34>: 6.30ns
ST_34: tmp_12 (184)  [10/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 35>: 6.30ns
ST_35: tmp_12 (184)  [9/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 36>: 6.30ns
ST_36: tmp_12 (184)  [8/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 37>: 6.30ns
ST_37: tmp_12 (184)  [7/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 38>: 6.30ns
ST_38: tmp_12 (184)  [6/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 39>: 6.30ns
ST_39: tmp_12 (184)  [5/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 40>: 6.30ns
ST_40: tmp_12 (184)  [4/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 41>: 6.30ns
ST_41: tmp_12 (184)  [3/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 42>: 6.30ns
ST_42: tmp_12 (184)  [2/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot


 <State 43>: 8.69ns
ST_43: empty_18 (179)  [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_43: StgValue_286 (181)  [1/1] 0.00ns  loc: minver.c:89
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_43: tmp_12 (184)  [1/16] 6.30ns  loc: minver.c:90
:5  %tmp_12 = fdiv float %tmp_29, %pivot

ST_43: StgValue_288 (187)  [1/1] 2.39ns  loc: minver.c:90
branch42:0  store float %tmp_12, float* %a_2_addr_3, align 4

ST_43: StgValue_289 (188)  [1/1] 0.00ns  loc: minver.c:90
branch42:1  br label %10

ST_43: StgValue_290 (190)  [1/1] 2.39ns  loc: minver.c:90
branch41:0  store float %tmp_12, float* %a_1_addr_3, align 4

ST_43: StgValue_291 (191)  [1/1] 0.00ns  loc: minver.c:90
branch41:1  br label %10

ST_43: StgValue_292 (193)  [1/1] 2.39ns  loc: minver.c:90
branch40:0  store float %tmp_12, float* %a_0_addr_3, align 4

ST_43: StgValue_293 (194)  [1/1] 0.00ns  loc: minver.c:90
branch40:1  br label %10

ST_43: StgValue_294 (196)  [1/1] 2.39ns  loc: minver.c:90
branch43:0  store float %tmp_12, float* %a_3_addr_3, align 4

ST_43: StgValue_295 (197)  [1/1] 0.00ns  loc: minver.c:90
branch43:1  br label %10


 <State 44>: 1.94ns
ST_44: tmp_27 (202)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:0  %tmp_27 = icmp eq i3 %i_5, 0

ST_44: tmp_20_1 (203)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:1  %tmp_20_1 = icmp eq i3 %i_5, 1

ST_44: tmp_20_2 (204)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:2  %tmp_20_2 = icmp eq i3 %i_5, 2

ST_44: tmp_20_3 (205)  [1/1] 1.94ns  loc: minver.c:99
.preheader10.preheader:3  %tmp_20_3 = icmp eq i3 %i_5, 3

ST_44: StgValue_300 (206)  [1/1] 1.57ns  loc: minver.c:93
.preheader10.preheader:4  br label %.preheader10


 <State 45>: 1.94ns
ST_45: i_3 (208)  [1/1] 0.00ns
.preheader10:0  %i_3 = phi i3 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

ST_45: exitcond3 (209)  [1/1] 1.94ns  loc: minver.c:93
.preheader10:1  %exitcond3 = icmp eq i3 %i_3, -4

ST_45: i_9 (210)  [1/1] 0.75ns  loc: minver.c:93
.preheader10:2  %i_9 = add i3 %i_3, 1

ST_45: StgValue_304 (211)  [1/1] 0.00ns  loc: minver.c:93
.preheader10:3  br i1 %exitcond3, label %17, label %11

ST_45: empty_20 (213)  [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_45: tmp_30 (214)  [1/1] 0.00ns  loc: minver.c:93
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_45: StgValue_307 (215)  [1/1] 0.00ns  loc: minver.c:94
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_45: tmp_14 (216)  [1/1] 1.94ns  loc: minver.c:95
:3  %tmp_14 = icmp eq i3 %i_3, %i_5

ST_45: StgValue_309 (217)  [1/1] 0.00ns  loc: minver.c:95
:4  br i1 %tmp_14, label %._crit_edge, label %12

ST_45: StgValue_310 (291)  [1/1] 0.00ns  loc: minver.c:103
._crit_edge18:0  br label %._crit_edge

ST_45: empty_21 (293)  [1/1] 0.00ns  loc: minver.c:104
._crit_edge:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_30) nounwind

ST_45: StgValue_312 (294)  [1/1] 0.00ns  loc: minver.c:93
._crit_edge:1  br label %.preheader10


 <State 46>: 2.23ns
ST_46: tmp_15_cast (224)  [1/1] 0.00ns  loc: minver.c:93
:5  %tmp_15_cast = zext i3 %i_3 to i32

ST_46: w_1 (225)  [2/2] 2.23ns  loc: minver.c:56
:6  %w_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %tmp_15_cast)


 <State 47>: 12.87ns
ST_47: w_1 (225)  [1/2] 5.13ns  loc: minver.c:56
:6  %w_1 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_9, i32 %tmp_15_cast)

ST_47: w_1_to_int (226)  [1/1] 0.00ns  loc: minver.c:56
:7  %w_1_to_int = bitcast float %w_1 to i32

ST_47: tmp_54 (227)  [1/1] 0.00ns  loc: minver.c:56
:8  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

ST_47: tmp_63 (228)  [1/1] 0.00ns  loc: minver.c:56
:9  %tmp_63 = trunc i32 %w_1_to_int to i23

ST_47: notlhs5 (229)  [1/1] 2.47ns  loc: minver.c:56
:10  %notlhs5 = icmp ne i8 %tmp_54, -1

ST_47: notrhs5 (230)  [1/1] 2.84ns  loc: minver.c:56
:11  %notrhs5 = icmp eq i23 %tmp_63, 0

ST_47: tmp_56 (231)  [1/1] 0.00ns  loc: minver.c:56 (grouped into LUT with out node tmp_58)
:12  %tmp_56 = or i1 %notrhs5, %notlhs5

ST_47: tmp_57 (232)  [1/1] 6.37ns  loc: minver.c:97
:13  %tmp_57 = fcmp oeq float %w_1, 0.000000e+00

ST_47: tmp_58 (233)  [1/1] 1.37ns  loc: minver.c:97 (out node of the LUT)
:14  %tmp_58 = and i1 %tmp_56, %tmp_57

ST_47: StgValue_324 (234)  [1/1] 0.00ns  loc: minver.c:97
:15  br i1 %tmp_58, label %._crit_edge18, label %.preheader9.0

ST_47: StgValue_325 (236)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.0:0  br i1 %tmp_27, label %.preheader9.1, label %13

ST_47: StgValue_326 (245)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %14

ST_47: StgValue_327 (254)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %15

ST_47: StgValue_328 (263)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %16

ST_47: tmp_18_neg (272)  [1/1] 1.37ns  loc: minver.c:101
.preheader9.4:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

ST_47: tmp_17 (273)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.4:1  %tmp_17 = bitcast i32 %tmp_18_neg to float

ST_47: tmp_18 (274)  [16/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

ST_47: StgValue_332 (289)  [1/1] 0.00ns  loc: minver.c:102
.preheader9.459:0  br label %._crit_edge18


 <State 48>: 6.30ns
ST_48: a_0_load (238)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_0_load = load float* %a_0_addr_3, align 4

ST_48: a_1_load (247)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_1_load = load float* %a_1_addr_3, align 4

ST_48: a_2_load (256)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_2_load = load float* %a_2_addr_3, align 4

ST_48: a_3_load (265)  [2/2] 2.39ns  loc: minver.c:99
:0  %a_3_load = load float* %a_3_addr_3, align 4

ST_48: tmp_18 (274)  [15/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 49>: 8.17ns
ST_49: tmp_15 (219)  [1/1] 0.00ns  loc: minver.c:96
:0  %tmp_15 = zext i3 %i_3 to i64

ST_49: a_0_addr_4 (220)  [1/1] 0.00ns  loc: minver.c:96
:1  %a_0_addr_4 = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_15

ST_49: a_1_addr_4 (221)  [1/1] 0.00ns  loc: minver.c:96
:2  %a_1_addr_4 = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_15

ST_49: a_2_addr_4 (222)  [1/1] 0.00ns  loc: minver.c:96
:3  %a_2_addr_4 = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_15

ST_49: a_3_addr_4 (223)  [1/1] 0.00ns  loc: minver.c:96
:4  %a_3_addr_4 = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_15

ST_49: a_0_load (238)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_0_load = load float* %a_0_addr_3, align 4

ST_49: tmp_32 (239)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_32 = fmul float %w_1, %a_0_load

ST_49: a_0_load_1 (240)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_1 = load float* %a_0_addr_4, align 4

ST_49: a_1_load (247)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_1_load = load float* %a_1_addr_3, align 4

ST_49: a_1_load_1 (249)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_1 = load float* %a_1_addr_4, align 4

ST_49: a_2_load (256)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_2_load = load float* %a_2_addr_3, align 4

ST_49: a_2_load_1 (258)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_2_load_1 = load float* %a_2_addr_4, align 4

ST_49: a_3_load (265)  [1/2] 2.39ns  loc: minver.c:99
:0  %a_3_load = load float* %a_3_addr_3, align 4

ST_49: a_3_load_1 (267)  [2/2] 2.39ns  loc: minver.c:99
:2  %a_3_load_1 = load float* %a_3_addr_4, align 4

ST_49: tmp_18 (274)  [14/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 50>: 6.30ns
ST_50: tmp_32 (239)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_32 = fmul float %w_1, %a_0_load

ST_50: a_0_load_1 (240)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_0_load_1 = load float* %a_0_addr_4, align 4

ST_50: tmp_22_1 (248)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

ST_50: a_1_load_1 (249)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_1_load_1 = load float* %a_1_addr_4, align 4

ST_50: a_2_load_1 (258)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_2_load_1 = load float* %a_2_addr_4, align 4

ST_50: a_3_load_1 (267)  [1/2] 2.39ns  loc: minver.c:99
:2  %a_3_load_1 = load float* %a_3_addr_4, align 4

ST_50: tmp_18 (274)  [13/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 51>: 6.30ns
ST_51: tmp_32 (239)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_32 = fmul float %w_1, %a_0_load

ST_51: tmp_22_1 (248)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

ST_51: tmp_22_2 (257)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

ST_51: tmp_18 (274)  [12/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 52>: 6.30ns
ST_52: tmp_32 (239)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_32 = fmul float %w_1, %a_0_load

ST_52: tmp_22_1 (248)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

ST_52: tmp_22_2 (257)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

ST_52: tmp_22_3 (266)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

ST_52: tmp_18 (274)  [11/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 53>: 8.26ns
ST_53: tmp_33 (241)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

ST_53: tmp_22_1 (248)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_1_load

ST_53: tmp_22_2 (257)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

ST_53: tmp_22_3 (266)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

ST_53: tmp_18 (274)  [10/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 54>: 8.26ns
ST_54: tmp_33 (241)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

ST_54: tmp_23_1 (250)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

ST_54: tmp_22_2 (257)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_2_load

ST_54: tmp_22_3 (266)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

ST_54: tmp_18 (274)  [9/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 55>: 8.26ns
ST_55: tmp_33 (241)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

ST_55: tmp_23_1 (250)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

ST_55: tmp_23_2 (259)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

ST_55: tmp_22_3 (266)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_3_load

ST_55: tmp_18 (274)  [8/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 56>: 8.26ns
ST_56: tmp_33 (241)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

ST_56: tmp_23_1 (250)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

ST_56: tmp_23_2 (259)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

ST_56: tmp_23_3 (268)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

ST_56: tmp_18 (274)  [7/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 57>: 8.26ns
ST_57: tmp_33 (241)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

ST_57: tmp_23_1 (250)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

ST_57: tmp_23_2 (259)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

ST_57: tmp_23_3 (268)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

ST_57: tmp_18 (274)  [6/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 58>: 8.26ns
ST_58: StgValue_394 (242)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_33, float* %a_0_addr_4, align 4

ST_58: StgValue_395 (243)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.1

ST_58: tmp_23_1 (250)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_1_load_1, %tmp_22_1

ST_58: tmp_23_2 (259)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

ST_58: tmp_23_3 (268)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

ST_58: tmp_18 (274)  [5/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 59>: 8.26ns
ST_59: StgValue_400 (251)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_1, float* %a_1_addr_4, align 4

ST_59: StgValue_401 (252)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.2

ST_59: tmp_23_2 (259)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_2_load_1, %tmp_22_2

ST_59: tmp_23_3 (268)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

ST_59: tmp_18 (274)  [4/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 60>: 8.26ns
ST_60: StgValue_405 (260)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_2, float* %a_2_addr_4, align 4

ST_60: StgValue_406 (261)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.3

ST_60: tmp_23_3 (268)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_3_load_1, %tmp_22_3

ST_60: tmp_18 (274)  [3/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot


 <State 61>: 6.30ns
ST_61: StgValue_409 (269)  [1/1] 2.39ns  loc: minver.c:99
:4  store float %tmp_23_3, float* %a_3_addr_4, align 4

ST_61: StgValue_410 (270)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.4

ST_61: tmp_18 (274)  [2/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

ST_61: StgValue_412 (275)  [1/1] 2.33ns  loc: minver.c:101
.preheader9.4:3  switch i2 %tmp_9, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]


 <State 62>: 8.69ns
ST_62: tmp_18 (274)  [1/16] 6.30ns  loc: minver.c:101
.preheader9.4:2  %tmp_18 = fdiv float %tmp_17, %pivot

ST_62: StgValue_414 (277)  [1/1] 2.39ns  loc: minver.c:101
branch38:0  store float %tmp_18, float* %a_2_addr_4, align 4

ST_62: StgValue_415 (278)  [1/1] 0.00ns  loc: minver.c:101
branch38:1  br label %.preheader9.459

ST_62: StgValue_416 (280)  [1/1] 2.39ns  loc: minver.c:101
branch37:0  store float %tmp_18, float* %a_1_addr_4, align 4

ST_62: StgValue_417 (281)  [1/1] 0.00ns  loc: minver.c:101
branch37:1  br label %.preheader9.459

ST_62: StgValue_418 (283)  [1/1] 2.39ns  loc: minver.c:101
branch36:0  store float %tmp_18, float* %a_0_addr_4, align 4

ST_62: StgValue_419 (284)  [1/1] 0.00ns  loc: minver.c:101
branch36:1  br label %.preheader9.459

ST_62: StgValue_420 (286)  [1/1] 2.39ns  loc: minver.c:101
branch39:0  store float %tmp_18, float* %a_3_addr_4, align 4

ST_62: StgValue_421 (287)  [1/1] 0.00ns  loc: minver.c:101
branch39:1  br label %.preheader9.459


 <State 63>: 6.30ns
ST_63: tmp_13 (296)  [16/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 64>: 6.30ns
ST_64: tmp_13 (296)  [15/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 65>: 6.30ns
ST_65: tmp_13 (296)  [14/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 66>: 6.30ns
ST_66: tmp_13 (296)  [13/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 67>: 6.30ns
ST_67: tmp_13 (296)  [12/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 68>: 6.30ns
ST_68: tmp_13 (296)  [11/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 69>: 6.30ns
ST_69: tmp_13 (296)  [10/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 70>: 6.30ns
ST_70: tmp_13 (296)  [9/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 71>: 6.30ns
ST_71: tmp_13 (296)  [8/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 72>: 6.30ns
ST_72: tmp_13 (296)  [7/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 73>: 6.30ns
ST_73: tmp_13 (296)  [6/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 74>: 6.30ns
ST_74: tmp_13 (296)  [5/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 75>: 6.30ns
ST_75: tmp_13 (296)  [4/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 76>: 6.30ns
ST_76: tmp_13 (296)  [3/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 77>: 6.30ns
ST_77: tmp_13 (296)  [2/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot


 <State 78>: 8.69ns
ST_78: tmp_13 (296)  [1/16] 6.30ns  loc: minver.c:105
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

ST_78: StgValue_438 (297)  [1/1] 2.33ns  loc: minver.c:105
:1  switch i2 %tmp_9, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

ST_78: StgValue_439 (299)  [1/1] 2.39ns  loc: minver.c:105
branch34:0  store float %tmp_13, float* %a_2_addr_3, align 4

ST_78: StgValue_440 (300)  [1/1] 0.00ns  loc: minver.c:105
branch34:1  br label %18

ST_78: StgValue_441 (302)  [1/1] 2.39ns  loc: minver.c:105
branch33:0  store float %tmp_13, float* %a_1_addr_3, align 4

ST_78: StgValue_442 (303)  [1/1] 0.00ns  loc: minver.c:105
branch33:1  br label %18

ST_78: StgValue_443 (305)  [1/1] 2.39ns  loc: minver.c:105
branch32:0  store float %tmp_13, float* %a_0_addr_3, align 4

ST_78: StgValue_444 (306)  [1/1] 0.00ns  loc: minver.c:105
branch32:1  br label %18

ST_78: StgValue_445 (308)  [1/1] 2.39ns  loc: minver.c:105
branch35:0  store float %tmp_13, float* %a_3_addr_3, align 4

ST_78: StgValue_446 (309)  [1/1] 0.00ns  loc: minver.c:105
branch35:1  br label %18

ST_78: StgValue_447 (311)  [1/1] 0.00ns  loc: minver.c:56
:0  br label %.preheader13


 <State 79>: 1.94ns
ST_79: i_4 (317)  [1/1] 0.00ns
.preheader8:0  %i_4 = phi i3 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

ST_79: exitcond1 (318)  [1/1] 1.94ns  loc: minver.c:109
.preheader8:1  %exitcond1 = icmp eq i3 %i_4, -4

ST_79: i_7 (319)  [1/1] 0.75ns  loc: minver.c:129
.preheader8:2  %i_7 = add i3 %i_4, 1

ST_79: StgValue_451 (320)  [1/1] 0.00ns  loc: minver.c:109
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_79: empty_22 (322)  [1/1] 0.00ns
.preheader.preheader:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_79: tmp_s (323)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:1  %tmp_s = zext i3 %i_4 to i64

ST_79: work_addr_1 (324)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_s

ST_79: tmp_36 (325)  [1/1] 0.00ns  loc: minver.c:129
.preheader.preheader:3  %tmp_36 = trunc i3 %i_4 to i2

ST_79: StgValue_456 (326)  [1/1] 0.00ns  loc: minver.c:111
.preheader.preheader:4  br label %.preheader

ST_79: StgValue_457 (467)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 80>: 2.71ns
ST_80: work_load (328)  [2/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i3* %work_addr_1, align 1


 <State 81>: 5.42ns
ST_81: work_load (328)  [1/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i3* %work_addr_1, align 1

ST_81: tmp_8 (329)  [1/1] 1.94ns  loc: minver.c:116
.preheader:1  %tmp_8 = icmp eq i3 %work_load, %i_4

ST_81: StgValue_461 (330)  [1/1] 0.00ns  loc: minver.c:116
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %19

ST_81: tmp_21 (332)  [1/1] 0.00ns  loc: minver.c:111
:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_81: tmp_10 (334)  [1/1] 0.00ns  loc: minver.c:118
:2  %tmp_10 = zext i3 %work_load to i64

ST_81: work_addr_2 (335)  [1/1] 0.00ns  loc: minver.c:118
:3  %work_addr_2 = getelementptr [500 x i3]* %work, i64 0, i64 %tmp_10

ST_81: work_load_1 (336)  [2/2] 2.71ns  loc: minver.c:118
:4  %work_load_1 = load i3* %work_addr_2, align 1

ST_81: a_0_addr (339)  [1/1] 0.00ns  loc: minver.c:123
:7  %a_0_addr = getelementptr [4 x float]* %a_0, i64 0, i64 %tmp_10

ST_81: a_1_addr (340)  [1/1] 0.00ns  loc: minver.c:123
:8  %a_1_addr = getelementptr [4 x float]* %a_1, i64 0, i64 %tmp_10

ST_81: a_2_addr (341)  [1/1] 0.00ns  loc: minver.c:123
:9  %a_2_addr = getelementptr [4 x float]* %a_2, i64 0, i64 %tmp_10

ST_81: a_3_addr (342)  [1/1] 0.00ns  loc: minver.c:123
:10  %a_3_addr = getelementptr [4 x float]* %a_3, i64 0, i64 %tmp_10

ST_81: empty_23 (462)  [1/1] 0.00ns  loc: minver.c:127
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_21) nounwind

ST_81: StgValue_471 (463)  [1/1] 0.00ns  loc: minver.c:127
:1  br label %.preheader


 <State 82>: 2.71ns
ST_82: work_load_1 (336)  [1/2] 2.71ns  loc: minver.c:118
:4  %work_load_1 = load i3* %work_addr_2, align 1

ST_82: StgValue_473 (337)  [1/1] 2.71ns  loc: minver.c:119
:5  store i3 %work_load, i3* %work_addr_2, align 1

ST_82: tmp_10_cast1 (344)  [1/1] 0.00ns  loc: minver.c:114
:12  %tmp_10_cast1 = zext i3 %work_load to i32

ST_82: tmp_22 (345)  [2/2] 2.23ns  loc: minver.c:129
:13  %tmp_22 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)


 <State 83>: 5.13ns
ST_83: StgValue_476 (338)  [1/1] 2.71ns  loc: minver.c:120
:6  store i3 %work_load_1, i3* %work_addr_1, align 1

ST_83: tmp_22 (345)  [1/2] 5.13ns  loc: minver.c:129
:13  %tmp_22 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)


 <State 84>: 2.33ns
ST_84: tmp_60 (343)  [1/1] 0.00ns  loc: minver.c:114
:11  %tmp_60 = trunc i3 %work_load to i2

ST_84: tmp_23 (346)  [2/2] 2.23ns  loc: minver.c:114
:14  %tmp_23 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_60, i32 %tmp_10_cast1)

ST_84: StgValue_480 (361)  [1/1] 2.33ns  loc: minver.c:125
:0  switch i2 %tmp_60, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

ST_84: StgValue_481 (390)  [1/1] 2.33ns  loc: minver.c:125
:0  switch i2 %tmp_60, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

ST_84: StgValue_482 (419)  [1/1] 2.33ns  loc: minver.c:125
:0  switch i2 %tmp_60, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

ST_84: StgValue_483 (448)  [1/1] 2.33ns  loc: minver.c:125
:0  switch i2 %tmp_60, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]


 <State 85>: 5.13ns
ST_85: StgValue_484 (333)  [1/1] 0.00ns  loc: minver.c:112
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_85: tmp_23 (346)  [1/2] 5.13ns  loc: minver.c:114
:14  %tmp_23 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_60, i32 %tmp_10_cast1)

ST_85: StgValue_486 (347)  [1/1] 2.33ns  loc: minver.c:124
:15  switch i2 %tmp_36, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]


 <State 86>: 2.39ns
ST_86: StgValue_487 (349)  [1/1] 2.39ns  loc: minver.c:124
branch30:0  store float %tmp_23, float* %a_2_addr, align 4

ST_86: StgValue_488 (350)  [1/1] 0.00ns  loc: minver.c:124
branch30:1  br label %20

ST_86: StgValue_489 (352)  [1/1] 2.39ns  loc: minver.c:124
branch29:0  store float %tmp_23, float* %a_1_addr, align 4

ST_86: StgValue_490 (353)  [1/1] 0.00ns  loc: minver.c:124
branch29:1  br label %20

ST_86: StgValue_491 (355)  [1/1] 2.39ns  loc: minver.c:124
branch28:0  store float %tmp_23, float* %a_0_addr, align 4

ST_86: StgValue_492 (356)  [1/1] 0.00ns  loc: minver.c:124
branch28:1  br label %20

ST_86: StgValue_493 (358)  [1/1] 2.39ns  loc: minver.c:124
branch31:0  store float %tmp_23, float* %a_3_addr, align 4

ST_86: StgValue_494 (359)  [1/1] 0.00ns  loc: minver.c:124
branch31:1  br label %20


 <State 87>: 2.39ns
ST_87: StgValue_495 (363)  [1/1] 2.39ns  loc: minver.c:125
branch14:0  store float %tmp_22, float* %a_2_addr, align 4

ST_87: StgValue_496 (364)  [1/1] 0.00ns  loc: minver.c:125
branch14:1  br label %21

ST_87: StgValue_497 (366)  [1/1] 2.39ns  loc: minver.c:125
branch13:0  store float %tmp_22, float* %a_1_addr, align 4

ST_87: StgValue_498 (367)  [1/1] 0.00ns  loc: minver.c:125
branch13:1  br label %21

ST_87: StgValue_499 (369)  [1/1] 2.39ns  loc: minver.c:125
branch12:0  store float %tmp_22, float* %a_0_addr, align 4

ST_87: StgValue_500 (370)  [1/1] 0.00ns  loc: minver.c:125
branch12:1  br label %21

ST_87: StgValue_501 (372)  [1/1] 2.39ns  loc: minver.c:125
branch15:0  store float %tmp_22, float* %a_3_addr, align 4

ST_87: StgValue_502 (373)  [1/1] 0.00ns  loc: minver.c:125
branch15:1  br label %21


 <State 88>: 2.23ns
ST_88: tmp_26 (375)  [2/2] 2.23ns  loc: minver.c:129
:0  %tmp_26 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)


 <State 89>: 5.13ns
ST_89: tmp_26 (375)  [1/2] 5.13ns  loc: minver.c:129
:0  %tmp_26 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

ST_89: StgValue_505 (376)  [1/1] 2.33ns  loc: minver.c:124
:1  switch i2 %tmp_36, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]


 <State 90>: 2.39ns
ST_90: StgValue_506 (378)  [1/1] 2.39ns  loc: minver.c:124
branch26:0  store float %tmp_22, float* %a_2_addr, align 4

ST_90: StgValue_507 (379)  [1/1] 0.00ns  loc: minver.c:124
branch26:1  br label %22

ST_90: StgValue_508 (381)  [1/1] 2.39ns  loc: minver.c:124
branch25:0  store float %tmp_22, float* %a_1_addr, align 4

ST_90: StgValue_509 (382)  [1/1] 0.00ns  loc: minver.c:124
branch25:1  br label %22

ST_90: StgValue_510 (384)  [1/1] 2.39ns  loc: minver.c:124
branch24:0  store float %tmp_22, float* %a_0_addr, align 4

ST_90: StgValue_511 (385)  [1/1] 0.00ns  loc: minver.c:124
branch24:1  br label %22

ST_90: StgValue_512 (387)  [1/1] 2.39ns  loc: minver.c:124
branch27:0  store float %tmp_22, float* %a_3_addr, align 4

ST_90: StgValue_513 (388)  [1/1] 0.00ns  loc: minver.c:124
branch27:1  br label %22


 <State 91>: 2.39ns
ST_91: StgValue_514 (392)  [1/1] 2.39ns  loc: minver.c:125
branch10:0  store float %tmp_26, float* %a_2_addr, align 4

ST_91: StgValue_515 (393)  [1/1] 0.00ns  loc: minver.c:125
branch10:1  br label %23

ST_91: StgValue_516 (395)  [1/1] 2.39ns  loc: minver.c:125
branch9:0  store float %tmp_26, float* %a_1_addr, align 4

ST_91: StgValue_517 (396)  [1/1] 0.00ns  loc: minver.c:125
branch9:1  br label %23

ST_91: StgValue_518 (398)  [1/1] 2.39ns  loc: minver.c:125
branch8:0  store float %tmp_26, float* %a_0_addr, align 4

ST_91: StgValue_519 (399)  [1/1] 0.00ns  loc: minver.c:125
branch8:1  br label %23

ST_91: StgValue_520 (401)  [1/1] 2.39ns  loc: minver.c:125
branch11:0  store float %tmp_26, float* %a_3_addr, align 4

ST_91: StgValue_521 (402)  [1/1] 0.00ns  loc: minver.c:125
branch11:1  br label %23


 <State 92>: 2.23ns
ST_92: tmp_31 (404)  [2/2] 2.23ns  loc: minver.c:129
:0  %tmp_31 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)


 <State 93>: 5.13ns
ST_93: tmp_31 (404)  [1/2] 5.13ns  loc: minver.c:129
:0  %tmp_31 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

ST_93: StgValue_524 (405)  [1/1] 2.33ns  loc: minver.c:124
:1  switch i2 %tmp_36, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]


 <State 94>: 2.39ns
ST_94: StgValue_525 (407)  [1/1] 2.39ns  loc: minver.c:124
branch22:0  store float %tmp_26, float* %a_2_addr, align 4

ST_94: StgValue_526 (408)  [1/1] 0.00ns  loc: minver.c:124
branch22:1  br label %24

ST_94: StgValue_527 (410)  [1/1] 2.39ns  loc: minver.c:124
branch21:0  store float %tmp_26, float* %a_1_addr, align 4

ST_94: StgValue_528 (411)  [1/1] 0.00ns  loc: minver.c:124
branch21:1  br label %24

ST_94: StgValue_529 (413)  [1/1] 2.39ns  loc: minver.c:124
branch20:0  store float %tmp_26, float* %a_0_addr, align 4

ST_94: StgValue_530 (414)  [1/1] 0.00ns  loc: minver.c:124
branch20:1  br label %24

ST_94: StgValue_531 (416)  [1/1] 2.39ns  loc: minver.c:124
branch23:0  store float %tmp_26, float* %a_3_addr, align 4

ST_94: StgValue_532 (417)  [1/1] 0.00ns  loc: minver.c:124
branch23:1  br label %24


 <State 95>: 2.39ns
ST_95: StgValue_533 (421)  [1/1] 2.39ns  loc: minver.c:125
branch6:0  store float %tmp_31, float* %a_2_addr, align 4

ST_95: StgValue_534 (422)  [1/1] 0.00ns  loc: minver.c:125
branch6:1  br label %25

ST_95: StgValue_535 (424)  [1/1] 2.39ns  loc: minver.c:125
branch5:0  store float %tmp_31, float* %a_1_addr, align 4

ST_95: StgValue_536 (425)  [1/1] 0.00ns  loc: minver.c:125
branch5:1  br label %25

ST_95: StgValue_537 (427)  [1/1] 2.39ns  loc: minver.c:125
branch4:0  store float %tmp_31, float* %a_0_addr, align 4

ST_95: StgValue_538 (428)  [1/1] 0.00ns  loc: minver.c:125
branch4:1  br label %25

ST_95: StgValue_539 (430)  [1/1] 2.39ns  loc: minver.c:125
branch7:0  store float %tmp_31, float* %a_3_addr, align 4

ST_95: StgValue_540 (431)  [1/1] 0.00ns  loc: minver.c:125
branch7:1  br label %25


 <State 96>: 2.33ns
ST_96: tmp_34 (433)  [2/2] 2.23ns  loc: minver.c:129
:0  %tmp_34 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)

ST_96: StgValue_542 (434)  [1/1] 2.33ns  loc: minver.c:124
:1  switch i2 %tmp_36, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]


 <State 97>: 5.13ns
ST_97: tmp_34 (433)  [1/2] 5.13ns  loc: minver.c:129
:0  %tmp_34 = call fastcc float @aesl_mux_load_4_4_x_s([4 x float]* %a_0, [4 x float]* %a_1, [4 x float]* %a_2, [4 x float]* %a_3, i2 %tmp_36, i32 %tmp_10_cast1)


 <State 98>: 2.39ns
ST_98: StgValue_544 (436)  [1/1] 2.39ns  loc: minver.c:124
branch18:0  store float %tmp_31, float* %a_2_addr, align 4

ST_98: StgValue_545 (437)  [1/1] 0.00ns  loc: minver.c:124
branch18:1  br label %26

ST_98: StgValue_546 (439)  [1/1] 2.39ns  loc: minver.c:124
branch17:0  store float %tmp_31, float* %a_1_addr, align 4

ST_98: StgValue_547 (440)  [1/1] 0.00ns  loc: minver.c:124
branch17:1  br label %26

ST_98: StgValue_548 (442)  [1/1] 2.39ns  loc: minver.c:124
branch16:0  store float %tmp_31, float* %a_0_addr, align 4

ST_98: StgValue_549 (443)  [1/1] 0.00ns  loc: minver.c:124
branch16:1  br label %26

ST_98: StgValue_550 (445)  [1/1] 2.39ns  loc: minver.c:124
branch19:0  store float %tmp_31, float* %a_3_addr, align 4

ST_98: StgValue_551 (446)  [1/1] 0.00ns  loc: minver.c:124
branch19:1  br label %26


 <State 99>: 2.39ns
ST_99: StgValue_552 (450)  [1/1] 2.39ns  loc: minver.c:125
branch2:0  store float %tmp_34, float* %a_2_addr, align 4

ST_99: StgValue_553 (451)  [1/1] 0.00ns  loc: minver.c:125
branch2:1  br label %27

ST_99: StgValue_554 (453)  [1/1] 2.39ns  loc: minver.c:125
branch1:0  store float %tmp_34, float* %a_1_addr, align 4

ST_99: StgValue_555 (454)  [1/1] 0.00ns  loc: minver.c:125
branch1:1  br label %27

ST_99: StgValue_556 (456)  [1/1] 2.39ns  loc: minver.c:125
branch0:0  store float %tmp_34, float* %a_0_addr, align 4

ST_99: StgValue_557 (457)  [1/1] 0.00ns  loc: minver.c:125
branch0:1  br label %27

ST_99: StgValue_558 (459)  [1/1] 2.39ns  loc: minver.c:125
branch3:0  store float %tmp_34, float* %a_3_addr, align 4

ST_99: StgValue_559 (460)  [1/1] 0.00ns  loc: minver.c:125
branch3:1  br label %27


 <State 100>: 0.00ns
ST_100: StgValue_560 (465)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:50) [17]  (1.57 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:50) [17]  (0 ns)
	'store' operation (minver.c:52) of variable 'i' on array 'work', minver.c:41 [27]  (2.71 ns)

 <State 3>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('r') [31]  (0 ns)
	'store' operation of constant 0 on local variable 'r' [32]  (1.57 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', minver.c:56) [35]  (0 ns)
	multiplexor before 'phi' operation ('wmax') with incoming values : ('wmax', minver.c:62) [46]  (1.57 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i_5_cast6', minver.c:59) ('i', minver.c:59) [47]  (0 ns)
	'icmp' operation ('exitcond6', minver.c:59) [48]  (2.93 ns)

 <State 6>: 2.23ns
The critical path consists of the following:
	'call' operation ('n', minver.c:56) to 'aesl_mux_load_4_4_x_s' [55]  (2.23 ns)

 <State 7>: 5.13ns
The critical path consists of the following:
	'call' operation ('n', minver.c:56) to 'aesl_mux_load_4_4_x_s' [55]  (5.13 ns)

 <State 8>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', minver_lib.c:11->minver.c:61) [62]  (6.37 ns)
	'and' operation ('tmp_44', minver_lib.c:11->minver.c:61) [63]  (0 ns)
	'select' operation ('w', minver.c:63) [66]  (1.37 ns)

 <State 9>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_52', minver.c:62) [80]  (6.37 ns)
	'and' operation ('tmp_53', minver.c:62) [81]  (1.37 ns)

 <State 10>: 2.94ns
The critical path consists of the following:
	'load' operation ('r_load_1', minver.c:62) on local variable 'r' [51]  (0 ns)
	'select' operation ('r', minver.c:62) [83]  (1.37 ns)
	'store' operation (minver.c:62) of variable 'r', minver.c:62 on local variable 'r' [86]  (1.57 ns)

 <State 11>: 2.23ns
The critical path consists of the following:
	'load' operation ('r_load', minver.c:68) on local variable 'r' [89]  (0 ns)
	'call' operation ('pivot', minver.c:56) to 'aesl_mux_load_4_4_x_s' [91]  (2.23 ns)

 <State 12>: 5.13ns
The critical path consists of the following:
	'call' operation ('pivot', minver.c:56) to 'aesl_mux_load_4_4_x_s' [91]  (5.13 ns)

 <State 13>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', minver_lib.c:11->minver.c:69) [98]  (6.37 ns)
	'and' operation ('tmp_20', minver_lib.c:11->minver.c:69) [99]  (0 ns)
	'select' operation ('api', minver.c:69) [102]  (1.37 ns)

 <State 14>: 5.12ns
The critical path consists of the following:
	'fpext' operation ('tmp_5', minver.c:70) [103]  (5.12 ns)

 <State 15>: 8.27ns
The critical path consists of the following:
	'dcmp' operation ('tmp_38', minver.c:70) [110]  (6.9 ns)
	'and' operation ('tmp_39', minver.c:70) [111]  (1.37 ns)

 <State 16>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load_3', minver.c:78) on array 'work', minver.c:41 [120]  (2.71 ns)
	'store' operation (minver.c:78) of variable 'work_load_3', minver.c:78 on array 'work', minver.c:41 [121]  (2.71 ns)

 <State 17>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:79) of variable 'work_load_2', minver.c:77 on array 'work', minver.c:41 [122]  (2.71 ns)

 <State 18>: 1.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minver.c:80) [133]  (0 ns)
	'icmp' operation ('exitcond5', minver.c:80) [134]  (1.94 ns)

 <State 19>: 2.23ns
The critical path consists of the following:
	'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_4_x_s' [143]  (2.23 ns)

 <State 20>: 5.13ns
The critical path consists of the following:
	'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_4_x_s' [143]  (5.13 ns)

 <State 21>: 2.33ns
The critical path consists of the following:

 <State 22>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_25', minver.c:80) to 'aesl_mux_load_4_4_x_s' [144]  (5.13 ns)

 <State 23>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:83) of variable 'tmp_25', minver.c:80 on array 'a_2' [147]  (2.39 ns)

 <State 24>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:84) of variable 'w', minver.c:80 on array 'a_2' [148]  (2.39 ns)

 <State 25>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:88) [174]  (1.57 ns)

 <State 26>: 1.94ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:88) [174]  (0 ns)
	'icmp' operation ('exitcond4', minver.c:88) [175]  (1.94 ns)

 <State 27>: 2.33ns
The critical path consists of the following:

 <State 28>: 11.4ns
The critical path consists of the following:
	'call' operation ('tmp_29', minver.c:88) to 'aesl_mux_load_4_4_x_s' [183]  (5.13 ns)
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 29>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 30>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 31>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 32>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 34>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 35>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 36>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 38>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 39>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 40>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 41>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 42>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)

 <State 43>: 8.69ns
The critical path consists of the following:
	'fdiv' operation ('tmp_12', minver.c:90) [184]  (6.3 ns)
	'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_1' [190]  (2.39 ns)

 <State 44>: 1.94ns
The critical path consists of the following:
	'icmp' operation ('tmp_27', minver.c:99) [202]  (1.94 ns)

 <State 45>: 1.94ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:93) [208]  (0 ns)
	'icmp' operation ('exitcond3', minver.c:93) [209]  (1.94 ns)

 <State 46>: 2.23ns
The critical path consists of the following:
	'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_4_x_s' [225]  (2.23 ns)

 <State 47>: 12.9ns
The critical path consists of the following:
	'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_4_x_s' [225]  (5.13 ns)
	'fcmp' operation ('tmp_57', minver.c:97) [232]  (6.37 ns)
	'and' operation ('tmp_58', minver.c:97) [233]  (1.37 ns)

 <State 48>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)

 <State 49>: 8.17ns
The critical path consists of the following:
	'load' operation ('a_0_load', minver.c:99) on array 'a_0' [238]  (2.39 ns)
	'fmul' operation ('tmp_32', minver.c:99) [239]  (5.78 ns)

 <State 50>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)

 <State 51>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)

 <State 52>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)

 <State 53>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_33', minver.c:99) [241]  (8.26 ns)

 <State 54>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_33', minver.c:99) [241]  (8.26 ns)

 <State 55>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_33', minver.c:99) [241]  (8.26 ns)

 <State 56>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_33', minver.c:99) [241]  (8.26 ns)

 <State 57>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_33', minver.c:99) [241]  (8.26 ns)

 <State 58>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_1', minver.c:99) [250]  (8.26 ns)

 <State 59>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_2', minver.c:99) [259]  (8.26 ns)

 <State 60>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_3', minver.c:99) [268]  (8.26 ns)

 <State 61>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)

 <State 62>: 8.69ns
The critical path consists of the following:
	'fdiv' operation ('tmp_18', minver.c:101) [274]  (6.3 ns)
	'store' operation (minver.c:101) of variable 'tmp_18', minver.c:101 on array 'a_2' [277]  (2.39 ns)

 <State 63>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 64>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 65>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 66>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 67>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 68>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 69>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 70>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 71>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 72>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 73>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 74>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 75>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 76>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 77>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)

 <State 78>: 8.69ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:105) [296]  (6.3 ns)
	'store' operation (minver.c:105) of variable 'tmp_13', minver.c:105 on array 'a_2' [299]  (2.39 ns)

 <State 79>: 1.94ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:129) [317]  (0 ns)
	'icmp' operation ('exitcond1', minver.c:109) [318]  (1.94 ns)

 <State 80>: 2.71ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [328]  (2.71 ns)

 <State 81>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [328]  (2.71 ns)
	'getelementptr' operation ('work_addr_2', minver.c:118) [335]  (0 ns)
	'load' operation ('work_load_1', minver.c:118) on array 'work', minver.c:41 [336]  (2.71 ns)

 <State 82>: 2.71ns
The critical path consists of the following:
	'load' operation ('work_load_1', minver.c:118) on array 'work', minver.c:41 [336]  (2.71 ns)

 <State 83>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_22', minver.c:129) to 'aesl_mux_load_4_4_x_s' [345]  (5.13 ns)

 <State 84>: 2.33ns
The critical path consists of the following:

 <State 85>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_23', minver.c:114) to 'aesl_mux_load_4_4_x_s' [346]  (5.13 ns)

 <State 86>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:124) of variable 'tmp_23', minver.c:114 on array 'a_2' [349]  (2.39 ns)

 <State 87>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'tmp_22', minver.c:129 on array 'a_2' [363]  (2.39 ns)

 <State 88>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_26', minver.c:129) to 'aesl_mux_load_4_4_x_s' [375]  (2.23 ns)

 <State 89>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_26', minver.c:129) to 'aesl_mux_load_4_4_x_s' [375]  (5.13 ns)

 <State 90>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:124) of variable 'tmp_22', minver.c:129 on array 'a_2' [378]  (2.39 ns)

 <State 91>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'tmp_26', minver.c:129 on array 'a_2' [392]  (2.39 ns)

 <State 92>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_31', minver.c:129) to 'aesl_mux_load_4_4_x_s' [404]  (2.23 ns)

 <State 93>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_31', minver.c:129) to 'aesl_mux_load_4_4_x_s' [404]  (5.13 ns)

 <State 94>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:124) of variable 'tmp_26', minver.c:129 on array 'a_2' [407]  (2.39 ns)

 <State 95>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'tmp_31', minver.c:129 on array 'a_2' [421]  (2.39 ns)

 <State 96>: 2.33ns
The critical path consists of the following:

 <State 97>: 5.13ns
The critical path consists of the following:
	'call' operation ('tmp_34', minver.c:129) to 'aesl_mux_load_4_4_x_s' [433]  (5.13 ns)

 <State 98>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:124) of variable 'tmp_31', minver.c:129 on array 'a_2' [436]  (2.39 ns)

 <State 99>: 2.39ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'tmp_34', minver.c:129 on array 'a_2' [450]  (2.39 ns)

 <State 100>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
