module test_bench(  );
reg [3:0] a;
wire [1:0] y;

Encoder_4_to_2 uut(.a(a), .y(y));

initial begin
      $monitor("a=%b, y=%b",a,y);
       a=4'b0001; #10;
       a=4'b0010; #10;
       a=4'b0100; #10;
       a=4'b1000; #10;
       $finish;
      
      end
endmodule

