vendor_name = ModelSim
source_file = 1, C:/Users/Matt/ece-385/synth/HexDriver.sv
source_file = 1, C:/Users/Matt/ece-385/synth/register.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/soc.qip
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_irq_mapper.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sysid_qsys_0.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sw.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.hex
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_led.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_freq.v
source_file = 1, C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_amp.v
source_file = 1, C:/Users/Matt/ece-385/synth/synth.sv
source_file = 1, C:/Users/Matt/ece-385/synth/audio_interface.vhd
source_file = 1, C:/Users/Matt/ece-385/synth/NCO.sv
source_file = 1, C:/Users/Matt/ece-385/synth/rom.sv
source_file = 1, C:/Users/Matt/ece-385/synth/Initializer.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/yuh/ece-385/synth/sine.mem
source_file = 1, d:/yuh/ece-385/synth/notes.mem
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Matt/ece-385/synth/db/altsyncram_6mc1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/Matt/ece-385/synth/db/altsyncram_ac71.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/Users/Matt/ece-385/synth/db/altsyncram_ejg1.tdf
source_file = 1, soc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/alt_sld_fab.v
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/Matt/ece-385/synth/db/altsyncram_ne61.tdf
source_file = 1, C:/Users/Matt/ece-385/synth/db/synth.ram0_rom_29b13b91.hdl.mif
source_file = 1, C:/Users/Matt/ece-385/synth/db/altsyncram_ad61.tdf
source_file = 1, C:/Users/Matt/ece-385/synth/db/synth.ram0_rom_b188b48d.hdl.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Matt/ece-385/synth/db/mult_7dt.tdf
design_name = synth
instance = comp, \I2C_SDAT~output , I2C_SDAT~output, synth, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, synth, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, synth, 1
instance = comp, \I2C_SCLK~output , I2C_SCLK~output, synth, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, synth, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, synth, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, synth, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, synth, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, synth, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, synth, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, synth, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, synth, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, synth, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, synth, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, synth, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, synth, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, synth, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, synth, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, synth, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, synth, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, synth, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, synth, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, synth, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, synth, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, synth, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, synth, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, synth, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, synth, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, synth, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, synth, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, synth, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, synth, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, synth, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, synth, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, synth, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, synth, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, synth, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, synth, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, synth, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, synth, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, synth, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, synth, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, synth, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, synth, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, synth, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, synth, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, synth, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, synth, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, synth, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, synth, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, synth, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, synth, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, synth, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, synth, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, synth, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, synth, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, synth, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, synth, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, synth, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, synth, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, synth, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, synth, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, synth, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, synth, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, synth, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, synth, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, synth, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, synth, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, synth, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, synth, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, synth, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, synth, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, synth, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, synth, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, synth, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, synth, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, synth, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, synth, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, synth, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, synth, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, synth, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, synth, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, synth, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, synth, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, synth, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, synth, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, synth, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, synth, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, synth, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, synth, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, synth, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, synth, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, synth, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, synth, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, synth, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, synth, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, synth, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, synth, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, synth, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, synth, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, synth, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, synth, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, synth, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, synth, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, synth, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, synth, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, synth, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, synth, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, synth, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, synth, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, synth, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, synth, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, synth, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, synth, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, synth, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, synth, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, synth, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, synth, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, synth, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, synth, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, synth, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, synth, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, synth, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, synth, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, synth, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, synth, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, synth, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, synth, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, synth, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, synth, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, synth, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, synth, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, synth, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, synth, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, synth, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, synth, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, synth, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, synth, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, synth, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, synth, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, synth, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, synth, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, synth, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, synth, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, synth, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, synth, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, synth, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, synth, 1
instance = comp, \ai0|Mux10~0 , ai0|Mux10~0, synth, 1
instance = comp, \KEY[3]~input , KEY[3]~input, synth, 1
instance = comp, \ai0|word_counter~0 , ai0|word_counter~0, synth, 1
instance = comp, \ai0|word_counter~0clkctrl , ai0|word_counter~0clkctrl, synth, 1
instance = comp, \ai0|sck0 , ai0|sck0, synth, 1
instance = comp, \ai0|sck1 , ai0|sck1, synth, 1
instance = comp, \ai0|next_state_i2c~0 , ai0|next_state_i2c~0, synth, 1
instance = comp, \ai0|Selector0~0 , ai0|Selector0~0, synth, 1
instance = comp, \ai0|Selector0~1 , ai0|Selector0~1, synth, 1
instance = comp, \ai0|state.initialize , ai0|state.initialize, synth, 1
instance = comp, \ai0|Selector1~0 , ai0|Selector1~0, synth, 1
instance = comp, \ai0|state.start , ai0|state.start, synth, 1
instance = comp, \ai0|state.b0 , ai0|state.b0, synth, 1
instance = comp, \ai0|state.b1~feeder , ai0|state.b1~feeder, synth, 1
instance = comp, \ai0|state.b1 , ai0|state.b1, synth, 1
instance = comp, \ai0|state.b2~feeder , ai0|state.b2~feeder, synth, 1
instance = comp, \ai0|state.b2 , ai0|state.b2, synth, 1
instance = comp, \ai0|state.b3 , ai0|state.b3, synth, 1
instance = comp, \ai0|state.b4~feeder , ai0|state.b4~feeder, synth, 1
instance = comp, \ai0|state.b4 , ai0|state.b4, synth, 1
instance = comp, \ai0|state.b5 , ai0|state.b5, synth, 1
instance = comp, \ai0|state.b6~feeder , ai0|state.b6~feeder, synth, 1
instance = comp, \ai0|state.b6 , ai0|state.b6, synth, 1
instance = comp, \ai0|state.b7~feeder , ai0|state.b7~feeder, synth, 1
instance = comp, \ai0|state.b7 , ai0|state.b7, synth, 1
instance = comp, \ai0|state.b_ack , ai0|state.b_ack, synth, 1
instance = comp, \ai0|state.a0~feeder , ai0|state.a0~feeder, synth, 1
instance = comp, \ai0|state.a0 , ai0|state.a0, synth, 1
instance = comp, \ai0|state.a1~feeder , ai0|state.a1~feeder, synth, 1
instance = comp, \ai0|state.a1 , ai0|state.a1, synth, 1
instance = comp, \ai0|state.a2~feeder , ai0|state.a2~feeder, synth, 1
instance = comp, \ai0|state.a2 , ai0|state.a2, synth, 1
instance = comp, \ai0|state.a3 , ai0|state.a3, synth, 1
instance = comp, \ai0|state.a4 , ai0|state.a4, synth, 1
instance = comp, \ai0|state.a5 , ai0|state.a5, synth, 1
instance = comp, \ai0|state.a6 , ai0|state.a6, synth, 1
instance = comp, \ai0|state.a7 , ai0|state.a7, synth, 1
instance = comp, \ai0|state.a_ack , ai0|state.a_ack, synth, 1
instance = comp, \ai0|state.d0 , ai0|state.d0, synth, 1
instance = comp, \ai0|state.d1 , ai0|state.d1, synth, 1
instance = comp, \ai0|state.d2 , ai0|state.d2, synth, 1
instance = comp, \ai0|state.d3 , ai0|state.d3, synth, 1
instance = comp, \ai0|state.d4 , ai0|state.d4, synth, 1
instance = comp, \ai0|state.d5 , ai0|state.d5, synth, 1
instance = comp, \ai0|state.d6 , ai0|state.d6, synth, 1
instance = comp, \ai0|state.d7 , ai0|state.d7, synth, 1
instance = comp, \ai0|state.d_ack , ai0|state.d_ack, synth, 1
instance = comp, \ai0|word_count[1] , ai0|word_count[1], synth, 1
instance = comp, \ai0|Mux1~0 , ai0|Mux1~0, synth, 1
instance = comp, \ai0|word_count[2] , ai0|word_count[2], synth, 1
instance = comp, \ai0|word_count[3]~0 , ai0|word_count[3]~0, synth, 1
instance = comp, \ai0|word_count[3]~1 , ai0|word_count[3]~1, synth, 1
instance = comp, \ai0|word_count[3] , ai0|word_count[3], synth, 1
instance = comp, \ai0|Equal0~0 , ai0|Equal0~0, synth, 1
instance = comp, \ai0|Selector29~0 , ai0|Selector29~0, synth, 1
instance = comp, \ai0|state.b_stop0 , ai0|state.b_stop0, synth, 1
instance = comp, \ai0|next_state.b_stop1~0 , ai0|next_state.b_stop1~0, synth, 1
instance = comp, \ai0|state.b_stop1 , ai0|state.b_stop1, synth, 1
instance = comp, \ai0|I2C_SCLK~0 , ai0|I2C_SCLK~0, synth, 1
instance = comp, \ai0|state.b_end , ai0|state.b_end, synth, 1
instance = comp, \ai0|i2c_counter[0]~27 , ai0|i2c_counter[0]~27, synth, 1
instance = comp, \ai0|i2c_counter[0] , ai0|i2c_counter[0], synth, 1
instance = comp, \ai0|i2c_counter[1]~9 , ai0|i2c_counter[1]~9, synth, 1
instance = comp, \ai0|i2c_counter[1] , ai0|i2c_counter[1], synth, 1
instance = comp, \ai0|i2c_counter[2]~11 , ai0|i2c_counter[2]~11, synth, 1
instance = comp, \ai0|i2c_counter[2]~_Duplicate_1 , ai0|i2c_counter[2]~_Duplicate_1, synth, 1
instance = comp, \ai0|i2c_counter[3]~13 , ai0|i2c_counter[3]~13, synth, 1
instance = comp, \ai0|i2c_counter[3] , ai0|i2c_counter[3], synth, 1
instance = comp, \ai0|i2c_counter[4]~15 , ai0|i2c_counter[4]~15, synth, 1
instance = comp, \ai0|i2c_counter[4] , ai0|i2c_counter[4], synth, 1
instance = comp, \ai0|i2c_counter[5]~17 , ai0|i2c_counter[5]~17, synth, 1
instance = comp, \ai0|i2c_counter[5] , ai0|i2c_counter[5], synth, 1
instance = comp, \ai0|i2c_counter[6]~19 , ai0|i2c_counter[6]~19, synth, 1
instance = comp, \ai0|i2c_counter[6] , ai0|i2c_counter[6], synth, 1
instance = comp, \ai0|i2c_counter[7]~21 , ai0|i2c_counter[7]~21, synth, 1
instance = comp, \ai0|i2c_counter[7] , ai0|i2c_counter[7], synth, 1
instance = comp, \ai0|i2c_counter[8]~23 , ai0|i2c_counter[8]~23, synth, 1
instance = comp, \ai0|i2c_counter[8] , ai0|i2c_counter[8], synth, 1
instance = comp, \ai0|i2c_counter[9]~25 , ai0|i2c_counter[9]~25, synth, 1
instance = comp, \ai0|i2c_counter[9] , ai0|i2c_counter[9], synth, 1
instance = comp, \ai0|I2C_SCLK , ai0|I2C_SCLK, synth, 1
instance = comp, \ai0|I2C_SCLK~clkctrl , ai0|I2C_SCLK~clkctrl, synth, 1
instance = comp, \ai0|word_count[0]~2 , ai0|word_count[0]~2, synth, 1
instance = comp, \ai0|word_count[0] , ai0|word_count[0], synth, 1
instance = comp, \ai0|Selector30~7 , ai0|Selector30~7, synth, 1
instance = comp, \ai0|Selector30~8 , ai0|Selector30~8, synth, 1
instance = comp, \ai0|Selector30~4 , ai0|Selector30~4, synth, 1
instance = comp, \ai0|Selector30~5 , ai0|Selector30~5, synth, 1
instance = comp, \ai0|Selector30~6 , ai0|Selector30~6, synth, 1
instance = comp, \ai0|Selector30~0 , ai0|Selector30~0, synth, 1
instance = comp, \ai0|Selector30~1 , ai0|Selector30~1, synth, 1
instance = comp, \ai0|Selector30~2 , ai0|Selector30~2, synth, 1
instance = comp, \ai0|Selector30~3 , ai0|Selector30~3, synth, 1
instance = comp, \ai0|Selector30~9 , ai0|Selector30~9, synth, 1
instance = comp, \ai0|Selector30~10 , ai0|Selector30~10, synth, 1
instance = comp, \ai0|Mux12~0 , ai0|Mux12~0, synth, 1
instance = comp, \ai0|Selector30~12 , ai0|Selector30~12, synth, 1
instance = comp, \ai0|Selector30~13 , ai0|Selector30~13, synth, 1
instance = comp, \ai0|Selector30~11 , ai0|Selector30~11, synth, 1
instance = comp, \ai0|Selector30~14 , ai0|Selector30~14, synth, 1
instance = comp, \ai0|Selector30~15 , ai0|Selector30~15, synth, 1
instance = comp, \ai0|WideOr32~0 , ai0|WideOr32~0, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, synth, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, synth, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, synth, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, synth, 1
instance = comp, \soc0|sdram|Add0~0 , soc0|sdram|Add0~0, synth, 1
instance = comp, \soc0|sdram|refresh_counter~9 , soc0|sdram|refresh_counter~9, synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, synth, 1
instance = comp, \soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , soc0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, synth, 1
instance = comp, \soc0|sdram|refresh_counter[0] , soc0|sdram|refresh_counter[0], synth, 1
instance = comp, \soc0|sdram|Add0~2 , soc0|sdram|Add0~2, synth, 1
instance = comp, \soc0|sdram|refresh_counter[1] , soc0|sdram|refresh_counter[1], synth, 1
instance = comp, \soc0|sdram|Add0~4 , soc0|sdram|Add0~4, synth, 1
instance = comp, \soc0|sdram|refresh_counter[2] , soc0|sdram|refresh_counter[2], synth, 1
instance = comp, \soc0|sdram|Add0~6 , soc0|sdram|Add0~6, synth, 1
instance = comp, \soc0|sdram|refresh_counter~8 , soc0|sdram|refresh_counter~8, synth, 1
instance = comp, \soc0|sdram|refresh_counter[3] , soc0|sdram|refresh_counter[3], synth, 1
instance = comp, \soc0|sdram|Add0~8 , soc0|sdram|Add0~8, synth, 1
instance = comp, \soc0|sdram|refresh_counter~6 , soc0|sdram|refresh_counter~6, synth, 1
instance = comp, \soc0|sdram|refresh_counter[4] , soc0|sdram|refresh_counter[4], synth, 1
instance = comp, \soc0|sdram|Add0~10 , soc0|sdram|Add0~10, synth, 1
instance = comp, \soc0|sdram|refresh_counter~7 , soc0|sdram|refresh_counter~7, synth, 1
instance = comp, \soc0|sdram|refresh_counter[5] , soc0|sdram|refresh_counter[5], synth, 1
instance = comp, \soc0|sdram|Add0~12 , soc0|sdram|Add0~12, synth, 1
instance = comp, \soc0|sdram|refresh_counter~5 , soc0|sdram|refresh_counter~5, synth, 1
instance = comp, \soc0|sdram|refresh_counter[6] , soc0|sdram|refresh_counter[6], synth, 1
instance = comp, \soc0|sdram|Add0~14 , soc0|sdram|Add0~14, synth, 1
instance = comp, \soc0|sdram|refresh_counter[7] , soc0|sdram|refresh_counter[7], synth, 1
instance = comp, \soc0|sdram|Add0~16 , soc0|sdram|Add0~16, synth, 1
instance = comp, \soc0|sdram|refresh_counter[8]~13 , soc0|sdram|refresh_counter[8]~13, synth, 1
instance = comp, \soc0|sdram|refresh_counter[8] , soc0|sdram|refresh_counter[8], synth, 1
instance = comp, \soc0|sdram|Add0~18 , soc0|sdram|Add0~18, synth, 1
instance = comp, \soc0|sdram|refresh_counter~4 , soc0|sdram|refresh_counter~4, synth, 1
instance = comp, \soc0|sdram|refresh_counter[9] , soc0|sdram|refresh_counter[9], synth, 1
instance = comp, \soc0|sdram|Equal0~1 , soc0|sdram|Equal0~1, synth, 1
instance = comp, \soc0|sdram|Equal0~3 , soc0|sdram|Equal0~3, synth, 1
instance = comp, \soc0|sdram|Add0~20 , soc0|sdram|Add0~20, synth, 1
instance = comp, \soc0|sdram|refresh_counter~1 , soc0|sdram|refresh_counter~1, synth, 1
instance = comp, \soc0|sdram|refresh_counter[10] , soc0|sdram|refresh_counter[10], synth, 1
instance = comp, \soc0|sdram|Add0~22 , soc0|sdram|Add0~22, synth, 1
instance = comp, \soc0|sdram|refresh_counter~3 , soc0|sdram|refresh_counter~3, synth, 1
instance = comp, \soc0|sdram|refresh_counter[11] , soc0|sdram|refresh_counter[11], synth, 1
instance = comp, \soc0|sdram|Add0~24 , soc0|sdram|Add0~24, synth, 1
instance = comp, \soc0|sdram|refresh_counter~2 , soc0|sdram|refresh_counter~2, synth, 1
instance = comp, \soc0|sdram|refresh_counter[12] , soc0|sdram|refresh_counter[12], synth, 1
instance = comp, \soc0|sdram|Add0~26 , soc0|sdram|Add0~26, synth, 1
instance = comp, \soc0|sdram|refresh_counter~0 , soc0|sdram|refresh_counter~0, synth, 1
instance = comp, \soc0|sdram|refresh_counter[13] , soc0|sdram|refresh_counter[13], synth, 1
instance = comp, \soc0|sdram|Equal0~0 , soc0|sdram|Equal0~0, synth, 1
instance = comp, \soc0|sdram|Equal0~2 , soc0|sdram|Equal0~2, synth, 1
instance = comp, \soc0|sdram|Equal0~4 , soc0|sdram|Equal0~4, synth, 1
instance = comp, \soc0|sdram|i_count[0]~4 , soc0|sdram|i_count[0]~4, synth, 1
instance = comp, \soc0|sdram|i_count[1]~1 , soc0|sdram|i_count[1]~1, synth, 1
instance = comp, \soc0|sdram|i_count[0]~5 , soc0|sdram|i_count[0]~5, synth, 1
instance = comp, \soc0|sdram|i_count[0] , soc0|sdram|i_count[0], synth, 1
instance = comp, \soc0|sdram|Selector13~0 , soc0|sdram|Selector13~0, synth, 1
instance = comp, \soc0|sdram|Selector18~0 , soc0|sdram|Selector18~0, synth, 1
instance = comp, \soc0|sdram|Selector6~0 , soc0|sdram|Selector6~0, synth, 1
instance = comp, \soc0|sdram|i_refs[0] , soc0|sdram|i_refs[0], synth, 1
instance = comp, \soc0|sdram|Selector5~0 , soc0|sdram|Selector5~0, synth, 1
instance = comp, \soc0|sdram|i_refs[1] , soc0|sdram|i_refs[1], synth, 1
instance = comp, \soc0|sdram|Selector4~0 , soc0|sdram|Selector4~0, synth, 1
instance = comp, \soc0|sdram|Selector4~1 , soc0|sdram|Selector4~1, synth, 1
instance = comp, \soc0|sdram|i_refs[2] , soc0|sdram|i_refs[2], synth, 1
instance = comp, \soc0|sdram|Selector18~1 , soc0|sdram|Selector18~1, synth, 1
instance = comp, \soc0|sdram|Selector18~2 , soc0|sdram|Selector18~2, synth, 1
instance = comp, \soc0|sdram|i_next.111 , soc0|sdram|i_next.111, synth, 1
instance = comp, \soc0|sdram|Selector12~0 , soc0|sdram|Selector12~0, synth, 1
instance = comp, \soc0|sdram|i_state.111 , soc0|sdram|i_state.111, synth, 1
instance = comp, \soc0|sdram|Selector13~1 , soc0|sdram|Selector13~1, synth, 1
instance = comp, \soc0|sdram|i_count[2] , soc0|sdram|i_count[2], synth, 1
instance = comp, \soc0|sdram|Selector8~0 , soc0|sdram|Selector8~0, synth, 1
instance = comp, \soc0|sdram|i_state.001 , soc0|sdram|i_state.001, synth, 1
instance = comp, \soc0|sdram|Selector10~0 , soc0|sdram|Selector10~0, synth, 1
instance = comp, \soc0|sdram|Selector10~1 , soc0|sdram|Selector10~1, synth, 1
instance = comp, \soc0|sdram|i_state.011 , soc0|sdram|i_state.011, synth, 1
instance = comp, \soc0|sdram|i_next.000~0 , soc0|sdram|i_next.000~0, synth, 1
instance = comp, \soc0|sdram|i_next.000 , soc0|sdram|i_next.000, synth, 1
instance = comp, \soc0|sdram|Selector7~0 , soc0|sdram|Selector7~0, synth, 1
instance = comp, \soc0|sdram|i_state.000 , soc0|sdram|i_state.000, synth, 1
instance = comp, \soc0|sdram|Selector16~0 , soc0|sdram|Selector16~0, synth, 1
instance = comp, \soc0|sdram|Selector16~1 , soc0|sdram|Selector16~1, synth, 1
instance = comp, \soc0|sdram|i_next.010 , soc0|sdram|i_next.010, synth, 1
instance = comp, \soc0|sdram|Selector9~0 , soc0|sdram|Selector9~0, synth, 1
instance = comp, \soc0|sdram|i_state.010 , soc0|sdram|i_state.010, synth, 1
instance = comp, \soc0|sdram|i_count[1]~2 , soc0|sdram|i_count[1]~2, synth, 1
instance = comp, \soc0|sdram|i_count[1]~3 , soc0|sdram|i_count[1]~3, synth, 1
instance = comp, \soc0|sdram|i_count[1] , soc0|sdram|i_count[1], synth, 1
instance = comp, \soc0|sdram|i_count[1]~0 , soc0|sdram|i_count[1]~0, synth, 1
instance = comp, \soc0|sdram|WideOr6~0 , soc0|sdram|WideOr6~0, synth, 1
instance = comp, \soc0|sdram|Selector17~0 , soc0|sdram|Selector17~0, synth, 1
instance = comp, \soc0|sdram|i_next.101 , soc0|sdram|i_next.101, synth, 1
instance = comp, \soc0|sdram|i_state.101~0 , soc0|sdram|i_state.101~0, synth, 1
instance = comp, \soc0|sdram|i_state.101 , soc0|sdram|i_state.101, synth, 1
instance = comp, \soc0|sdram|init_done~0 , soc0|sdram|init_done~0, synth, 1
instance = comp, \soc0|sdram|init_done , soc0|sdram|init_done, synth, 1
instance = comp, \soc0|sdram|f_select , soc0|sdram|f_select, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_valid~0 , soc0|nios2_gen2_0|cpu|W_valid~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_valid , soc0|nios2_gen2_0|cpu|W_valid, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|i_read_nxt~0 , soc0|nios2_gen2_0|cpu|i_read_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|i_read , soc0|nios2_gen2_0|cpu|i_read, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, synth, 1
instance = comp, \soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , soc0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, synth, 1
instance = comp, \soc0|sdram|Selector1~0 , soc0|sdram|Selector1~0, synth, 1
instance = comp, \soc0|sdram|i_cmd[2] , soc0|sdram|i_cmd[2], synth, 1
instance = comp, \soc0|sdram|Selector25~4 , soc0|sdram|Selector25~4, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|Equal1~0 , soc0|sdram|the_soc_sdram_input_efifo_module|Equal1~0, synth, 1
instance = comp, \soc0|sdram|active_cs_n~0 , soc0|sdram|active_cs_n~0, synth, 1
instance = comp, \soc0|sdram|active_cs_n~1 , soc0|sdram|active_cs_n~1, synth, 1
instance = comp, \soc0|sdram|active_cs_n , soc0|sdram|active_cs_n, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder , soc0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , soc0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain[3]~feeder , soc0|rst_controller_001|r_sync_rst_chain[3]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain[3] , soc0|rst_controller_001|r_sync_rst_chain[3], synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain~1 , soc0|rst_controller_001|r_sync_rst_chain~1, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain[2] , soc0|rst_controller_001|r_sync_rst_chain[2], synth, 1
instance = comp, \soc0|rst_controller_001|always2~0 , soc0|rst_controller_001|always2~0, synth, 1
instance = comp, \soc0|rst_controller_001|r_early_rst , soc0|rst_controller_001|r_early_rst, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_004|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_004|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_004|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_004|saved_grant[0], synth, 1
instance = comp, \soc0|onchip_memory2_0|wren~0 , soc0|onchip_memory2_0|wren~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_001|src1_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, synth, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, synth, 1
instance = comp, \soc0|sdram|za_data[23] , soc0|sdram|za_data[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~418 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~418, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~417 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~417, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~266 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~266, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~416 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~416, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~419 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~419, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~247 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~247, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~267 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~267, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~421 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~421, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~422 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~422, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~268 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~268, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~423 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~423, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~420 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~420, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~269 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~269, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~270 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~270, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[23] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[23] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , soc0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , soc0|nios2_gen2_0|cpu|D_ctrl_mem8~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], synth, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, synth, 1
instance = comp, \soc0|sdram|za_data[26] , soc0|sdram|za_data[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~218 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~218, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~281 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~281, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~250 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~250, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~282 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~282, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~283 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~283, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~284 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~284, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~285 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~285, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[26] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[26]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[26]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[26] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], synth, 1
instance = comp, \soc0|led|Equal0~0 , soc0|led|Equal0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[2] , soc0|nios2_gen2_0|cpu|F_pc[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, synth, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, synth, 1
instance = comp, \soc0|sdram|za_data[22] , soc0|sdram|za_data[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~261 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~261, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~246 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~246, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~262 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~262, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~263 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~263, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~264 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~264, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~265 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~265, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[22] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[22]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[22]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[22] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[38] , soc0|mm_interconnect_0|cmd_mux_004|src_data[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[39] , soc0|mm_interconnect_0|cmd_mux_004|src_data[39], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[40] , soc0|mm_interconnect_0|cmd_mux_004|src_data[40], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[41] , soc0|mm_interconnect_0|cmd_mux_004|src_data[41], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[42] , soc0|mm_interconnect_0|cmd_mux_004|src_data[42], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~5 , soc0|nios2_gen2_0|cpu|Equal0~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~0 , soc0|nios2_gen2_0|cpu|Equal62~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~1 , soc0|nios2_gen2_0|cpu|Equal62~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~3 , soc0|nios2_gen2_0|cpu|Equal0~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_logic_op[1]~0 , soc0|nios2_gen2_0|cpu|D_logic_op[1]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_logic_op[1] , soc0|nios2_gen2_0|cpu|R_logic_op[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_logic_op[0]~1 , soc0|nios2_gen2_0|cpu|D_logic_op[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_logic_op[0] , soc0|nios2_gen2_0|cpu|R_logic_op[0], synth, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, synth, 1
instance = comp, \soc0|sdram|za_data[28] , soc0|sdram|za_data[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~220 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~220, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~396 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~396, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~252 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~252, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~397 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~397, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~398 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~398, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~399 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~399, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~400 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~400, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[28] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[28]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[28]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[28] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , soc0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , soc0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , soc0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, synth, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, synth, 1
instance = comp, \soc0|sdram|za_data[29] , soc0|sdram|za_data[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~221 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~221, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~391 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~391, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~253 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~253, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~392 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~392, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~393 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~393, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~394 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~394, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~395 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~395, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[29] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[29]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[29] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[42] , soc0|mm_interconnect_0|cmd_mux_001|src_data[42], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , soc0|nios2_gen2_0|cpu|D_ctrl_mem16~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , soc0|nios2_gen2_0|cpu|D_ctrl_mem16~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , soc0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , soc0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , soc0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~12 , soc0|nios2_gen2_0|cpu|Equal0~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~12 , soc0|nios2_gen2_0|cpu|Equal62~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~14 , soc0|nios2_gen2_0|cpu|Equal62~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~8 , soc0|nios2_gen2_0|cpu|Equal62~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~15 , soc0|nios2_gen2_0|cpu|Equal0~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~14 , soc0|nios2_gen2_0|cpu|Equal0~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~10 , soc0|nios2_gen2_0|cpu|Equal62~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~13 , soc0|nios2_gen2_0|cpu|Equal0~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~11 , soc0|nios2_gen2_0|cpu|Equal62~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~6 , soc0|nios2_gen2_0|cpu|Equal62~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , soc0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~8 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~9 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~13 , soc0|nios2_gen2_0|cpu|Equal62~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~11 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , soc0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~10 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~3 , soc0|nios2_gen2_0|cpu|Equal62~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~12 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~11 , soc0|nios2_gen2_0|cpu|Equal0~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~13 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~14 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~20 , soc0|nios2_gen2_0|cpu|Equal0~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , soc0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , soc0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[4]~0 , soc0|nios2_gen2_0|cpu|R_src2_lo[4]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo~1 , soc0|nios2_gen2_0|cpu|R_src2_lo~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~5 , soc0|mm_interconnect_0|router_001|Equal1~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_break~0 , soc0|nios2_gen2_0|cpu|D_ctrl_break~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_break , soc0|nios2_gen2_0|cpu|R_ctrl_break, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~31 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~26 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[10] , soc0|nios2_gen2_0|cpu|F_pc[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal4~0 , soc0|mm_interconnect_0|router_001|Equal4~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal4~1 , soc0|mm_interconnect_0|router_001|Equal4~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_009|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src9_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_009|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_009|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_009|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_009|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0 , soc0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1 , soc0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_009|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|WideOr1~1 , soc0|mm_interconnect_0|cmd_mux_009|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|WideOr1~0 , soc0|mm_interconnect_0|cmd_mux_009|WideOr1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|WideOr1 , soc0|mm_interconnect_0|cmd_mux_009|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter~3 , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1], synth, 1
instance = comp, \soc0|led|always0~4 , soc0|led|always0~4, synth, 1
instance = comp, \soc0|led|always0~2 , soc0|led|always0~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1 , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_009|src_data[68] , soc0|mm_interconnect_0|cmd_mux_009|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~2 , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter~4 , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] , soc0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent|cp_ready~0 , soc0|mm_interconnect_0|led_s1_agent|cp_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_009|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_009|src1_valid~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[6] , soc0|nios2_gen2_0|cpu|d_writedata[6], synth, 1
instance = comp, \soc0|amp|data_out[6]~feeder , soc0|amp|data_out[6]~feeder, synth, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, synth, 1
instance = comp, \soc0|sdram|za_data[30] , soc0|sdram|za_data[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~222 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~222, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~386 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~386, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~254 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~254, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~387 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~387, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~388 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~388, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~389 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~389, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~390 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~390, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[30] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[30]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[30] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , soc0|nios2_gen2_0|cpu|D_ctrl_mem8~1, synth, 1
instance = comp, \soc0|led|Equal0~2 , soc0|led|Equal0~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[7] , soc0|nios2_gen2_0|cpu|d_writedata[7], synth, 1
instance = comp, \soc0|led|data_out[7]~_Duplicate_1feeder , soc0|led|data_out[7]~_Duplicate_1feeder, synth, 1
instance = comp, \soc0|led|always0~3 , soc0|led|always0~3, synth, 1
instance = comp, \soc0|led|data_out[7]~_Duplicate_1 , soc0|led|data_out[7]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[7] , soc0|led|readdata[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7], synth, 1
instance = comp, \soc0|amp|data_out[7]~feeder , soc0|amp|data_out[7]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[7] , soc0|amp|data_out[7], synth, 1
instance = comp, \soc0|amp|readdata[7] , soc0|amp|readdata[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[7] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~11 , soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~11, synth, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, synth, 1
instance = comp, \soc0|sdram|za_data[7] , soc0|sdram|za_data[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~358 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~358, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~359 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~359, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~356 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~356, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~231 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~231, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~357 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~357, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~360 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~360, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~12 , soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~6 , soc0|mm_interconnect_0|router|Equal1~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_006|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|src_valid~1 , soc0|mm_interconnect_0|cmd_mux_006|src_valid~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_006|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_006|update_grant~0, synth, 1
instance = comp, \soc0|freq|always0~4 , soc0|freq|always0~4, synth, 1
instance = comp, \soc0|freq|always0~2 , soc0|freq|always0~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~1 , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|waitrequest_reset_override~feeder , soc0|mm_interconnect_0|amp_s1_translator|waitrequest_reset_override~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|waitrequest_reset_override , soc0|mm_interconnect_0|amp_s1_translator|waitrequest_reset_override, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~0 , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~2 , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter~3 , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0] , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter~4 , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[1] , soc0|mm_interconnect_0|freq_s1_translator|wait_latency_counter[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent|cp_ready~0 , soc0|mm_interconnect_0|freq_s1_agent|cp_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_006|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder , soc0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_006|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|WideOr1~1 , soc0|mm_interconnect_0|cmd_mux_006|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~7 , soc0|mm_interconnect_0|router_001|Equal1~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|WideOr1~0 , soc0|mm_interconnect_0|cmd_mux_006|WideOr1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~6 , soc0|mm_interconnect_0|router_001|Equal1~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|WideOr1 , soc0|mm_interconnect_0|cmd_mux_006|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|freq_s1_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|freq_s1_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_006|src1_valid~0, synth, 1
instance = comp, \soc0|freq|always0~3 , soc0|freq|always0~3, synth, 1
instance = comp, \soc0|freq|data_out[7] , soc0|freq|data_out[7], synth, 1
instance = comp, \soc0|freq|readdata[7] , soc0|freq|readdata[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[7] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|always1~0 , soc0|mm_interconnect_0|router_001|always1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src5_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src5_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1 , soc0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_005|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|WideOr1 , soc0|mm_interconnect_0|cmd_mux_005|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_005|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_005|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|update_grant~2 , soc0|mm_interconnect_0|cmd_mux_005|update_grant~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_005|saved_grant[0], synth, 1
instance = comp, \soc0|sw|Equal0~0 , soc0|sw|Equal0~0, synth, 1
instance = comp, \SW[7]~input , SW[7]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[7] , soc0|sw|read_mux_out[7], synth, 1
instance = comp, \soc0|sw|readdata[7] , soc0|sw|readdata[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[7] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~10 , soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[32] , soc0|mm_interconnect_0|cmd_mux_004|src_data[32], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~10 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[2] , soc0|nios2_gen2_0|cpu|d_writedata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~12 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_valid , soc0|mm_interconnect_0|crosser_002|clock_xer|out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|WideOr1~2 , soc0|mm_interconnect_0|rsp_mux|WideOr1~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_001|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_001|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|always1~1 , soc0|mm_interconnect_0|router_001|always1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|packet_in_progress , soc0|mm_interconnect_0|cmd_mux|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|update_grant~0 , soc0|mm_interconnect_0|cmd_mux|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|update_grant~1 , soc0|mm_interconnect_0|cmd_mux|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|src_data[68] , soc0|mm_interconnect_0|cmd_mux|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src2_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_002|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_002|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_002|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_002|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|WideOr1 , soc0|mm_interconnect_0|cmd_mux_002|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_002|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_002|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|sample_clk_pll_slave_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|sample_clk_pll_slave_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~2 , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|sample_clk_pll_slave_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_002|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_003|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_003|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_003|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_003|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~3 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_003|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|WideOr1~0 , soc0|mm_interconnect_0|rsp_mux|WideOr1~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , soc0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , soc0|nios2_gen2_0|cpu|av_ld_align_cycle[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , soc0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , soc0|nios2_gen2_0|cpu|av_ld_align_cycle[1], synth, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, synth, 1
instance = comp, \soc0|sdram|za_data[31] , soc0|sdram|za_data[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~223 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~223, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~381 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~381, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~255 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~255, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~382 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~382, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~383 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~383, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~384 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~384, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~385 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~385, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[31] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[31]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[31]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[31] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , soc0|nios2_gen2_0|cpu|D_ctrl_mem32~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , soc0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_aligning_data , soc0|nios2_gen2_0|cpu|av_ld_aligning_data, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , soc0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_ld_signed , soc0|nios2_gen2_0|cpu|R_ctrl_ld_signed, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|src_data[68] , soc0|mm_interconnect_0|cmd_mux_005|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_005|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_004|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[7]~32 , soc0|mm_interconnect_0|rsp_mux|src_data[7]~32, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[9]~10 , soc0|nios2_gen2_0|cpu|E_st_data[9]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[9] , soc0|nios2_gen2_0|cpu|d_writedata[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~20 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_rdctl , soc0|nios2_gen2_0|cpu|D_op_rdctl, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , soc0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~6 , soc0|nios2_gen2_0|cpu|Equal0~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , soc0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_br_cmp , soc0|nios2_gen2_0|cpu|R_ctrl_br_cmp, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_alu_result~0 , soc0|nios2_gen2_0|cpu|E_alu_result~0, synth, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, synth, 1
instance = comp, \soc0|sdram|za_data[13] , soc0|sdram|za_data[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~291 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~291, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~237 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~237, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~292 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~292, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~293 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~293, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~294 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~294, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~295 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~295, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , soc0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~40 , soc0|mm_interconnect_0|rsp_mux|src_payload~40, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[33] , soc0|mm_interconnect_0|cmd_mux_004|src_data[33], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~19 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~19, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~17 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~17, synth, 1
instance = comp, \soc0|freq|data_out[6] , soc0|freq|data_out[6], synth, 1
instance = comp, \soc0|freq|readdata[6] , soc0|freq|readdata[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[6] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src7_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src7_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src7_valid~1 , soc0|mm_interconnect_0|cmd_demux_001|src7_valid~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~1 , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~0 , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~2 , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter~3 , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[0] , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter~4 , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1] , soc0|mm_interconnect_0|amp_s1_translator|wait_latency_counter[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent|cp_ready~0 , soc0|mm_interconnect_0|amp_s1_agent|cp_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_007|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_007|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_007|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_007|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_007|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|src_data[68] , soc0|mm_interconnect_0|cmd_mux_007|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][68]~feeder , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][68]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|amp_s1_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|amp_s1_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_007|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[6]~29 , soc0|mm_interconnect_0|rsp_mux|src_data[6]~29, synth, 1
instance = comp, \SW[6]~input , SW[6]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[6] , soc0|sw|read_mux_out[6], synth, 1
instance = comp, \soc0|sw|readdata[6] , soc0|sw|readdata[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[6] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~13 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[5] , soc0|nios2_gen2_0|cpu|d_writedata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~14 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~21 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~21, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~20 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_byteenable[3]~0 , soc0|nios2_gen2_0|cpu|d_byteenable[3]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[7]~9 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[7]~9, synth, 1
instance = comp, \soc0|amp|data_out[8]~feeder , soc0|amp|data_out[8]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[8] , soc0|amp|data_out[8], synth, 1
instance = comp, \soc0|amp|readdata[8] , soc0|amp|readdata[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[8] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[8], synth, 1
instance = comp, \soc0|freq|data_out[8] , soc0|freq|data_out[8], synth, 1
instance = comp, \soc0|freq|readdata[8] , soc0|freq|readdata[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[8] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~3 , soc0|mm_interconnect_0|rsp_mux|src_payload~3, synth, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, synth, 1
instance = comp, \soc0|sdram|za_data[8] , soc0|sdram|za_data[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~348 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~348, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~349 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~349, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~346 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~346, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~232 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~232, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~347 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~347, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~350 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~350, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~4 , soc0|mm_interconnect_0|rsp_mux|src_payload~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[40] , soc0|mm_interconnect_0|cmd_mux_001|src_data[40], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[12]~5 , soc0|nios2_gen2_0|cpu|E_st_data[12]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[12] , soc0|nios2_gen2_0|cpu|d_writedata[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~9 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~9, synth, 1
instance = comp, \soc0|freq|data_out[9] , soc0|freq|data_out[9], synth, 1
instance = comp, \soc0|freq|readdata[9] , soc0|freq|readdata[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[9] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~54 , soc0|mm_interconnect_0|rsp_mux|src_payload~54, synth, 1
instance = comp, \soc0|amp|data_out[9]~feeder , soc0|amp|data_out[9]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[9] , soc0|amp|data_out[9], synth, 1
instance = comp, \soc0|amp|readdata[9] , soc0|amp|readdata[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[9] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[9], synth, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, synth, 1
instance = comp, \soc0|sdram|za_data[9] , soc0|sdram|za_data[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~353 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~353, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~354 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~354, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~351 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~351, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~233 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~233, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~352 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~352, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~355 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~355, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~55 , soc0|mm_interconnect_0|rsp_mux|src_payload~55, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[11]~feeder , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[11] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~53 , soc0|mm_interconnect_0|rsp_mux|src_payload~53, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~56 , soc0|mm_interconnect_0|rsp_mux|src_payload~56, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~22 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~21 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~12 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[11]~27 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[11]~27, synth, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, synth, 1
instance = comp, \soc0|sdram|za_data[12] , soc0|sdram|za_data[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~301 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~301, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~236 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~236, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~302 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~302, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~303 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~303, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~304 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~304, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~305 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~305, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~44 , soc0|mm_interconnect_0|rsp_mux|src_payload~44, synth, 1
instance = comp, \soc0|freq|data_out[12] , soc0|freq|data_out[12], synth, 1
instance = comp, \soc0|freq|readdata[12] , soc0|freq|readdata[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[12] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~43 , soc0|mm_interconnect_0|rsp_mux|src_payload~43, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~24 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[14]~10 , soc0|nios2_gen2_0|cpu|R_src2_lo[14]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[14] , soc0|nios2_gen2_0|cpu|E_src2[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~37 , soc0|nios2_gen2_0|cpu|Add1~37, synth, 1
instance = comp, \soc0|amp|data_out[15] , soc0|amp|data_out[15], synth, 1
instance = comp, \soc0|amp|readdata[15] , soc0|amp|readdata[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[15] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[15], synth, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, synth, 1
instance = comp, \soc0|sdram|za_data[15] , soc0|sdram|za_data[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~338 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~338, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~339 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~339, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~336 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~336, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~239 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~239, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~337 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~337, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~340 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~340, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~32 , soc0|mm_interconnect_0|rsp_mux|src_payload~32, synth, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, synth, 1
instance = comp, \soc0|sdram|za_data[16] , soc0|sdram|za_data[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~298 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~298, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~299 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~299, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~296 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~296, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~240 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~240, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~297 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~297, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~300 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~300, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[16] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[16] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~27 , soc0|mm_interconnect_0|rsp_mux|src_payload~27, synth, 1
instance = comp, \soc0|freq|data_out[16]~feeder , soc0|freq|data_out[16]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[16] , soc0|freq|data_out[16], synth, 1
instance = comp, \soc0|freq|readdata[16] , soc0|freq|readdata[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[16] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~28 , soc0|mm_interconnect_0|rsp_mux|src_payload~28, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~29 , soc0|mm_interconnect_0|rsp_mux|src_payload~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~10 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~13 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~17 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~7 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~31 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~31, synth, 1
instance = comp, \soc0|freq|data_out[20]~feeder , soc0|freq|data_out[20]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[20] , soc0|freq|data_out[20], synth, 1
instance = comp, \soc0|freq|readdata[20] , soc0|freq|readdata[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[20] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~16 , soc0|mm_interconnect_0|rsp_mux|src_payload~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~31 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~21 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~22 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~22, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~1 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[24]~4 , soc0|nios2_gen2_0|cpu|E_src2[24]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~9 , soc0|nios2_gen2_0|cpu|Equal0~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~10 , soc0|nios2_gen2_0|cpu|Equal0~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_logic~0 , soc0|nios2_gen2_0|cpu|D_ctrl_logic~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~4 , soc0|nios2_gen2_0|cpu|Equal62~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , soc0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , soc0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_hi~0 , soc0|nios2_gen2_0|cpu|R_src2_hi~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[24] , soc0|nios2_gen2_0|cpu|E_src2[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~27 , soc0|nios2_gen2_0|cpu|Add1~27, synth, 1
instance = comp, \soc0|freq|data_out[25]~feeder , soc0|freq|data_out[25]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[25] , soc0|freq|data_out[25], synth, 1
instance = comp, \soc0|freq|readdata[25] , soc0|freq|readdata[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[25] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[25], synth, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, synth, 1
instance = comp, \soc0|sdram|za_data[25] , soc0|sdram|za_data[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~217 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~217, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~276 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~276, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~249 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~249, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~277 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~277, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~278 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~278, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~279 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~279, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~280 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~280, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[25] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[25]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[25]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[25] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~4 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~5 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~28 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~28, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~25 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , soc0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_byteenable[3] , soc0|nios2_gen2_0|cpu|d_byteenable[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[35] , soc0|mm_interconnect_0|cmd_mux_004|src_data[35], synth, 1
instance = comp, \soc0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , soc0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, synth, 1
instance = comp, \soc0|freq|data_out[30] , soc0|freq|data_out[30], synth, 1
instance = comp, \soc0|freq|readdata[30] , soc0|freq|readdata[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[30] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_rshift8~1 , soc0|nios2_gen2_0|cpu|av_ld_rshift8~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb , soc0|nios2_gen2_0|cpu|E_invert_arith_src_msb, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , soc0|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , soc0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_retaddr , soc0|nios2_gen2_0|cpu|R_ctrl_retaddr, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1~11 , soc0|nios2_gen2_0|cpu|R_src1~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1[31]~14 , soc0|nios2_gen2_0|cpu|R_src1[31]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[31] , soc0|nios2_gen2_0|cpu|E_src1[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_arith_src1[31] , soc0|nios2_gen2_0|cpu|E_arith_src1[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , soc0|nios2_gen2_0|cpu|R_src2_hi[15]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , soc0|nios2_gen2_0|cpu|R_src2_hi[15]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[31] , soc0|nios2_gen2_0|cpu|E_src2[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~89 , soc0|nios2_gen2_0|cpu|Add1~89, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[30]~13 , soc0|nios2_gen2_0|cpu|E_src2[30]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[30] , soc0|nios2_gen2_0|cpu|E_src2[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~90 , soc0|nios2_gen2_0|cpu|Add1~90, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1[29]~16 , soc0|nios2_gen2_0|cpu|R_src1[29]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[29] , soc0|nios2_gen2_0|cpu|E_src1[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[29]~14 , soc0|nios2_gen2_0|cpu|E_src2[29]~14, synth, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, synth, 1
instance = comp, \soc0|sdram|za_data[19] , soc0|sdram|za_data[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~413 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~413, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~414 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~414, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~411 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~411, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~243 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~243, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~412 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~412, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~415 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~415, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[19] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[19]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[19]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[19] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], synth, 1
instance = comp, \soc0|freq|data_out[19] , soc0|freq|data_out[19], synth, 1
instance = comp, \soc0|freq|readdata[19] , soc0|freq|readdata[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[19] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[19]~107 , soc0|nios2_gen2_0|cpu|F_iw[19]~107, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[19]~106 , soc0|nios2_gen2_0|cpu|F_iw[19]~106, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[19]~108 , soc0|nios2_gen2_0|cpu|F_iw[19]~108, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[19] , soc0|nios2_gen2_0|cpu|D_iw[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[29] , soc0|nios2_gen2_0|cpu|E_src2[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~91 , soc0|nios2_gen2_0|cpu|Add1~91, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , soc0|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[28]~0 , soc0|nios2_gen2_0|cpu|E_src2[28]~0, synth, 1
instance = comp, \soc0|freq|data_out[18] , soc0|freq|data_out[18], synth, 1
instance = comp, \soc0|freq|readdata[18] , soc0|freq|readdata[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[18] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[18], synth, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, synth, 1
instance = comp, \soc0|sdram|za_data[18] , soc0|sdram|za_data[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~373 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~373, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~374 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~374, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~371 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~371, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~242 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~242, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~372 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~372, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~375 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~375, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[18] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[18]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[18]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[18] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[18]~83 , soc0|nios2_gen2_0|cpu|F_iw[18]~83, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , soc0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_byteenable[2] , soc0|nios2_gen2_0|cpu|d_byteenable[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[34] , soc0|mm_interconnect_0|cmd_mux_004|src_data[34], synth, 1
instance = comp, \soc0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , soc0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[18]~82 , soc0|nios2_gen2_0|cpu|F_iw[18]~82, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[18]~84 , soc0|nios2_gen2_0|cpu|F_iw[18]~84, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[18] , soc0|nios2_gen2_0|cpu|D_iw[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[28] , soc0|nios2_gen2_0|cpu|E_src2[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~23 , soc0|nios2_gen2_0|cpu|Add1~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[28]~0 , soc0|nios2_gen2_0|cpu|E_src1[28]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[12] , soc0|nios2_gen2_0|cpu|F_pc[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~19 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[13] , soc0|nios2_gen2_0|cpu|F_pc[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[16]~12 , soc0|nios2_gen2_0|cpu|E_src1[16]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[16] , soc0|nios2_gen2_0|cpu|E_src1[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[16]~12 , soc0|nios2_gen2_0|cpu|E_src2[16]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[16] , soc0|nios2_gen2_0|cpu|E_src2[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~35 , soc0|nios2_gen2_0|cpu|Add1~35, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[15]~13 , soc0|nios2_gen2_0|cpu|E_src1[15]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[15] , soc0|nios2_gen2_0|cpu|E_src1[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[13]~11 , soc0|nios2_gen2_0|cpu|R_src2_lo[13]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[13] , soc0|nios2_gen2_0|cpu|E_src2[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~38 , soc0|nios2_gen2_0|cpu|Add1~38, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[12]~12 , soc0|nios2_gen2_0|cpu|R_src2_lo[12]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[12] , soc0|nios2_gen2_0|cpu|E_src2[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~39 , soc0|nios2_gen2_0|cpu|Add1~39, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~40 , soc0|nios2_gen2_0|cpu|Add1~40, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[11]~17 , soc0|nios2_gen2_0|cpu|E_src1[11]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[11] , soc0|nios2_gen2_0|cpu|E_src1[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[8]~16 , soc0|nios2_gen2_0|cpu|R_src2_lo[8]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[8] , soc0|nios2_gen2_0|cpu|E_src2[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~43 , soc0|nios2_gen2_0|cpu|Add1~43, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~44 , soc0|nios2_gen2_0|cpu|Add1~44, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[7]~21 , soc0|nios2_gen2_0|cpu|E_src1[7]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[7] , soc0|nios2_gen2_0|cpu|E_src1[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[6]~22 , soc0|nios2_gen2_0|cpu|E_src1[6]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[6] , soc0|nios2_gen2_0|cpu|E_src1[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[6]~7 , soc0|nios2_gen2_0|cpu|R_src2_lo[6]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[6] , soc0|nios2_gen2_0|cpu|E_src2[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~17 , soc0|nios2_gen2_0|cpu|Add1~17, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[8]~72 , soc0|nios2_gen2_0|cpu|F_iw[8]~72, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[8]~71 , soc0|nios2_gen2_0|cpu|F_iw[8]~71, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[8]~70 , soc0|nios2_gen2_0|cpu|F_iw[8]~70, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[8]~73 , soc0|nios2_gen2_0|cpu|F_iw[8]~73, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[8] , soc0|nios2_gen2_0|cpu|D_iw[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[4]~24 , soc0|nios2_gen2_0|cpu|E_src1[4]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[4] , soc0|nios2_gen2_0|cpu|E_src1[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~6 , soc0|nios2_gen2_0|cpu|Add1~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~7 , soc0|nios2_gen2_0|cpu|Add1~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~9 , soc0|nios2_gen2_0|cpu|Add1~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~11 , soc0|nios2_gen2_0|cpu|Add1~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~13 , soc0|nios2_gen2_0|cpu|Add1~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~15 , soc0|nios2_gen2_0|cpu|Add1~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~19 , soc0|nios2_gen2_0|cpu|Add1~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~21 , soc0|nios2_gen2_0|cpu|Add1~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~45 , soc0|nios2_gen2_0|cpu|Add1~45, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~47 , soc0|nios2_gen2_0|cpu|Add1~47, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~49 , soc0|nios2_gen2_0|cpu|Add1~49, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~51 , soc0|nios2_gen2_0|cpu|Add1~51, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~53 , soc0|nios2_gen2_0|cpu|Add1~53, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~55 , soc0|nios2_gen2_0|cpu|Add1~55, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~57 , soc0|nios2_gen2_0|cpu|Add1~57, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~59 , soc0|nios2_gen2_0|cpu|Add1~59, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~61 , soc0|nios2_gen2_0|cpu|Add1~61, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~63 , soc0|nios2_gen2_0|cpu|Add1~63, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[14] , soc0|nios2_gen2_0|cpu|F_pc[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~17 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[15] , soc0|nios2_gen2_0|cpu|F_pc[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[18]~10 , soc0|nios2_gen2_0|cpu|E_src2[18]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[18] , soc0|nios2_gen2_0|cpu|E_src2[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~33 , soc0|nios2_gen2_0|cpu|Add1~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[17]~11 , soc0|nios2_gen2_0|cpu|E_src2[17]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[17] , soc0|nios2_gen2_0|cpu|E_src2[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~34 , soc0|nios2_gen2_0|cpu|Add1~34, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~65 , soc0|nios2_gen2_0|cpu|Add1~65, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~67 , soc0|nios2_gen2_0|cpu|Add1~67, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~16 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[16] , soc0|nios2_gen2_0|cpu|F_pc[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[19]~9 , soc0|nios2_gen2_0|cpu|E_src2[19]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[19] , soc0|nios2_gen2_0|cpu|E_src2[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~32 , soc0|nios2_gen2_0|cpu|Add1~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[19]~9 , soc0|nios2_gen2_0|cpu|E_src1[19]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[19] , soc0|nios2_gen2_0|cpu|E_src1[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~69 , soc0|nios2_gen2_0|cpu|Add1~69, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~15 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[17] , soc0|nios2_gen2_0|cpu|F_pc[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[20]~8 , soc0|nios2_gen2_0|cpu|E_src2[20]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[20] , soc0|nios2_gen2_0|cpu|E_src2[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~31 , soc0|nios2_gen2_0|cpu|Add1~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[20]~8 , soc0|nios2_gen2_0|cpu|E_src1[20]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[20] , soc0|nios2_gen2_0|cpu|E_src1[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~71 , soc0|nios2_gen2_0|cpu|Add1~71, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~14 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[18] , soc0|nios2_gen2_0|cpu|F_pc[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[19] , soc0|nios2_gen2_0|cpu|F_pc[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~12 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[20] , soc0|nios2_gen2_0|cpu|F_pc[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[23]~5 , soc0|nios2_gen2_0|cpu|E_src2[23]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[23] , soc0|nios2_gen2_0|cpu|E_src2[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~28 , soc0|nios2_gen2_0|cpu|Add1~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[23]~5 , soc0|nios2_gen2_0|cpu|E_src1[23]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[23] , soc0|nios2_gen2_0|cpu|E_src1[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[22]~6 , soc0|nios2_gen2_0|cpu|E_src1[22]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[22] , soc0|nios2_gen2_0|cpu|E_src1[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[21]~7 , soc0|nios2_gen2_0|cpu|E_src2[21]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[21] , soc0|nios2_gen2_0|cpu|E_src2[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~30 , soc0|nios2_gen2_0|cpu|Add1~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~73 , soc0|nios2_gen2_0|cpu|Add1~73, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~75 , soc0|nios2_gen2_0|cpu|Add1~75, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~77 , soc0|nios2_gen2_0|cpu|Add1~77, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~11 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[21] , soc0|nios2_gen2_0|cpu|F_pc[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~10 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[22] , soc0|nios2_gen2_0|cpu|F_pc[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[25]~3 , soc0|nios2_gen2_0|cpu|E_src2[25]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[25] , soc0|nios2_gen2_0|cpu|E_src2[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~26 , soc0|nios2_gen2_0|cpu|Add1~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[25]~3 , soc0|nios2_gen2_0|cpu|E_src1[25]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[25] , soc0|nios2_gen2_0|cpu|E_src1[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~79 , soc0|nios2_gen2_0|cpu|Add1~79, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~81 , soc0|nios2_gen2_0|cpu|Add1~81, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~9 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[23] , soc0|nios2_gen2_0|cpu|F_pc[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[26]~2 , soc0|nios2_gen2_0|cpu|E_src1[26]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[26] , soc0|nios2_gen2_0|cpu|E_src1[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[26]~2 , soc0|nios2_gen2_0|cpu|E_src2[26]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[26] , soc0|nios2_gen2_0|cpu|E_src2[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~25 , soc0|nios2_gen2_0|cpu|Add1~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~83 , soc0|nios2_gen2_0|cpu|Add1~83, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[24] , soc0|nios2_gen2_0|cpu|F_pc[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[27]~1 , soc0|nios2_gen2_0|cpu|E_src2[27]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[27] , soc0|nios2_gen2_0|cpu|E_src2[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~24 , soc0|nios2_gen2_0|cpu|Add1~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~85 , soc0|nios2_gen2_0|cpu|Add1~85, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[25] , soc0|nios2_gen2_0|cpu|F_pc[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[26]~52 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[26]~52, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[28] , soc0|nios2_gen2_0|cpu|E_src1[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~87 , soc0|nios2_gen2_0|cpu|Add1~87, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~92 , soc0|nios2_gen2_0|cpu|Add1~92, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~94 , soc0|nios2_gen2_0|cpu|Add1~94, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~96 , soc0|nios2_gen2_0|cpu|Add1~96, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[31]~27 , soc0|nios2_gen2_0|cpu|E_logic_result[31]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[31]~29 , soc0|nios2_gen2_0|cpu|W_alu_result[31]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , soc0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~7 , soc0|nios2_gen2_0|cpu|Equal62~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_shift_logical , soc0|nios2_gen2_0|cpu|R_ctrl_shift_logical, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , soc0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_rot_right , soc0|nios2_gen2_0|cpu|R_ctrl_rot_right, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~30 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[30] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~27 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[29] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~2 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[28] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~3 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[27] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~4 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[26] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~5 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[25] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~6 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[24] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~7 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[23] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~8 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[22] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~9 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[21] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~10 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[20] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~11 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[19] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~12 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[18] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~13 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[17] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[16] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[15] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~16 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[14] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~17 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[13] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~22 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[12] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~23 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[11] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~18 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[10] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~19 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[9] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~20 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[8] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~21 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[7] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~1 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[6] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~24 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[5] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[4] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~26 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[3] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[2] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~28 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[1] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~29 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[0] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , soc0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~31 , soc0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_result[31] , soc0|nios2_gen2_0|cpu|E_shift_rot_result[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , soc0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_shift_rot , soc0|nios2_gen2_0|cpu|R_ctrl_shift_rot, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[31] , soc0|nios2_gen2_0|cpu|W_alu_result[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[31]~31 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[31]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1[30]~15 , soc0|nios2_gen2_0|cpu|R_src1[30]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[30] , soc0|nios2_gen2_0|cpu|E_src1[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[30]~28 , soc0|nios2_gen2_0|cpu|E_logic_result[30]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[30]~30 , soc0|nios2_gen2_0|cpu|W_alu_result[30]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[30] , soc0|nios2_gen2_0|cpu|W_alu_result[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[30]~32 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[30]~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[30]~4 , soc0|nios2_gen2_0|cpu|d_writedata[30]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[30] , soc0|nios2_gen2_0|cpu|d_writedata[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~26 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~26, synth, 1
instance = comp, \soc0|freq|data_out[29]~feeder , soc0|freq|data_out[29]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[29] , soc0|freq|data_out[29], synth, 1
instance = comp, \soc0|freq|readdata[29] , soc0|freq|readdata[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[29] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[29]~29 , soc0|nios2_gen2_0|cpu|E_logic_result[29]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[29]~31 , soc0|nios2_gen2_0|cpu|W_alu_result[29]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[29] , soc0|nios2_gen2_0|cpu|W_alu_result[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[29]~33 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[29]~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[29]~5 , soc0|nios2_gen2_0|cpu|d_writedata[29]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[29] , soc0|nios2_gen2_0|cpu|d_writedata[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~27 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[28]~2 , soc0|nios2_gen2_0|cpu|E_logic_result[28]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[28]~0 , soc0|nios2_gen2_0|cpu|W_alu_result[28]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[28] , soc0|nios2_gen2_0|cpu|W_alu_result[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[28]~10 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[28]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[27]~1 , soc0|nios2_gen2_0|cpu|E_src1[27]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[27] , soc0|nios2_gen2_0|cpu|E_src1[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[27]~3 , soc0|nios2_gen2_0|cpu|E_logic_result[27]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[27]~1 , soc0|nios2_gen2_0|cpu|W_alu_result[27]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[27] , soc0|nios2_gen2_0|cpu|W_alu_result[27], synth, 1
instance = comp, \soc0|freq|data_out[27] , soc0|freq|data_out[27], synth, 1
instance = comp, \soc0|freq|readdata[27] , soc0|freq|readdata[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[27] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, synth, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, synth, 1
instance = comp, \soc0|sdram|za_data[27] , soc0|sdram|za_data[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~219feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~219feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~219 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~219, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~401 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~401, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~251 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~251, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~402 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~402, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~403 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~403, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~404 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~404, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~405 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~405, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[27] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[27]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[27]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[27] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~30 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~29 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~29, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~29 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~28 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~27 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~27, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~27 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~26 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~26, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~26 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~25 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~25, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[35] , soc0|mm_interconnect_0|cmd_mux_001|src_data[35], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[27]~11 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[27]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[27]~7 , soc0|nios2_gen2_0|cpu|d_writedata[27]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[27] , soc0|nios2_gen2_0|cpu|d_writedata[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~29 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[26]~4 , soc0|nios2_gen2_0|cpu|E_logic_result[26]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[26]~2 , soc0|nios2_gen2_0|cpu|W_alu_result[26]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[26] , soc0|nios2_gen2_0|cpu|W_alu_result[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[26]~12 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[26]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[26]~2 , soc0|nios2_gen2_0|cpu|d_writedata[26]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[26] , soc0|nios2_gen2_0|cpu|d_writedata[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~9 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[25]~5 , soc0|nios2_gen2_0|cpu|E_logic_result[25]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[25]~3 , soc0|nios2_gen2_0|cpu|W_alu_result[25]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[25] , soc0|nios2_gen2_0|cpu|W_alu_result[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[25]~13 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[25]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[24]~4 , soc0|nios2_gen2_0|cpu|E_src1[24]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[24] , soc0|nios2_gen2_0|cpu|E_src1[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[24]~6 , soc0|nios2_gen2_0|cpu|E_logic_result[24]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[24]~4 , soc0|nios2_gen2_0|cpu|W_alu_result[24]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[24] , soc0|nios2_gen2_0|cpu|W_alu_result[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[24]~14 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[24]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[23]~1 , soc0|nios2_gen2_0|cpu|E_st_data[23]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[23] , soc0|nios2_gen2_0|cpu|d_writedata[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~2 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~2, synth, 1
instance = comp, \soc0|freq|data_out[23] , soc0|freq|data_out[23], synth, 1
instance = comp, \soc0|freq|readdata[23] , soc0|freq|readdata[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[23] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~7 , soc0|mm_interconnect_0|rsp_mux|src_payload~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~6 , soc0|mm_interconnect_0|rsp_mux|src_payload~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~8 , soc0|mm_interconnect_0|rsp_mux|src_payload~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[23]~7 , soc0|nios2_gen2_0|cpu|E_logic_result[23]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[23]~5 , soc0|nios2_gen2_0|cpu|W_alu_result[23]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[23] , soc0|nios2_gen2_0|cpu|W_alu_result[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[23]~15 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[23]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[22]~6 , soc0|nios2_gen2_0|cpu|E_src2[22]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[22] , soc0|nios2_gen2_0|cpu|E_src2[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~29 , soc0|nios2_gen2_0|cpu|Add1~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[22]~8 , soc0|nios2_gen2_0|cpu|E_logic_result[22]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[22]~6 , soc0|nios2_gen2_0|cpu|W_alu_result[22]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[22] , soc0|nios2_gen2_0|cpu|W_alu_result[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~9 , soc0|mm_interconnect_0|rsp_mux|src_payload~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~10 , soc0|mm_interconnect_0|rsp_mux|src_payload~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~11 , soc0|mm_interconnect_0|rsp_mux|src_payload~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[22]~16 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[22]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[21]~7 , soc0|nios2_gen2_0|cpu|E_src1[21]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[21] , soc0|nios2_gen2_0|cpu|E_src1[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[21]~9 , soc0|nios2_gen2_0|cpu|E_logic_result[21]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[21]~7 , soc0|nios2_gen2_0|cpu|W_alu_result[21]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[21] , soc0|nios2_gen2_0|cpu|W_alu_result[21], synth, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, synth, 1
instance = comp, \soc0|sdram|za_data[21] , soc0|sdram|za_data[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~368 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~368, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~369 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~369, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~366 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~366, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~245 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~245, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~367 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~367, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~370 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~370, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[21] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[21] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], synth, 1
instance = comp, \soc0|freq|data_out[21]~feeder , soc0|freq|data_out[21]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[21] , soc0|freq|data_out[21], synth, 1
instance = comp, \soc0|freq|readdata[21] , soc0|freq|readdata[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[21] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~13 , soc0|mm_interconnect_0|rsp_mux|src_payload~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~12 , soc0|mm_interconnect_0|rsp_mux|src_payload~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~14 , soc0|mm_interconnect_0|rsp_mux|src_payload~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[21]~17 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[21]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[21]~11 , soc0|nios2_gen2_0|cpu|E_st_data[21]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[21] , soc0|nios2_gen2_0|cpu|d_writedata[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~23 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~5 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~6 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[34] , soc0|mm_interconnect_0|cmd_mux_001|src_data[34], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~30 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~15 , soc0|mm_interconnect_0|rsp_mux|src_payload~15, synth, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, synth, 1
instance = comp, \soc0|sdram|za_data[20] , soc0|sdram|za_data[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~408 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~408, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~409 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~409, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~406 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~406, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~244 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~244, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~407 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~407, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~410 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~410, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[20] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[20] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~17 , soc0|mm_interconnect_0|rsp_mux|src_payload~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[20]~10 , soc0|nios2_gen2_0|cpu|E_logic_result[20]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[20]~8 , soc0|nios2_gen2_0|cpu|W_alu_result[20]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[20] , soc0|nios2_gen2_0|cpu|W_alu_result[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[20]~18 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[20]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[20]~14 , soc0|nios2_gen2_0|cpu|E_st_data[20]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[20] , soc0|nios2_gen2_0|cpu|d_writedata[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~30 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~30, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~19 , soc0|mm_interconnect_0|rsp_mux|src_payload~19, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~18 , soc0|mm_interconnect_0|rsp_mux|src_payload~18, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~20 , soc0|mm_interconnect_0|rsp_mux|src_payload~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[19]~11 , soc0|nios2_gen2_0|cpu|E_logic_result[19]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[19]~9 , soc0|nios2_gen2_0|cpu|W_alu_result[19]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[19] , soc0|nios2_gen2_0|cpu|W_alu_result[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[19]~19 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[19]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[18]~10 , soc0|nios2_gen2_0|cpu|E_src1[18]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[18] , soc0|nios2_gen2_0|cpu|E_src1[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[18]~12 , soc0|nios2_gen2_0|cpu|E_logic_result[18]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[18]~10 , soc0|nios2_gen2_0|cpu|W_alu_result[18]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[18] , soc0|nios2_gen2_0|cpu|W_alu_result[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~22 , soc0|mm_interconnect_0|rsp_mux|src_payload~22, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~21 , soc0|mm_interconnect_0|rsp_mux|src_payload~21, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~23 , soc0|mm_interconnect_0|rsp_mux|src_payload~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[18]~20 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[18]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[19]~15 , soc0|nios2_gen2_0|cpu|E_st_data[19]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[19] , soc0|nios2_gen2_0|cpu|d_writedata[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~32 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~31 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~24 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[21]~79 , soc0|nios2_gen2_0|cpu|F_iw[21]~79, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[21]~80 , soc0|nios2_gen2_0|cpu|F_iw[21]~80, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[21]~31 , soc0|nios2_gen2_0|cpu|F_iw[21]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[21]~81 , soc0|nios2_gen2_0|cpu|F_iw[21]~81, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[21] , soc0|nios2_gen2_0|cpu|D_iw[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[17]~11 , soc0|nios2_gen2_0|cpu|E_src1[17]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[17] , soc0|nios2_gen2_0|cpu|E_src1[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[17]~13 , soc0|nios2_gen2_0|cpu|E_logic_result[17]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[17]~11 , soc0|nios2_gen2_0|cpu|W_alu_result[17]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[17] , soc0|nios2_gen2_0|cpu|W_alu_result[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[17]~21 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[17]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[25]~1 , soc0|nios2_gen2_0|cpu|d_writedata[25]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[25] , soc0|nios2_gen2_0|cpu|d_writedata[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~8 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~16 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~83 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]~83, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~13 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~11 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, synth, 1
instance = comp, \soc0|freq|data_out[24]~feeder , soc0|freq|data_out[24]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[24] , soc0|freq|data_out[24], synth, 1
instance = comp, \soc0|freq|readdata[24] , soc0|freq|readdata[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[24] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[24], synth, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, synth, 1
instance = comp, \soc0|sdram|za_data[24] , soc0|sdram|za_data[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~216, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~271 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~271, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~248 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~248, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~272 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~272, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~273 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~273, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~274 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~274, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~275 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~275, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[24] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[24]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[24]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[24] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , soc0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , soc0|nios2_gen2_0|cpu|av_ld_byte3_data[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[16]~14 , soc0|nios2_gen2_0|cpu|E_logic_result[16]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[16]~12 , soc0|nios2_gen2_0|cpu|W_alu_result[16]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[16] , soc0|nios2_gen2_0|cpu|W_alu_result[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[16]~22 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[16]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[24]~0 , soc0|nios2_gen2_0|cpu|d_writedata[24]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[24] , soc0|nios2_gen2_0|cpu|d_writedata[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~3 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~3, synth, 1
instance = comp, \soc0|freq|data_out[15]~feeder , soc0|freq|data_out[15]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[15] , soc0|freq|data_out[15], synth, 1
instance = comp, \soc0|freq|readdata[15] , soc0|freq|readdata[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[15] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~31 , soc0|mm_interconnect_0|rsp_mux|src_payload~31, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~30 , soc0|mm_interconnect_0|rsp_mux|src_payload~30, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~33 , soc0|mm_interconnect_0|rsp_mux|src_payload~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[15]~23 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[15]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[14]~14 , soc0|nios2_gen2_0|cpu|E_src1[14]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[14] , soc0|nios2_gen2_0|cpu|E_src1[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[14]~16 , soc0|nios2_gen2_0|cpu|E_logic_result[14]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[14]~14 , soc0|nios2_gen2_0|cpu|W_alu_result[14]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[14] , soc0|nios2_gen2_0|cpu|W_alu_result[14], synth, 1
instance = comp, \soc0|amp|data_out[14]~feeder , soc0|amp|data_out[14]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[14] , soc0|amp|data_out[14], synth, 1
instance = comp, \soc0|amp|readdata[14] , soc0|amp|readdata[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[14] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[14], synth, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, synth, 1
instance = comp, \soc0|sdram|za_data[14] , soc0|sdram|za_data[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~333 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~333, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~334 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~334, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~331 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~331, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~238 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~238, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~332 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~332, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~335 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~335, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~36 , soc0|mm_interconnect_0|rsp_mux|src_payload~36, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~34 , soc0|mm_interconnect_0|rsp_mux|src_payload~34, synth, 1
instance = comp, \soc0|freq|data_out[14] , soc0|freq|data_out[14], synth, 1
instance = comp, \soc0|freq|readdata[14] , soc0|freq|readdata[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[14] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~35 , soc0|mm_interconnect_0|rsp_mux|src_payload~35, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~37 , soc0|mm_interconnect_0|rsp_mux|src_payload~37, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[14]~24 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[14]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[18]~12 , soc0|nios2_gen2_0|cpu|E_st_data[18]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[18] , soc0|nios2_gen2_0|cpu|d_writedata[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~23 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~23, synth, 1
instance = comp, \soc0|freq|data_out[17]~feeder , soc0|freq|data_out[17]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[17] , soc0|freq|data_out[17], synth, 1
instance = comp, \soc0|freq|readdata[17] , soc0|freq|readdata[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[17] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[17]~85 , soc0|nios2_gen2_0|cpu|F_iw[17]~85, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[17]~86 , soc0|nios2_gen2_0|cpu|F_iw[17]~86, synth, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, synth, 1
instance = comp, \soc0|sdram|za_data[17] , soc0|sdram|za_data[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~378 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~378, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~379 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~379, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~376 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~376, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~241 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~241, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~377 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~377, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~380 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~380, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[17] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[17]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[17]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[17] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[17]~87 , soc0|nios2_gen2_0|cpu|F_iw[17]~87, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[17] , soc0|nios2_gen2_0|cpu|D_iw[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[13]~15 , soc0|nios2_gen2_0|cpu|E_src1[13]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[13] , soc0|nios2_gen2_0|cpu|E_src1[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[13]~17 , soc0|nios2_gen2_0|cpu|E_logic_result[13]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[13]~15 , soc0|nios2_gen2_0|cpu|W_alu_result[13]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[13] , soc0|nios2_gen2_0|cpu|W_alu_result[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[13]~25 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[13]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[15]~7 , soc0|nios2_gen2_0|cpu|E_st_data[15]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[15] , soc0|nios2_gen2_0|cpu|d_writedata[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~16 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~42 , soc0|mm_interconnect_0|rsp_mux|src_payload~42, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~45 , soc0|mm_interconnect_0|rsp_mux|src_payload~45, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[12]~26 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[12]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[14]~6 , soc0|nios2_gen2_0|cpu|E_st_data[14]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[14] , soc0|nios2_gen2_0|cpu|d_writedata[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~15 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~50 , soc0|mm_interconnect_0|rsp_mux|src_payload~50, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], synth, 1
instance = comp, \soc0|freq|data_out[10]~feeder , soc0|freq|data_out[10]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[10] , soc0|freq|data_out[10], synth, 1
instance = comp, \soc0|freq|readdata[10] , soc0|freq|readdata[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[10] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[10], synth, 1
instance = comp, \soc0|amp|data_out[10]~feeder , soc0|amp|data_out[10]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[10] , soc0|amp|data_out[10], synth, 1
instance = comp, \soc0|amp|readdata[10] , soc0|amp|readdata[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[10] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~51 , soc0|mm_interconnect_0|rsp_mux|src_payload~51, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~52 , soc0|mm_interconnect_0|rsp_mux|src_payload~52, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[10]~28 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[10]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[17]~13 , soc0|nios2_gen2_0|cpu|E_st_data[17]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[17] , soc0|nios2_gen2_0|cpu|d_writedata[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~25 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~24 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~24 , soc0|mm_interconnect_0|rsp_mux|src_payload~24, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~25 , soc0|mm_interconnect_0|rsp_mux|src_payload~25, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~26 , soc0|mm_interconnect_0|rsp_mux|src_payload~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , soc0|nios2_gen2_0|cpu|av_ld_byte2_data[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[9]~29 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[9]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[13]~3 , soc0|nios2_gen2_0|cpu|E_st_data[13]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[13] , soc0|nios2_gen2_0|cpu|d_writedata[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~7 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~2 , soc0|mm_interconnect_0|rsp_mux|src_payload~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~5 , soc0|mm_interconnect_0|rsp_mux|src_payload~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[8]~30 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[8]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[16]~4 , soc0|nios2_gen2_0|cpu|E_st_data[16]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[16] , soc0|nios2_gen2_0|cpu|d_writedata[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~8 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[6]~28 , soc0|mm_interconnect_0|rsp_mux|src_data[6]~28, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_009|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_009|src0_valid~0, synth, 1
instance = comp, \soc0|led|data_out[6]~_Duplicate_1feeder , soc0|led|data_out[6]~_Duplicate_1feeder, synth, 1
instance = comp, \soc0|led|data_out[6]~_Duplicate_1 , soc0|led|data_out[6]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[6] , soc0|led|readdata[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6], synth, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, synth, 1
instance = comp, \soc0|sdram|za_data[6] , soc0|sdram|za_data[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~363 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~363, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~364 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~364, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~361 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~361, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~230 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~230, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~362 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~362, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~365 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~365, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[6]~30 , soc0|mm_interconnect_0|rsp_mux|src_data[6]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[6]~27 , soc0|mm_interconnect_0|rsp_mux|src_data[6]~27, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[6] , soc0|mm_interconnect_0|rsp_mux|src_data[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~20 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[6]~8 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[6]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[11]~2 , soc0|nios2_gen2_0|cpu|E_st_data[11]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[11] , soc0|nios2_gen2_0|cpu|d_writedata[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~6 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~38 , soc0|mm_interconnect_0|rsp_mux|src_payload~38, synth, 1
instance = comp, \soc0|amp|data_out[13]~feeder , soc0|amp|data_out[13]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[13] , soc0|amp|data_out[13], synth, 1
instance = comp, \soc0|amp|readdata[13] , soc0|amp|readdata[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[13] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[13], synth, 1
instance = comp, \soc0|freq|data_out[13]~feeder , soc0|freq|data_out[13]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[13] , soc0|freq|data_out[13], synth, 1
instance = comp, \soc0|freq|readdata[13] , soc0|freq|readdata[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[13] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~39 , soc0|mm_interconnect_0|rsp_mux|src_payload~39, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~41 , soc0|mm_interconnect_0|rsp_mux|src_payload~41, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[5], synth, 1
instance = comp, \soc0|amp|data_out[5]~feeder , soc0|amp|data_out[5]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[5] , soc0|amp|data_out[5], synth, 1
instance = comp, \soc0|amp|readdata[5] , soc0|amp|readdata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[5] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[5], synth, 1
instance = comp, \soc0|freq|data_out[5]~feeder , soc0|freq|data_out[5]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[5] , soc0|freq|data_out[5], synth, 1
instance = comp, \soc0|freq|readdata[5] , soc0|freq|readdata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[5] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[5]~25 , soc0|mm_interconnect_0|rsp_mux|src_data[5]~25, synth, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, synth, 1
instance = comp, \soc0|sdram|za_data[5] , soc0|sdram|za_data[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~328 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~328, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~329 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~329, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~326 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~326, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~229 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~229, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~327 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~327, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~330 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~330, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], synth, 1
instance = comp, \soc0|led|data_out[5]~_Duplicate_1feeder , soc0|led|data_out[5]~_Duplicate_1feeder, synth, 1
instance = comp, \soc0|led|data_out[5]~_Duplicate_1 , soc0|led|data_out[5]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[5] , soc0|led|readdata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[5]~26 , soc0|mm_interconnect_0|rsp_mux|src_data[5]~26, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[5]~23 , soc0|mm_interconnect_0|rsp_mux|src_data[5]~23, synth, 1
instance = comp, \SW[5]~input , SW[5]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[5] , soc0|sw|read_mux_out[5], synth, 1
instance = comp, \soc0|sw|readdata[5] , soc0|sw|readdata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[5] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[5]~24 , soc0|mm_interconnect_0|rsp_mux|src_data[5]~24, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[5] , soc0|mm_interconnect_0|rsp_mux|src_data[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[5]~7 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[5]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[4] , soc0|nios2_gen2_0|cpu|d_writedata[4], synth, 1
instance = comp, \soc0|freq|data_out[4] , soc0|freq|data_out[4], synth, 1
instance = comp, \soc0|freq|readdata[4] , soc0|freq|readdata[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[4] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[4], synth, 1
instance = comp, \soc0|amp|data_out[4]~feeder , soc0|amp|data_out[4]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[4] , soc0|amp|data_out[4], synth, 1
instance = comp, \soc0|amp|readdata[4] , soc0|amp|readdata[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[4] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[4]~21 , soc0|mm_interconnect_0|rsp_mux|src_data[4]~21, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[4]~19 , soc0|mm_interconnect_0|rsp_mux|src_data[4]~19, synth, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, synth, 1
instance = comp, \soc0|sdram|za_data[4] , soc0|sdram|za_data[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~321 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~321, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~228 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~228, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~322 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~322, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~323 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~323, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~324 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~324, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~325 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~325, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], synth, 1
instance = comp, \soc0|led|data_out[4]~_Duplicate_1feeder , soc0|led|data_out[4]~_Duplicate_1feeder, synth, 1
instance = comp, \soc0|led|data_out[4]~_Duplicate_1 , soc0|led|data_out[4]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[4] , soc0|led|readdata[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[4]~22 , soc0|mm_interconnect_0|rsp_mux|src_data[4]~22, synth, 1
instance = comp, \SW[4]~input , SW[4]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[4] , soc0|sw|read_mux_out[4], synth, 1
instance = comp, \soc0|sw|readdata[4] , soc0|sw|readdata[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[4] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[4]~20 , soc0|mm_interconnect_0|rsp_mux|src_data[4]~20, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[4] , soc0|mm_interconnect_0|rsp_mux|src_data[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~18 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[4]~6 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[4]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[10]~8 , soc0|nios2_gen2_0|cpu|E_st_data[10]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[10] , soc0|nios2_gen2_0|cpu|d_writedata[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~18 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~82 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~82, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~15 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~14 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~13 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~3 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~4 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[7]~31 , soc0|mm_interconnect_0|rsp_mux|src_data[7]~31, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[7]~33 , soc0|mm_interconnect_0|rsp_mux|src_data[7]~33, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[7]~34 , soc0|mm_interconnect_0|rsp_mux|src_data[7]~34, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[7] , soc0|mm_interconnect_0|rsp_mux|src_data[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~21 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_fill_bit~0 , soc0|nios2_gen2_0|cpu|av_fill_bit~0, synth, 1
instance = comp, \soc0|freq|data_out[11]~feeder , soc0|freq|data_out[11]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[11] , soc0|freq|data_out[11], synth, 1
instance = comp, \soc0|freq|readdata[11] , soc0|freq|readdata[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[11] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~47 , soc0|mm_interconnect_0|rsp_mux|src_payload~47, synth, 1
instance = comp, \soc0|amp|data_out[11]~feeder , soc0|amp|data_out[11]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[11] , soc0|amp|data_out[11], synth, 1
instance = comp, \soc0|amp|readdata[11] , soc0|amp|readdata[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[11] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[11], synth, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, synth, 1
instance = comp, \soc0|sdram|za_data[11] , soc0|sdram|za_data[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~288 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~288, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~289 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~289, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~286 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~286, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~235 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~235, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~287 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~287, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~290 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~290, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~48 , soc0|mm_interconnect_0|rsp_mux|src_payload~48, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~46 , soc0|mm_interconnect_0|rsp_mux|src_payload~46, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~49 , soc0|mm_interconnect_0|rsp_mux|src_payload~49, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5 , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , soc0|nios2_gen2_0|cpu|av_ld_byte1_data[3], synth, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, synth, 1
instance = comp, \soc0|sdram|za_data[3] , soc0|sdram|za_data[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~313 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~313, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~314 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~314, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~227 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~227, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~311 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~311, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~312 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~312, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~315 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~315, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], synth, 1
instance = comp, \soc0|led|data_out[3]~_Duplicate_1 , soc0|led|data_out[3]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[3] , soc0|led|readdata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[3]~18 , soc0|mm_interconnect_0|rsp_mux|src_data[3]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[3]~15 , soc0|mm_interconnect_0|rsp_mux|src_data[3]~15, synth, 1
instance = comp, \soc0|amp|data_out[3] , soc0|amp|data_out[3], synth, 1
instance = comp, \soc0|amp|readdata[3] , soc0|amp|readdata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[3] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[3], synth, 1
instance = comp, \soc0|freq|data_out[3] , soc0|freq|data_out[3], synth, 1
instance = comp, \soc0|freq|readdata[3] , soc0|freq|readdata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[3] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[3]~17 , soc0|mm_interconnect_0|rsp_mux|src_data[3]~17, synth, 1
instance = comp, \SW[3]~input , SW[3]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[3] , soc0|sw|read_mux_out[3], synth, 1
instance = comp, \soc0|sw|readdata[3] , soc0|sw|readdata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[3] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[3]~16 , soc0|mm_interconnect_0|rsp_mux|src_data[3]~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[3] , soc0|mm_interconnect_0|rsp_mux|src_data[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[3]~5 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[3]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[31]~3 , soc0|nios2_gen2_0|cpu|d_writedata[31]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[31] , soc0|nios2_gen2_0|cpu|d_writedata[31], synth, 1
instance = comp, \soc0|freq|data_out[31] , soc0|freq|data_out[31], synth, 1
instance = comp, \soc0|freq|readdata[31] , soc0|freq|readdata[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[31] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[31]~88 , soc0|nios2_gen2_0|cpu|F_iw[31]~88, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[31]~89 , soc0|nios2_gen2_0|cpu|F_iw[31]~89, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[31]~90 , soc0|nios2_gen2_0|cpu|F_iw[31]~90, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[31] , soc0|nios2_gen2_0|cpu|D_iw[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1[0]~13 , soc0|nios2_gen2_0|cpu|R_src1[0]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[0] , soc0|nios2_gen2_0|cpu|E_src1[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[0]~31 , soc0|nios2_gen2_0|cpu|E_logic_result[0]~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[0]~27 , soc0|nios2_gen2_0|cpu|W_alu_result[0]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[0] , soc0|nios2_gen2_0|cpu|W_alu_result[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_rshift8~0 , soc0|nios2_gen2_0|cpu|av_ld_rshift8~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[2]~11 , soc0|mm_interconnect_0|rsp_mux|src_data[2]~11, synth, 1
instance = comp, \soc0|amp|data_out[2]~feeder , soc0|amp|data_out[2]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[2] , soc0|amp|data_out[2], synth, 1
instance = comp, \soc0|amp|readdata[2] , soc0|amp|readdata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[2] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[2], synth, 1
instance = comp, \soc0|freq|data_out[2] , soc0|freq|data_out[2], synth, 1
instance = comp, \soc0|freq|readdata[2] , soc0|freq|readdata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[2] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[2]~13 , soc0|mm_interconnect_0|rsp_mux|src_data[2]~13, synth, 1
instance = comp, \soc0|led|data_out[2]~_Duplicate_1feeder , soc0|led|data_out[2]~_Duplicate_1feeder, synth, 1
instance = comp, \soc0|led|data_out[2]~_Duplicate_1 , soc0|led|data_out[2]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[2] , soc0|led|readdata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2], synth, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, synth, 1
instance = comp, \soc0|sdram|za_data[2] , soc0|sdram|za_data[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~318 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~318, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~319 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~319, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~226 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~226, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~316 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~316, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~317 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~317, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~320 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~320, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[2]~14 , soc0|mm_interconnect_0|rsp_mux|src_data[2]~14, synth, 1
instance = comp, \SW[2]~input , SW[2]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[2] , soc0|sw|read_mux_out[2], synth, 1
instance = comp, \soc0|sw|readdata[2] , soc0|sw|readdata[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[2] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[2]~12 , soc0|mm_interconnect_0|rsp_mux|src_data[2]~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[2] , soc0|mm_interconnect_0|rsp_mux|src_data[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[2]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[3]~feeder , soc0|nios2_gen2_0|cpu|d_writedata[3]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[3] , soc0|nios2_gen2_0|cpu|d_writedata[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~11 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~11, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~9 , soc0|mm_interconnect_0|rsp_mux_001|src_data[7]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[7]~77 , soc0|nios2_gen2_0|cpu|F_iw[7]~77, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[7] , soc0|nios2_gen2_0|cpu|D_iw[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[1]~5 , soc0|nios2_gen2_0|cpu|R_src2_lo[1]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[1] , soc0|nios2_gen2_0|cpu|E_src2[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~3 , soc0|nios2_gen2_0|cpu|Add1~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , soc0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_byteenable[1] , soc0|nios2_gen2_0|cpu|d_byteenable[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[33] , soc0|mm_interconnect_0|cmd_mux_001|src_data[33], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[30]~91 , soc0|nios2_gen2_0|cpu|F_iw[30]~91, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[30]~92 , soc0|nios2_gen2_0|cpu|F_iw[30]~92, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[30]~93 , soc0|nios2_gen2_0|cpu|F_iw[30]~93, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[30] , soc0|nios2_gen2_0|cpu|D_iw[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[10]~18 , soc0|nios2_gen2_0|cpu|E_src1[10]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[10] , soc0|nios2_gen2_0|cpu|E_src1[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[10]~18 , soc0|nios2_gen2_0|cpu|E_logic_result[10]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[10]~18 , soc0|nios2_gen2_0|cpu|W_alu_result[10]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[10] , soc0|nios2_gen2_0|cpu|W_alu_result[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~5 , soc0|mm_interconnect_0|router|Equal1~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_007|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|src_valid~1 , soc0|mm_interconnect_0|cmd_mux_007|src_valid~1, synth, 1
instance = comp, \soc0|amp|always0~4 , soc0|amp|always0~4, synth, 1
instance = comp, \soc0|amp|always0~2 , soc0|amp|always0~2, synth, 1
instance = comp, \soc0|amp|always0~3 , soc0|amp|always0~3, synth, 1
instance = comp, \soc0|amp|data_out[6] , soc0|amp|data_out[6], synth, 1
instance = comp, \soc0|amp|readdata[6] , soc0|amp|readdata[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[6] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~15 , soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~15, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~16 , soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 , soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~14 , soc0|mm_interconnect_0|rsp_mux_001|src_data[6]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[6]~78 , soc0|nios2_gen2_0|cpu|F_iw[6]~78, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[6] , soc0|nios2_gen2_0|cpu|D_iw[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[0]~6 , soc0|nios2_gen2_0|cpu|R_src2_lo[0]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[0] , soc0|nios2_gen2_0|cpu|E_src2[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~4 , soc0|nios2_gen2_0|cpu|Add1~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0 , soc0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_byteenable[0] , soc0|nios2_gen2_0|cpu|d_byteenable[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[32] , soc0|mm_interconnect_0|cmd_mux_001|src_data[32], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[45] , soc0|mm_interconnect_0|cmd_mux_001|src_data[45], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~54, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[43] , soc0|mm_interconnect_0|cmd_mux_001|src_data[43], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[29]~94 , soc0|nios2_gen2_0|cpu|F_iw[29]~94, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[29]~95 , soc0|nios2_gen2_0|cpu|F_iw[29]~95, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[29]~96 , soc0|nios2_gen2_0|cpu|F_iw[29]~96, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[29] , soc0|nios2_gen2_0|cpu|D_iw[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1[1]~12 , soc0|nios2_gen2_0|cpu|R_src1[1]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[1] , soc0|nios2_gen2_0|cpu|E_src1[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[1]~30 , soc0|nios2_gen2_0|cpu|E_logic_result[1]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[1]~28 , soc0|nios2_gen2_0|cpu|W_alu_result[1]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[1] , soc0|nios2_gen2_0|cpu|W_alu_result[1], synth, 1
instance = comp, \SW[1]~input , SW[1]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[1] , soc0|sw|read_mux_out[1], synth, 1
instance = comp, \soc0|sw|readdata[1] , soc0|sw|readdata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~7 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_002|src_data[38] , soc0|mm_interconnect_0|cmd_mux_002|src_data[38], synth, 1
instance = comp, \soc0|sample_clk|w_reset~2 , soc0|sample_clk|w_reset~2, synth, 1
instance = comp, \soc0|sample_clk|w_reset~3 , soc0|sample_clk|w_reset~3, synth, 1
instance = comp, \soc0|sample_clk|w_reset~4 , soc0|sample_clk|w_reset~4, synth, 1
instance = comp, \soc0|sample_clk|pfdena_reg~0 , soc0|sample_clk|pfdena_reg~0, synth, 1
instance = comp, \soc0|sample_clk|pfdena_reg , soc0|sample_clk|pfdena_reg, synth, 1
instance = comp, \soc0|sample_clk|readdata[0]~4 , soc0|sample_clk|readdata[0]~4, synth, 1
instance = comp, \soc0|sample_clk|readdata[1]~3 , soc0|sample_clk|readdata[1]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|sample_clk_pll_slave_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~1 , soc0|mm_interconnect_0|rsp_mux|src_payload~1, synth, 1
instance = comp, \soc0|sdram_pll|pfdena_reg~0 , soc0|sdram_pll|pfdena_reg~0, synth, 1
instance = comp, \soc0|sdram_pll|pfdena_reg , soc0|sdram_pll|pfdena_reg, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|src_data[38] , soc0|mm_interconnect_0|cmd_mux_003|src_data[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|src_data[39] , soc0|mm_interconnect_0|cmd_mux_003|src_data[39], synth, 1
instance = comp, \soc0|sdram_pll|readdata[0]~0 , soc0|sdram_pll|readdata[0]~0, synth, 1
instance = comp, \soc0|sdram_pll|readdata[1]~2 , soc0|sdram_pll|readdata[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~5 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~6 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~6, synth, 1
instance = comp, \soc0|led|data_out[1]~_Duplicate_1 , soc0|led|data_out[1]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[1] , soc0|led|readdata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1], synth, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, synth, 1
instance = comp, \soc0|sdram|za_data[1] , soc0|sdram|za_data[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~225 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~225, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~306 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~306, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~307 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~307, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~308 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~308, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~309 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~309, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~310 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~310, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~9 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~9, synth, 1
instance = comp, \soc0|amp|data_out[1]~feeder , soc0|amp|data_out[1]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[1] , soc0|amp|data_out[1], synth, 1
instance = comp, \soc0|amp|readdata[1] , soc0|amp|readdata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|freq|data_out[1] , soc0|freq|data_out[1], synth, 1
instance = comp, \soc0|freq|readdata[1] , soc0|freq|readdata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~8 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[1]~10 , soc0|mm_interconnect_0|rsp_mux|src_data[1]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~15 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[28]~6 , soc0|nios2_gen2_0|cpu|d_writedata[28]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[28] , soc0|nios2_gen2_0|cpu|d_writedata[28], synth, 1
instance = comp, \soc0|freq|data_out[28] , soc0|freq|data_out[28], synth, 1
instance = comp, \soc0|freq|readdata[28] , soc0|freq|readdata[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[28] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[28]~97 , soc0|nios2_gen2_0|cpu|F_iw[28]~97, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[28]~98 , soc0|nios2_gen2_0|cpu|F_iw[28]~98, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[28]~99 , soc0|nios2_gen2_0|cpu|F_iw[28]~99, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[28] , soc0|nios2_gen2_0|cpu|D_iw[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[9]~19 , soc0|nios2_gen2_0|cpu|E_src1[9]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[9] , soc0|nios2_gen2_0|cpu|E_src1[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[9]~19 , soc0|nios2_gen2_0|cpu|E_logic_result[9]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[9]~19 , soc0|nios2_gen2_0|cpu|W_alu_result[9]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[9] , soc0|nios2_gen2_0|cpu|W_alu_result[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[45] , soc0|mm_interconnect_0|cmd_mux_004|src_data[45], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[27]~100 , soc0|nios2_gen2_0|cpu|F_iw[27]~100, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[27]~101 , soc0|nios2_gen2_0|cpu|F_iw[27]~101, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[27]~102 , soc0|nios2_gen2_0|cpu|F_iw[27]~102, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[27] , soc0|nios2_gen2_0|cpu|D_iw[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[8]~20 , soc0|nios2_gen2_0|cpu|E_src1[8]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[8] , soc0|nios2_gen2_0|cpu|E_src1[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[8]~20 , soc0|nios2_gen2_0|cpu|E_logic_result[8]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[8]~20 , soc0|nios2_gen2_0|cpu|W_alu_result[8]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[8] , soc0|nios2_gen2_0|cpu|W_alu_result[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[44] , soc0|mm_interconnect_0|cmd_mux_004|src_data[44], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[25]~16 , soc0|nios2_gen2_0|cpu|F_iw[25]~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[25]~17 , soc0|nios2_gen2_0|cpu|F_iw[25]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[25]~110 , soc0|nios2_gen2_0|cpu|F_iw[25]~110, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[25] , soc0|nios2_gen2_0|cpu|D_iw[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[7]~17 , soc0|nios2_gen2_0|cpu|R_src2_lo[7]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[7] , soc0|nios2_gen2_0|cpu|E_src2[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[7]~21 , soc0|nios2_gen2_0|cpu|E_logic_result[7]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[7]~21 , soc0|nios2_gen2_0|cpu|W_alu_result[7]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[7] , soc0|nios2_gen2_0|cpu|W_alu_result[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_data[43] , soc0|mm_interconnect_0|cmd_mux_004|src_data[43], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[24]~14 , soc0|nios2_gen2_0|cpu|F_iw[24]~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[24]~15 , soc0|nios2_gen2_0|cpu|F_iw[24]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[24]~109 , soc0|nios2_gen2_0|cpu|F_iw[24]~109, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[24] , soc0|nios2_gen2_0|cpu|D_iw[24], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[22]~0 , soc0|nios2_gen2_0|cpu|E_st_data[22]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[22] , soc0|nios2_gen2_0|cpu|d_writedata[22], synth, 1
instance = comp, \soc0|freq|data_out[22] , soc0|freq|data_out[22], synth, 1
instance = comp, \soc0|freq|readdata[22] , soc0|freq|readdata[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[22] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[22]~8 , soc0|nios2_gen2_0|cpu|F_iw[22]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[22]~9 , soc0|nios2_gen2_0|cpu|F_iw[22]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[22]~10 , soc0|nios2_gen2_0|cpu|F_iw[22]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[22] , soc0|nios2_gen2_0|cpu|D_iw[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[9]~15 , soc0|nios2_gen2_0|cpu|R_src2_lo[9]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[9] , soc0|nios2_gen2_0|cpu|E_src2[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~42 , soc0|nios2_gen2_0|cpu|Add1~42, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~23 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[7] , soc0|nios2_gen2_0|cpu|F_pc[7], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~27 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[9] , soc0|nios2_gen2_0|cpu|F_pc[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src6_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src6_valid~1 , soc0|mm_interconnect_0|cmd_demux_001|src6_valid~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_006|saved_grant[1], synth, 1
instance = comp, \soc0|freq|Equal0~0 , soc0|freq|Equal0~0, synth, 1
instance = comp, \soc0|freq|data_out[26]~feeder , soc0|freq|data_out[26]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[26] , soc0|freq|data_out[26], synth, 1
instance = comp, \soc0|freq|readdata[26] , soc0|freq|readdata[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[26] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[26]~18 , soc0|nios2_gen2_0|cpu|F_iw[26]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[26]~19 , soc0|nios2_gen2_0|cpu|F_iw[26]~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[26]~20 , soc0|nios2_gen2_0|cpu|F_iw[26]~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[26] , soc0|nios2_gen2_0|cpu|D_iw[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , soc0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[4]~9 , soc0|nios2_gen2_0|cpu|D_dst_regnum[4]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_dst_regnum[4] , soc0|nios2_gen2_0|cpu|R_dst_regnum[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[5]~23 , soc0|nios2_gen2_0|cpu|E_src1[5]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[5] , soc0|nios2_gen2_0|cpu|E_src1[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[5]~24 , soc0|nios2_gen2_0|cpu|E_logic_result[5]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[5]~23 , soc0|nios2_gen2_0|cpu|W_alu_result[5]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[5] , soc0|nios2_gen2_0|cpu|W_alu_result[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[41] , soc0|mm_interconnect_0|cmd_mux_001|src_data[41], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[28]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[28]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~9 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~27 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , soc0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , soc0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , soc0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_pending , soc0|nios2_gen2_0|cpu|hbreak_pending, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_req~0 , soc0|nios2_gen2_0|cpu|hbreak_req~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_req~1 , soc0|nios2_gen2_0|cpu|hbreak_req~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[20]~103 , soc0|nios2_gen2_0|cpu|F_iw[20]~103, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[20]~104 , soc0|nios2_gen2_0|cpu|F_iw[20]~104, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[20]~105 , soc0|nios2_gen2_0|cpu|F_iw[20]~105, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[20] , soc0|nios2_gen2_0|cpu|D_iw[20], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , soc0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[3]~5 , soc0|nios2_gen2_0|cpu|D_dst_regnum[3]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_dst_regnum[3] , soc0|nios2_gen2_0|cpu|R_dst_regnum[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_data[8]~9 , soc0|nios2_gen2_0|cpu|E_st_data[8]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[8] , soc0|nios2_gen2_0|cpu|d_writedata[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~18 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[9]~74 , soc0|nios2_gen2_0|cpu|F_iw[9]~74, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[9]~75 , soc0|nios2_gen2_0|cpu|F_iw[9]~75, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[9]~76 , soc0|nios2_gen2_0|cpu|F_iw[9]~76, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[9]~112 , soc0|nios2_gen2_0|cpu|F_iw[9]~112, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[9] , soc0|nios2_gen2_0|cpu|D_iw[9], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[3]~3 , soc0|nios2_gen2_0|cpu|R_src2_lo[3]~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[3] , soc0|nios2_gen2_0|cpu|E_src2[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~1 , soc0|nios2_gen2_0|cpu|Add1~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[1] , soc0|nios2_gen2_0|cpu|F_pc[1], synth, 1
instance = comp, \soc0|led|Equal0~1 , soc0|led|Equal0~1, synth, 1
instance = comp, \soc0|amp|Equal0~0 , soc0|amp|Equal0~0, synth, 1
instance = comp, \soc0|amp|data_out[12]~feeder , soc0|amp|data_out[12]~feeder, synth, 1
instance = comp, \soc0|amp|data_out[12] , soc0|amp|data_out[12], synth, 1
instance = comp, \soc0|amp|readdata[12] , soc0|amp|readdata[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[12] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[12]~35 , soc0|nios2_gen2_0|cpu|F_iw[12]~35, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[12]~34 , soc0|nios2_gen2_0|cpu|F_iw[12]~34, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[12]~33 , soc0|nios2_gen2_0|cpu|F_iw[12]~33, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[12]~36 , soc0|nios2_gen2_0|cpu|F_iw[12]~36, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[12] , soc0|nios2_gen2_0|cpu|D_iw[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~9 , soc0|nios2_gen2_0|cpu|Equal62~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[2]~2 , soc0|nios2_gen2_0|cpu|D_dst_regnum[2]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[2]~8 , soc0|nios2_gen2_0|cpu|D_dst_regnum[2]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_dst_regnum[2] , soc0|nios2_gen2_0|cpu|R_dst_regnum[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[2]~4 , soc0|nios2_gen2_0|cpu|R_src2_lo[2]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[2] , soc0|nios2_gen2_0|cpu|E_src2[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~2 , soc0|nios2_gen2_0|cpu|Add1~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[0] , soc0|nios2_gen2_0|cpu|F_pc[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|src_data[38] , soc0|mm_interconnect_0|cmd_mux|src_data[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[28] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~5 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[13]~25 , soc0|nios2_gen2_0|cpu|F_iw[13]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[13]~26 , soc0|nios2_gen2_0|cpu|F_iw[13]~26, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[13]~27 , soc0|nios2_gen2_0|cpu|F_iw[13]~27, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[13]~28 , soc0|nios2_gen2_0|cpu|F_iw[13]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[13] , soc0|nios2_gen2_0|cpu|D_iw[13], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~8 , soc0|nios2_gen2_0|cpu|Equal0~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_logic , soc0|nios2_gen2_0|cpu|D_ctrl_logic, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_logic , soc0|nios2_gen2_0|cpu|R_ctrl_logic, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[6]~1 , soc0|nios2_gen2_0|cpu|E_logic_result[6]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[6]~22 , soc0|nios2_gen2_0|cpu|W_alu_result[6]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[6] , soc0|nios2_gen2_0|cpu|W_alu_result[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|router|always1~1 , soc0|mm_interconnect_0|router|always1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|src_valid~0 , soc0|mm_interconnect_0|cmd_mux|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~4 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[23]~11 , soc0|nios2_gen2_0|cpu|F_iw[23]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[23]~12 , soc0|nios2_gen2_0|cpu|F_iw[23]~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[23]~13 , soc0|nios2_gen2_0|cpu|F_iw[23]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[23] , soc0|nios2_gen2_0|cpu|D_iw[23], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , soc0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[1]~7 , soc0|nios2_gen2_0|cpu|D_dst_regnum[1]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_dst_regnum[1] , soc0|nios2_gen2_0|cpu|R_dst_regnum[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[5]~8 , soc0|nios2_gen2_0|cpu|R_src2_lo[5]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[5] , soc0|nios2_gen2_0|cpu|E_src2[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~18 , soc0|nios2_gen2_0|cpu|Add1~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~28 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~28, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[3] , soc0|nios2_gen2_0|cpu|F_pc[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~4 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[4] , soc0|nios2_gen2_0|cpu|F_pc[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , soc0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[5] , soc0|nios2_gen2_0|cpu|F_pc[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~24 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[6] , soc0|nios2_gen2_0|cpu|F_pc[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[44] , soc0|mm_interconnect_0|cmd_mux_001|src_data[44], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[6], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, synth, 1
instance = comp, \soc0|freq|data_out[0]~feeder , soc0|freq|data_out[0]~feeder, synth, 1
instance = comp, \soc0|freq|data_out[0] , soc0|freq|data_out[0], synth, 1
instance = comp, \soc0|freq|readdata[0] , soc0|freq|readdata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|freq_s1_translator|av_readdata_pre[0], synth, 1
instance = comp, \SW[0]~input , SW[0]~input, synth, 1
instance = comp, \soc0|sw|read_mux_out[0] , soc0|sw|read_mux_out[0], synth, 1
instance = comp, \soc0|sw|readdata[0] , soc0|sw|readdata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|sw_s1_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, synth, 1
instance = comp, \soc0|sdram_pll|sd1|pll7 , soc0|sdram_pll|sd1|pll7, synth, 1
instance = comp, \soc0|sdram_pll|sd1|pll_lock_sync~feeder , soc0|sdram_pll|sd1|pll_lock_sync~feeder, synth, 1
instance = comp, \soc0|sdram_pll|sd1|pll_lock_sync , soc0|sdram_pll|sd1|pll_lock_sync, synth, 1
instance = comp, \soc0|sdram_pll|sd1|locked , soc0|sdram_pll|sd1|locked, synth, 1
instance = comp, \soc0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , soc0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], synth, 1
instance = comp, \soc0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , soc0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, synth, 1
instance = comp, \soc0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , soc0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], synth, 1
instance = comp, \soc0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , soc0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, synth, 1
instance = comp, \soc0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , soc0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], synth, 1
instance = comp, \soc0|sdram_pll|readdata[0]~1 , soc0|sdram_pll|readdata[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~1 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~2 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~2, synth, 1
instance = comp, \soc0|sample_clk|w_reset~5 , soc0|sample_clk|w_reset~5, synth, 1
instance = comp, \soc0|sample_clk|prev_reset , soc0|sample_clk|prev_reset, synth, 1
instance = comp, \soc0|sample_clk|prev_reset~clkctrl , soc0|sample_clk|prev_reset~clkctrl, synth, 1
instance = comp, \soc0|sample_clk|sd1|pll7 , soc0|sample_clk|sd1|pll7, synth, 1
instance = comp, \soc0|sample_clk|sd1|pll_lock_sync~feeder , soc0|sample_clk|sd1|pll_lock_sync~feeder, synth, 1
instance = comp, \soc0|sample_clk|sd1|pll_lock_sync , soc0|sample_clk|sd1|pll_lock_sync, synth, 1
instance = comp, \soc0|sample_clk|sd1|locked , soc0|sample_clk|sd1|locked, synth, 1
instance = comp, \soc0|sample_clk|stdsync2|dffpipe3|dffe4a[0] , soc0|sample_clk|stdsync2|dffpipe3|dffe4a[0], synth, 1
instance = comp, \soc0|sample_clk|stdsync2|dffpipe3|dffe5a[0]~feeder , soc0|sample_clk|stdsync2|dffpipe3|dffe5a[0]~feeder, synth, 1
instance = comp, \soc0|sample_clk|stdsync2|dffpipe3|dffe5a[0] , soc0|sample_clk|stdsync2|dffpipe3|dffe5a[0], synth, 1
instance = comp, \soc0|sample_clk|stdsync2|dffpipe3|dffe6a[0]~feeder , soc0|sample_clk|stdsync2|dffpipe3|dffe6a[0]~feeder, synth, 1
instance = comp, \soc0|sample_clk|stdsync2|dffpipe3|dffe6a[0] , soc0|sample_clk|stdsync2|dffpipe3|dffe6a[0], synth, 1
instance = comp, \soc0|sample_clk|readdata[0]~2 , soc0|sample_clk|readdata[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sample_clk_pll_slave_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|sample_clk_pll_slave_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, synth, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, synth, 1
instance = comp, \soc0|sdram|za_data[0] , soc0|sdram|za_data[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~224 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~224, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~256 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~256, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~257 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~257, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~258 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~258, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~259 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~259, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~260 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~260, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], synth, 1
instance = comp, \soc0|amp|data_out[0] , soc0|amp|data_out[0], synth, 1
instance = comp, \soc0|amp|readdata[0] , soc0|amp|readdata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|amp_s1_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|led|data_out[0]~_Duplicate_1 , soc0|led|data_out[0]~_Duplicate_1, synth, 1
instance = comp, \soc0|led|readdata[0] , soc0|led|readdata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] , soc0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , soc0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[0]~43 , soc0|nios2_gen2_0|cpu|F_iw[0]~43, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[0] , soc0|nios2_gen2_0|cpu|D_iw[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~4 , soc0|nios2_gen2_0|cpu|Equal0~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~17 , soc0|nios2_gen2_0|cpu|Equal0~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[0]~1 , soc0|nios2_gen2_0|cpu|D_dst_regnum[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_dst_regnum[0]~6 , soc0|nios2_gen2_0|cpu|D_dst_regnum[0]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_dst_regnum[0] , soc0|nios2_gen2_0|cpu|R_dst_regnum[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[0] , soc0|nios2_gen2_0|cpu|d_writedata[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|src_payload~0 , soc0|mm_interconnect_0|cmd_mux_004|src_payload~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[16]~29 , soc0|nios2_gen2_0|cpu|F_iw[16]~29, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[16]~30 , soc0|nios2_gen2_0|cpu|F_iw[16]~30, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[16]~32 , soc0|nios2_gen2_0|cpu|F_iw[16]~32, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[16] , soc0|nios2_gen2_0|cpu|D_iw[16], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[12]~16 , soc0|nios2_gen2_0|cpu|E_src1[12]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[12] , soc0|nios2_gen2_0|cpu|E_src1[12], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[12]~22 , soc0|nios2_gen2_0|cpu|E_logic_result[12]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[12]~16 , soc0|nios2_gen2_0|cpu|W_alu_result[12]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[12] , soc0|nios2_gen2_0|cpu|W_alu_result[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~7 , soc0|mm_interconnect_0|router|Equal1~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|WideOr1~0 , soc0|mm_interconnect_0|cmd_mux|WideOr1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|WideOr1~1 , soc0|mm_interconnect_0|cmd_mux|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux|WideOr1 , soc0|mm_interconnect_0|cmd_mux|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~3 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~7 , soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~8 , soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~6 , soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 , soc0|mm_interconnect_0|rsp_mux_001|src_data[2]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[2]~49 , soc0|nios2_gen2_0|cpu|F_iw[2]~49, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[2] , soc0|nios2_gen2_0|cpu|D_iw[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~2 , soc0|nios2_gen2_0|cpu|Equal0~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~7 , soc0|nios2_gen2_0|cpu|Equal0~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , soc0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , soc0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , soc0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[5]~15 , soc0|nios2_gen2_0|cpu|E_src2[5]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[10]~14 , soc0|nios2_gen2_0|cpu|R_src2_lo[10]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[10] , soc0|nios2_gen2_0|cpu|E_src2[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~41 , soc0|nios2_gen2_0|cpu|Add1~41, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~22 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[8] , soc0|nios2_gen2_0|cpu|F_pc[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[46] , soc0|mm_interconnect_0|cmd_mux_001|src_data[46], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~6 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[15]~63 , soc0|nios2_gen2_0|cpu|F_iw[15]~63, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[15]~64 , soc0|nios2_gen2_0|cpu|F_iw[15]~64, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[15]~65 , soc0|nios2_gen2_0|cpu|F_iw[15]~65, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[15] , soc0|nios2_gen2_0|cpu|D_iw[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , soc0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_compare_op[1] , soc0|nios2_gen2_0|cpu|R_compare_op[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[4]~0 , soc0|nios2_gen2_0|cpu|E_logic_result[4]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~7 , soc0|nios2_gen2_0|cpu|Equal127~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~5 , soc0|nios2_gen2_0|cpu|Equal127~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~6 , soc0|nios2_gen2_0|cpu|Equal127~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~8 , soc0|nios2_gen2_0|cpu|Equal127~8, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~9 , soc0|nios2_gen2_0|cpu|Equal127~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[15]~9 , soc0|nios2_gen2_0|cpu|R_src2_lo[15]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[15] , soc0|nios2_gen2_0|cpu|E_src2[15], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[15]~15 , soc0|nios2_gen2_0|cpu|E_logic_result[15]~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~3 , soc0|nios2_gen2_0|cpu|Equal127~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~0 , soc0|nios2_gen2_0|cpu|Equal127~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~2 , soc0|nios2_gen2_0|cpu|Equal127~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~1 , soc0|nios2_gen2_0|cpu|Equal127~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal127~4 , soc0|nios2_gen2_0|cpu|Equal127~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , soc0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_compare_op[0] , soc0|nios2_gen2_0|cpu|R_compare_op[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_cmp_result~0 , soc0|nios2_gen2_0|cpu|E_cmp_result~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~98 , soc0|nios2_gen2_0|cpu|Add1~98, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_cmp_result~1 , soc0|nios2_gen2_0|cpu|E_cmp_result~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_cmp_result , soc0|nios2_gen2_0|cpu|W_cmp_result, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_eret , soc0|nios2_gen2_0|cpu|D_op_eret, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal133~0 , soc0|nios2_gen2_0|cpu|Equal133~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal132~0 , soc0|nios2_gen2_0|cpu|Equal132~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_wrctl , soc0|nios2_gen2_0|cpu|D_op_wrctl, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , soc0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_wrctl_bstatus~0 , soc0|nios2_gen2_0|cpu|E_wrctl_bstatus~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , soc0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , soc0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_bstatus_reg , soc0|nios2_gen2_0|cpu|W_bstatus_reg, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2 , soc0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_estatus_reg , soc0|nios2_gen2_0|cpu|W_estatus_reg, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , soc0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_status_reg_pie , soc0|nios2_gen2_0|cpu|W_status_reg_pie, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , soc0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , soc0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_control_rd_data[0] , soc0|nios2_gen2_0|cpu|W_control_rd_data[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[0]~3 , soc0|mm_interconnect_0|rsp_mux|src_data[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , soc0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[0]~2 , soc0|mm_interconnect_0|rsp_mux|src_data[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[0]~4 , soc0|mm_interconnect_0|rsp_mux|src_data[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[0]~0 , soc0|mm_interconnect_0|rsp_mux|src_data[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_payload~0 , soc0|mm_interconnect_0|rsp_mux|src_payload~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|src_data[0]~1 , soc0|mm_interconnect_0|rsp_mux|src_data[0]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14 , soc0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~14, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , soc0|nios2_gen2_0|cpu|av_ld_byte0_data[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , soc0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[3]~26 , soc0|nios2_gen2_0|cpu|E_src1[3]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[3] , soc0|nios2_gen2_0|cpu|E_src1[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[3]~26 , soc0|nios2_gen2_0|cpu|E_logic_result[3]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[3]~26 , soc0|nios2_gen2_0|cpu|W_alu_result[3]~26, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[3] , soc0|nios2_gen2_0|cpu|W_alu_result[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[39] , soc0|mm_interconnect_0|cmd_mux_001|src_data[39], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~19 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~1 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[5]~57 , soc0|nios2_gen2_0|cpu|F_iw[5]~57, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[5]~55 , soc0|nios2_gen2_0|cpu|F_iw[5]~55, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[5]~56 , soc0|nios2_gen2_0|cpu|F_iw[5]~56, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[5]~58 , soc0|nios2_gen2_0|cpu|F_iw[5]~58, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[5]~59 , soc0|nios2_gen2_0|cpu|F_iw[5]~59, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[5] , soc0|nios2_gen2_0|cpu|D_iw[5], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , soc0|nios2_gen2_0|cpu|D_wr_dst_reg~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~16 , soc0|nios2_gen2_0|cpu|Equal0~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , soc0|nios2_gen2_0|cpu|D_wr_dst_reg~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~18 , soc0|nios2_gen2_0|cpu|Equal0~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~19 , soc0|nios2_gen2_0|cpu|Equal0~19, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , soc0|nios2_gen2_0|cpu|D_wr_dst_reg~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_wr_dst_reg , soc0|nios2_gen2_0|cpu|R_wr_dst_reg, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_rf_wren , soc0|nios2_gen2_0|cpu|W_rf_wren, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_writedata[1] , soc0|nios2_gen2_0|cpu|d_writedata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~2 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[4]~52 , soc0|nios2_gen2_0|cpu|F_iw[4]~52, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[4]~51 , soc0|nios2_gen2_0|cpu|F_iw[4]~51, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[4]~50 , soc0|nios2_gen2_0|cpu|F_iw[4]~50, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[4]~53 , soc0|nios2_gen2_0|cpu|F_iw[4]~53, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[4]~54 , soc0|nios2_gen2_0|cpu|F_iw[4]~54, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[4] , soc0|nios2_gen2_0|cpu|D_iw[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , soc0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_use_imm~0 , soc0|nios2_gen2_0|cpu|R_src2_use_imm~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_use_imm~1 , soc0|nios2_gen2_0|cpu|R_src2_use_imm~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_use_imm , soc0|nios2_gen2_0|cpu|R_src2_use_imm, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[11]~13 , soc0|nios2_gen2_0|cpu|R_src2_lo[11]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[11] , soc0|nios2_gen2_0|cpu|E_src2[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[11]~23 , soc0|nios2_gen2_0|cpu|E_logic_result[11]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[11]~17 , soc0|nios2_gen2_0|cpu|W_alu_result[11]~17, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[11] , soc0|nios2_gen2_0|cpu|W_alu_result[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|router|src_channel[8]~1 , soc0|mm_interconnect_0|router|src_channel[8]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|src_channel[8]~2 , soc0|mm_interconnect_0|router|src_channel[8]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal0~0 , soc0|mm_interconnect_0|router|Equal0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|src_channel[8]~0 , soc0|mm_interconnect_0|router|src_channel[8]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal9~0 , soc0|mm_interconnect_0|router|Equal9~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~12 , soc0|mm_interconnect_0|cmd_demux|WideOr0~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , soc0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , soc0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_valid , soc0|mm_interconnect_0|crosser|clock_xer|out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|WideOr1 , soc0|mm_interconnect_0|cmd_mux_008|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_008|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_008|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_008|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|take_in_data~0 , soc0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|src_channel[8]~0 , soc0|mm_interconnect_0|router_001|src_channel[8]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal0~0 , soc0|mm_interconnect_0|router_001|Equal0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|src_channel[8]~2 , soc0|mm_interconnect_0|router_001|src_channel[8]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|src_channel[8]~1 , soc0|mm_interconnect_0|router_001|src_channel[8]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|src_channel[8]~3 , soc0|mm_interconnect_0|router_001|src_channel[8]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0 , soc0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[54] , soc0|mm_interconnect_0|cmd_mux_008|src_data[54], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|wr_address~0 , soc0|sdram|the_soc_sdram_input_efifo_module|wr_address~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|wr_address , soc0|sdram|the_soc_sdram_input_efifo_module|wr_address, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[61]~0 , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[61]~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[52] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[52], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[52]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[52]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[61]~0 , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[61]~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[52] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[52], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[52]~9 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[52]~9, synth, 1
instance = comp, \soc0|sdram|Selector32~0 , soc0|sdram|Selector32~0, synth, 1
instance = comp, \soc0|sdram|Selector27~1 , soc0|sdram|Selector27~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[68] , soc0|mm_interconnect_0|cmd_mux_008|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , soc0|mm_interconnect_0|sdram_s1_agent|m0_write~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[61] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[61], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[61] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[61], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[61]~1 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[61]~1, synth, 1
instance = comp, \soc0|sdram|Selector25~5 , soc0|sdram|Selector25~5, synth, 1
instance = comp, \soc0|sdram|m_state.000000010 , soc0|sdram|m_state.000000010, synth, 1
instance = comp, \soc0|sdram|m_next~19 , soc0|sdram|m_next~19, synth, 1
instance = comp, \soc0|sdram|Selector35~2 , soc0|sdram|Selector35~2, synth, 1
instance = comp, \soc0|sdram|active_rnw~feeder , soc0|sdram|active_rnw~feeder, synth, 1
instance = comp, \soc0|sdram|active_rnw , soc0|sdram|active_rnw, synth, 1
instance = comp, \soc0|sdram|Selector35~3 , soc0|sdram|Selector35~3, synth, 1
instance = comp, \soc0|sdram|Selector35~4 , soc0|sdram|Selector35~4, synth, 1
instance = comp, \soc0|sdram|Selector34~1 , soc0|sdram|Selector34~1, synth, 1
instance = comp, \soc0|sdram|Selector34~2 , soc0|sdram|Selector34~2, synth, 1
instance = comp, \soc0|sdram|m_next.000010000 , soc0|sdram|m_next.000010000, synth, 1
instance = comp, \soc0|sdram|Selector28~0 , soc0|sdram|Selector28~0, synth, 1
instance = comp, \soc0|sdram|Selector27~3 , soc0|sdram|Selector27~3, synth, 1
instance = comp, \soc0|sdram|Selector27~4 , soc0|sdram|Selector27~4, synth, 1
instance = comp, \soc0|sdram|Selector27~5 , soc0|sdram|Selector27~5, synth, 1
instance = comp, \soc0|sdram|Selector27~6 , soc0|sdram|Selector27~6, synth, 1
instance = comp, \soc0|sdram|m_state.000010000 , soc0|sdram|m_state.000010000, synth, 1
instance = comp, \soc0|sdram|m_next~20 , soc0|sdram|m_next~20, synth, 1
instance = comp, \soc0|sdram|Selector39~0 , soc0|sdram|Selector39~0, synth, 1
instance = comp, \soc0|sdram|Selector29~0 , soc0|sdram|Selector29~0, synth, 1
instance = comp, \soc0|sdram|m_state.000100000 , soc0|sdram|m_state.000100000, synth, 1
instance = comp, \soc0|sdram|Selector39~3 , soc0|sdram|Selector39~3, synth, 1
instance = comp, \soc0|sdram|Selector39~4 , soc0|sdram|Selector39~4, synth, 1
instance = comp, \soc0|sdram|Selector30~0 , soc0|sdram|Selector30~0, synth, 1
instance = comp, \soc0|sdram|Selector30~1 , soc0|sdram|Selector30~1, synth, 1
instance = comp, \soc0|sdram|m_state.001000000 , soc0|sdram|m_state.001000000, synth, 1
instance = comp, \soc0|sdram|Selector39~1 , soc0|sdram|Selector39~1, synth, 1
instance = comp, \soc0|sdram|Selector39~2 , soc0|sdram|Selector39~2, synth, 1
instance = comp, \soc0|sdram|Selector39~5 , soc0|sdram|Selector39~5, synth, 1
instance = comp, \soc0|sdram|m_count[0] , soc0|sdram|m_count[0], synth, 1
instance = comp, \soc0|sdram|Selector38~1 , soc0|sdram|Selector38~1, synth, 1
instance = comp, \soc0|sdram|Selector38~2 , soc0|sdram|Selector38~2, synth, 1
instance = comp, \soc0|sdram|Selector38~3 , soc0|sdram|Selector38~3, synth, 1
instance = comp, \soc0|sdram|Selector38~4 , soc0|sdram|Selector38~4, synth, 1
instance = comp, \soc0|sdram|m_count[1] , soc0|sdram|m_count[1], synth, 1
instance = comp, \soc0|sdram|Selector26~1 , soc0|sdram|Selector26~1, synth, 1
instance = comp, \soc0|sdram|Selector26~0 , soc0|sdram|Selector26~0, synth, 1
instance = comp, \soc0|sdram|Selector26~2 , soc0|sdram|Selector26~2, synth, 1
instance = comp, \soc0|sdram|m_state.000000100 , soc0|sdram|m_state.000000100, synth, 1
instance = comp, \soc0|sdram|Selector24~0 , soc0|sdram|Selector24~0, synth, 1
instance = comp, \soc0|sdram|Selector27~0 , soc0|sdram|Selector27~0, synth, 1
instance = comp, \soc0|sdram|Selector34~0 , soc0|sdram|Selector34~0, synth, 1
instance = comp, \soc0|sdram|m_next.000001000 , soc0|sdram|m_next.000001000, synth, 1
instance = comp, \soc0|sdram|Selector27~2 , soc0|sdram|Selector27~2, synth, 1
instance = comp, \soc0|sdram|m_state.000001000 , soc0|sdram|m_state.000001000, synth, 1
instance = comp, \soc0|sdram|WideOr9~0 , soc0|sdram|WideOr9~0, synth, 1
instance = comp, \soc0|sdram|Selector32~1 , soc0|sdram|Selector32~1, synth, 1
instance = comp, \soc0|sdram|m_state.100000000 , soc0|sdram|m_state.100000000, synth, 1
instance = comp, \soc0|sdram|active_rnw~0 , soc0|sdram|active_rnw~0, synth, 1
instance = comp, \soc0|sdram|active_rnw~1 , soc0|sdram|active_rnw~1, synth, 1
instance = comp, \soc0|sdram|active_rnw~2 , soc0|sdram|active_rnw~2, synth, 1
instance = comp, \soc0|sdram|active_rnw~3 , soc0|sdram|active_rnw~3, synth, 1
instance = comp, \soc0|sdram|active_rnw~4 , soc0|sdram|active_rnw~4, synth, 1
instance = comp, \soc0|sdram|active_addr[16] , soc0|sdram|active_addr[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[55] , soc0|mm_interconnect_0|cmd_mux_008|src_data[55], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[53] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[53], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[53]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[53]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[53] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[53], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[53]~8 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[53]~8, synth, 1
instance = comp, \soc0|sdram|active_addr[17] , soc0|sdram|active_addr[17], synth, 1
instance = comp, \soc0|sdram|pending~5 , soc0|sdram|pending~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[61] , soc0|mm_interconnect_0|cmd_mux_008|src_data[61], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[59]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[59]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[59] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[59], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[59] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[59], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[59]~14 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[59]~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[60] , soc0|mm_interconnect_0|cmd_mux_008|src_data[60], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[58]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[58]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[58] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[58], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[58] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[58], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[58]~15 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[58]~15, synth, 1
instance = comp, \soc0|sdram|active_addr[22] , soc0|sdram|active_addr[22], synth, 1
instance = comp, \soc0|sdram|active_addr[23] , soc0|sdram|active_addr[23], synth, 1
instance = comp, \soc0|sdram|pending~8 , soc0|sdram|pending~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[56] , soc0|mm_interconnect_0|cmd_mux_008|src_data[56], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[54] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[54], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[54] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[54], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[54]~11 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[54]~11, synth, 1
instance = comp, \soc0|sdram|active_addr[18] , soc0|sdram|active_addr[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[57] , soc0|mm_interconnect_0|cmd_mux_008|src_data[57], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[55] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[55], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[55]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[55]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[55] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[55], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[55]~10 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[55]~10, synth, 1
instance = comp, \soc0|sdram|active_addr[19] , soc0|sdram|active_addr[19], synth, 1
instance = comp, \soc0|sdram|pending~6 , soc0|sdram|pending~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[58] , soc0|mm_interconnect_0|cmd_mux_008|src_data[58], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[56]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[56]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[56] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[56], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[56] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[56], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[56]~13 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[56]~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[59] , soc0|mm_interconnect_0|cmd_mux_008|src_data[59], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[57] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[57], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[57] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[57], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[57]~12 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[57]~12, synth, 1
instance = comp, \soc0|sdram|active_addr[20] , soc0|sdram|active_addr[20], synth, 1
instance = comp, \soc0|sdram|active_addr[21] , soc0|sdram|active_addr[21], synth, 1
instance = comp, \soc0|sdram|pending~7 , soc0|sdram|pending~7, synth, 1
instance = comp, \soc0|sdram|pending~9 , soc0|sdram|pending~9, synth, 1
instance = comp, \soc0|sdram|pending~10 , soc0|sdram|pending~10, synth, 1
instance = comp, \soc0|sdram|Selector38~0 , soc0|sdram|Selector38~0, synth, 1
instance = comp, \soc0|sdram|Selector33~0 , soc0|sdram|Selector33~0, synth, 1
instance = comp, \soc0|sdram|Selector36~0 , soc0|sdram|Selector36~0, synth, 1
instance = comp, \soc0|sdram|Selector36~1 , soc0|sdram|Selector36~1, synth, 1
instance = comp, \soc0|sdram|m_next.010000000 , soc0|sdram|m_next.010000000, synth, 1
instance = comp, \soc0|sdram|Selector31~0 , soc0|sdram|Selector31~0, synth, 1
instance = comp, \soc0|sdram|m_state.010000000 , soc0|sdram|m_state.010000000, synth, 1
instance = comp, \soc0|sdram|WideOr8~0 , soc0|sdram|WideOr8~0, synth, 1
instance = comp, \soc0|sdram|Selector20~0 , soc0|sdram|Selector20~0, synth, 1
instance = comp, \soc0|sdram|m_cmd[2]~_Duplicate_1 , soc0|sdram|m_cmd[2]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector2~0 , soc0|sdram|Selector2~0, synth, 1
instance = comp, \soc0|sdram|i_cmd[1] , soc0|sdram|i_cmd[1], synth, 1
instance = comp, \soc0|sdram|Selector21~0 , soc0|sdram|Selector21~0, synth, 1
instance = comp, \soc0|sdram|always5~0 , soc0|sdram|always5~0, synth, 1
instance = comp, \soc0|sdram|Selector21~1 , soc0|sdram|Selector21~1, synth, 1
instance = comp, \soc0|sdram|m_cmd[1]~_Duplicate_1 , soc0|sdram|m_cmd[1]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector3~0 , soc0|sdram|Selector3~0, synth, 1
instance = comp, \soc0|sdram|i_cmd[0] , soc0|sdram|i_cmd[0], synth, 1
instance = comp, \soc0|sdram|Selector22~0 , soc0|sdram|Selector22~0, synth, 1
instance = comp, \soc0|sdram|Selector22~1 , soc0|sdram|Selector22~1, synth, 1
instance = comp, \soc0|sdram|m_cmd[0]~_Duplicate_1 , soc0|sdram|m_cmd[0]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Equal4~0 , soc0|sdram|Equal4~0, synth, 1
instance = comp, \soc0|sdram|rd_valid[0] , soc0|sdram|rd_valid[0], synth, 1
instance = comp, \soc0|sdram|rd_valid[1]~feeder , soc0|sdram|rd_valid[1]~feeder, synth, 1
instance = comp, \soc0|sdram|rd_valid[1] , soc0|sdram|rd_valid[1], synth, 1
instance = comp, \soc0|sdram|rd_valid[2] , soc0|sdram|rd_valid[2], synth, 1
instance = comp, \soc0|sdram|za_valid , soc0|sdram|za_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , soc0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_valid , soc0|mm_interconnect_0|crosser_003|clock_xer|out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[3]~47 , soc0|nios2_gen2_0|cpu|F_iw[3]~47, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[3]~44 , soc0|nios2_gen2_0|cpu|F_iw[3]~44, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[3]~45 , soc0|nios2_gen2_0|cpu|F_iw[3]~45, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[3]~46 , soc0|nios2_gen2_0|cpu|F_iw[3]~46, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[3]~48 , soc0|nios2_gen2_0|cpu|F_iw[3]~48, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[3] , soc0|nios2_gen2_0|cpu|D_iw[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , soc0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_ld~2 , soc0|nios2_gen2_0|cpu|D_ctrl_ld~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_ld~3 , soc0|nios2_gen2_0|cpu|D_ctrl_ld~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_ld , soc0|nios2_gen2_0|cpu|R_ctrl_ld, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_read_nxt , soc0|nios2_gen2_0|cpu|d_read_nxt, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_read , soc0|nios2_gen2_0|cpu|d_read, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|always1~0 , soc0|mm_interconnect_0|router|always1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_005|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0 , soc0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_005|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent|cp_ready~0 , soc0|mm_interconnect_0|sw_s1_agent|cp_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src4_valid~4 , soc0|mm_interconnect_0|cmd_demux_001|src4_valid~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal8~0 , soc0|mm_interconnect_0|router_001|Equal8~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal4~2 , soc0|mm_interconnect_0|router_001|Equal4~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent|cp_ready~1 , soc0|mm_interconnect_0|freq_s1_agent|cp_ready~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , soc0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_006|src_data[68] , soc0|mm_interconnect_0|cmd_mux_006|src_data[68], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0]~4 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~0 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][68]~feeder , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][68]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|freq_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , soc0|mm_interconnect_0|rsp_demux_006|src0_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|WideOr1~1 , soc0|mm_interconnect_0|rsp_mux|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux|WideOr1~3 , soc0|mm_interconnect_0|rsp_mux|WideOr1~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , soc0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~1 , soc0|nios2_gen2_0|cpu|E_stall~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~0 , soc0|nios2_gen2_0|cpu|E_stall~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~2 , soc0|nios2_gen2_0|cpu|E_stall~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_st~0 , soc0|nios2_gen2_0|cpu|D_ctrl_st~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_st , soc0|nios2_gen2_0|cpu|R_ctrl_st, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_waiting_for_data , soc0|nios2_gen2_0|cpu|av_ld_waiting_for_data, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , soc0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~3 , soc0|nios2_gen2_0|cpu|E_stall~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~4 , soc0|nios2_gen2_0|cpu|E_stall~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_stall~5 , soc0|nios2_gen2_0|cpu|E_stall~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_valid_from_R~0 , soc0|nios2_gen2_0|cpu|E_valid_from_R~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_valid_from_R , soc0|nios2_gen2_0|cpu|E_valid_from_R, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src1~10 , soc0|nios2_gen2_0|cpu|R_src1~10, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[2]~25 , soc0|nios2_gen2_0|cpu|E_src1[2]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src1[2] , soc0|nios2_gen2_0|cpu|E_src1[2], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_logic_result[2]~25 , soc0|nios2_gen2_0|cpu|E_logic_result[2]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[2]~25 , soc0|nios2_gen2_0|cpu|W_alu_result[2]~25, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[2] , soc0|nios2_gen2_0|cpu|W_alu_result[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_data[38] , soc0|mm_interconnect_0|cmd_mux_001|src_data[38], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~40 , soc0|nios2_gen2_0|cpu|F_iw[1]~40, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~37 , soc0|nios2_gen2_0|cpu|F_iw[1]~37, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~39 , soc0|nios2_gen2_0|cpu|F_iw[1]~39, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~38 , soc0|nios2_gen2_0|cpu|F_iw[1]~38, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~41 , soc0|nios2_gen2_0|cpu|F_iw[1]~41, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[1]~42 , soc0|nios2_gen2_0|cpu|F_iw[1]~42, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[1] , soc0|nios2_gen2_0|cpu|D_iw[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , soc0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , soc0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_br , soc0|nios2_gen2_0|cpu|R_ctrl_br, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , soc0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , soc0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal0~21 , soc0|nios2_gen2_0|cpu|Equal0~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_br_uncond , soc0|nios2_gen2_0|cpu|R_ctrl_br_uncond, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , soc0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , soc0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[26]~5 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[26]~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[26]~6 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[26]~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[26] , soc0|nios2_gen2_0|cpu|F_pc[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal9~0 , soc0|mm_interconnect_0|router_001|Equal9~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src4_valid~6 , soc0|mm_interconnect_0|cmd_demux_001|src4_valid~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src4_valid~5 , soc0|mm_interconnect_0|cmd_demux_001|src4_valid~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|src4_valid~4 , soc0|mm_interconnect_0|cmd_demux|src4_valid~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|src4_valid~3 , soc0|mm_interconnect_0|cmd_demux|src4_valid~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_004|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_004|WideOr1 , soc0|mm_interconnect_0|cmd_mux_004|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_004|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_004|src1_valid~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[11]~22 , soc0|nios2_gen2_0|cpu|F_iw[11]~22, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[11]~23 , soc0|nios2_gen2_0|cpu|F_iw[11]~23, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[11]~21 , soc0|nios2_gen2_0|cpu|F_iw[11]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[11]~24 , soc0|nios2_gen2_0|cpu|F_iw[11]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[11] , soc0|nios2_gen2_0|cpu|D_iw[11], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~5 , soc0|nios2_gen2_0|cpu|Equal62~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_opx_rsv00~2 , soc0|nios2_gen2_0|cpu|D_op_opx_rsv00~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~6 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~3 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~4 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Equal62~2 , soc0|nios2_gen2_0|cpu|Equal62~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~5 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~5, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~7 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~7, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , soc0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~2 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~0 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~1 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_exception~15 , soc0|nios2_gen2_0|cpu|D_ctrl_exception~15, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_ctrl_exception , soc0|nios2_gen2_0|cpu|R_ctrl_exception, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~2 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~21 , soc0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~21, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_pc[11] , soc0|nios2_gen2_0|cpu|F_pc[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~3 , soc0|mm_interconnect_0|router_001|Equal1~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~0 , soc0|mm_interconnect_0|router_001|Equal1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~2 , soc0|mm_interconnect_0|router_001|Equal1~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~1 , soc0|mm_interconnect_0|router_001|Equal1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router_001|Equal1~4 , soc0|mm_interconnect_0|router_001|Equal1~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src1_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_001|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , soc0|mm_interconnect_0|cmd_mux_001|saved_grant[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|update_grant~0 , soc0|mm_interconnect_0|cmd_mux_001|update_grant~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , soc0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|packet_in_progress , soc0|mm_interconnect_0|cmd_mux_001|packet_in_progress, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|update_grant~1 , soc0|mm_interconnect_0|cmd_mux_001|update_grant~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_001|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|WideOr1 , soc0|mm_interconnect_0|cmd_mux_001|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal8~0 , soc0|mm_interconnect_0|router|Equal8~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~0 , soc0|mm_interconnect_0|cmd_demux|sink_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|always1~2 , soc0|mm_interconnect_0|router|always1~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~4 , soc0|mm_interconnect_0|cmd_demux|WideOr0~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~5 , soc0|mm_interconnect_0|cmd_demux|WideOr0~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|src4_valid~2 , soc0|mm_interconnect_0|cmd_demux|src4_valid~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~2 , soc0|mm_interconnect_0|cmd_demux|WideOr0~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~0 , soc0|mm_interconnect_0|cmd_demux|WideOr0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~1 , soc0|mm_interconnect_0|cmd_demux|sink_ready~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~1 , soc0|mm_interconnect_0|cmd_demux|WideOr0~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~3 , soc0|mm_interconnect_0|cmd_demux|WideOr0~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~6 , soc0|mm_interconnect_0|cmd_demux|WideOr0~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~5 , soc0|mm_interconnect_0|cmd_demux|sink_ready~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~8 , soc0|mm_interconnect_0|cmd_demux|WideOr0~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~9 , soc0|mm_interconnect_0|cmd_demux|WideOr0~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~10 , soc0|mm_interconnect_0|cmd_demux|WideOr0~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~8 , soc0|mm_interconnect_0|router|Equal1~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~4 , soc0|mm_interconnect_0|cmd_demux|sink_ready~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~2 , soc0|mm_interconnect_0|cmd_demux|sink_ready~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|sink_ready~3 , soc0|mm_interconnect_0|cmd_demux|sink_ready~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~7 , soc0|mm_interconnect_0|cmd_demux|WideOr0~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux|WideOr0~11 , soc0|mm_interconnect_0|cmd_demux|WideOr0~11, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, synth, 1
instance = comp, \soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , soc0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|always2~0 , soc0|sdram|the_soc_sdram_input_efifo_module|always2~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|always2~1 , soc0|sdram|the_soc_sdram_input_efifo_module|always2~1, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entries[1]~0 , soc0|sdram|the_soc_sdram_input_efifo_module|entries[1]~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entries[1] , soc0|sdram|the_soc_sdram_input_efifo_module|entries[1], synth, 1
instance = comp, \soc0|sdram|Selector24~1 , soc0|sdram|Selector24~1, synth, 1
instance = comp, \soc0|sdram|Selector33~1 , soc0|sdram|Selector33~1, synth, 1
instance = comp, \soc0|sdram|Selector33~2 , soc0|sdram|Selector33~2, synth, 1
instance = comp, \soc0|sdram|Selector33~3 , soc0|sdram|Selector33~3, synth, 1
instance = comp, \soc0|sdram|m_next.000000001 , soc0|sdram|m_next.000000001, synth, 1
instance = comp, \soc0|sdram|Selector24~2 , soc0|sdram|Selector24~2, synth, 1
instance = comp, \soc0|sdram|m_state.000000001 , soc0|sdram|m_state.000000001, synth, 1
instance = comp, \soc0|sdram|Selector23~0 , soc0|sdram|Selector23~0, synth, 1
instance = comp, \soc0|sdram|ack_refresh_request , soc0|sdram|ack_refresh_request, synth, 1
instance = comp, \soc0|sdram|refresh_request~0 , soc0|sdram|refresh_request~0, synth, 1
instance = comp, \soc0|sdram|refresh_request , soc0|sdram|refresh_request, synth, 1
instance = comp, \soc0|sdram|Selector41~1 , soc0|sdram|Selector41~1, synth, 1
instance = comp, \soc0|sdram|Selector41~2 , soc0|sdram|Selector41~2, synth, 1
instance = comp, \soc0|sdram|f_pop , soc0|sdram|f_pop, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_address~0 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_address~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_address , soc0|sdram|the_soc_sdram_input_efifo_module|rd_address, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[62] , soc0|mm_interconnect_0|cmd_mux_008|src_data[62], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[60] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[60], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[60]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[60]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[60] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[60], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[60]~2 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[60]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[49] , soc0|mm_interconnect_0|cmd_mux_008|src_data[49], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[47]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[47]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[47] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[47], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[47] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[47], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[47]~3 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[47]~3, synth, 1
instance = comp, \soc0|sdram|active_addr[11] , soc0|sdram|active_addr[11], synth, 1
instance = comp, \soc0|sdram|active_addr[24] , soc0|sdram|active_addr[24], synth, 1
instance = comp, \soc0|sdram|pending~1 , soc0|sdram|pending~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[52] , soc0|mm_interconnect_0|cmd_mux_008|src_data[52], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[50]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[50]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[50] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[50], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[50] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[50], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[50]~7 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[50]~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[53] , soc0|mm_interconnect_0|cmd_mux_008|src_data[53], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[51]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[51]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[51] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[51], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[51] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[51], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[51]~6 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[51]~6, synth, 1
instance = comp, \soc0|sdram|active_addr[15] , soc0|sdram|active_addr[15], synth, 1
instance = comp, \soc0|sdram|active_addr[14] , soc0|sdram|active_addr[14], synth, 1
instance = comp, \soc0|sdram|pending~3 , soc0|sdram|pending~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[51] , soc0|mm_interconnect_0|cmd_mux_008|src_data[51], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[49] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[49], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[49]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[49]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[49] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[49], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[49]~4 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[49]~4, synth, 1
instance = comp, \soc0|sdram|active_addr[13] , soc0|sdram|active_addr[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[50] , soc0|mm_interconnect_0|cmd_mux_008|src_data[50], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[48] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[48], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[48] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[48], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[48]~5 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[48]~5, synth, 1
instance = comp, \soc0|sdram|active_addr[12] , soc0|sdram|active_addr[12], synth, 1
instance = comp, \soc0|sdram|pending~2 , soc0|sdram|pending~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[48] , soc0|mm_interconnect_0|cmd_mux_008|src_data[48], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[46]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[46]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[46] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[46], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[46] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[46], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[46]~0 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[46]~0, synth, 1
instance = comp, \soc0|sdram|active_addr[10] , soc0|sdram|active_addr[10], synth, 1
instance = comp, \soc0|sdram|pending~0 , soc0|sdram|pending~0, synth, 1
instance = comp, \soc0|sdram|pending~4 , soc0|sdram|pending~4, synth, 1
instance = comp, \soc0|sdram|Selector41~0 , soc0|sdram|Selector41~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entries[0]~1 , soc0|sdram|the_soc_sdram_input_efifo_module|entries[0]~1, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entries[0] , soc0|sdram|the_soc_sdram_input_efifo_module|entries[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|last_cycle~0 , soc0|mm_interconnect_0|cmd_mux_008|last_cycle~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_valid , soc0|mm_interconnect_0|crosser_001|clock_xer|out_valid, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~5 , soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~4 , soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_008|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload[0] , soc0|mm_interconnect_0|cmd_mux_008|src_payload[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , soc0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[86]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[86]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[86] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[86], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[86]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[86]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[86] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|router_010|always0~0 , soc0|mm_interconnect_0|router_010|always0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , soc0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_008|WideOr0~0 , soc0|mm_interconnect_0|rsp_demux_008|WideOr0~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_008|WideOr0~1 , soc0|mm_interconnect_0|rsp_demux_008|WideOr0~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, synth, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, synth, 1
instance = comp, \soc0|sdram|za_data[10] , soc0|sdram|za_data[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~343 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~343, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~344 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~344, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~341 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~341, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~234 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~234, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~342 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~342, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~345 , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~345, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , soc0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[10]~67 , soc0|nios2_gen2_0|cpu|F_iw[10]~67, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[10]~66 , soc0|nios2_gen2_0|cpu|F_iw[10]~66, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[10]~68 , soc0|nios2_gen2_0|cpu|F_iw[10]~68, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[10]~69 , soc0|nios2_gen2_0|cpu|F_iw[10]~69, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[10] , soc0|nios2_gen2_0|cpu|D_iw[10], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_src2_lo[4]~2 , soc0|nios2_gen2_0|cpu|R_src2_lo[4]~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_src2[4] , soc0|nios2_gen2_0|cpu|E_src2[4], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~0 , soc0|nios2_gen2_0|cpu|Add1~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[4]~24 , soc0|nios2_gen2_0|cpu|W_alu_result[4]~24, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[4] , soc0|nios2_gen2_0|cpu|W_alu_result[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|WideOr1~1 , soc0|mm_interconnect_0|cmd_mux_007|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|WideOr1~0 , soc0|mm_interconnect_0|cmd_mux_007|WideOr1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_007|WideOr1 , soc0|mm_interconnect_0|cmd_mux_007|WideOr1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0]~4 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0]~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~2 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][86]~feeder , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][86]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|amp_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_007|src1_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , soc0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , soc0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[14]~62 , soc0|nios2_gen2_0|cpu|F_iw[14]~62, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[14]~60 , soc0|nios2_gen2_0|cpu|F_iw[14]~60, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[14]~61 , soc0|nios2_gen2_0|cpu|F_iw[14]~61, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_iw[14]~111 , soc0|nios2_gen2_0|cpu|F_iw[14]~111, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_iw[14] , soc0|nios2_gen2_0|cpu|D_iw[14], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_op_cmpge~0 , soc0|nios2_gen2_0|cpu|D_op_cmpge~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_enabled~0 , soc0|nios2_gen2_0|cpu|hbreak_enabled~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|hbreak_enabled , soc0|nios2_gen2_0|cpu|hbreak_enabled, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_001|src_payload~0 , soc0|mm_interconnect_0|cmd_mux_001|src_payload~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, synth, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , soc0|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, synth, 1
instance = comp, \soc0|rst_controller_002|merged_reset~0 , soc0|rst_controller_002|merged_reset~0, synth, 1
instance = comp, \soc0|rst_controller_002|merged_reset~0clkctrl , soc0|rst_controller_002|merged_reset~0clkctrl, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[0], synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[1], synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[2], synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[3], synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, synth, 1
instance = comp, \soc0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , soc0|rst_controller_001|altera_reset_synchronizer_int_chain[4], synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain~0 , soc0|rst_controller_001|r_sync_rst_chain~0, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst_chain[1] , soc0|rst_controller_001|r_sync_rst_chain[1], synth, 1
instance = comp, \soc0|rst_controller_001|WideOr0~0 , soc0|rst_controller_001|WideOr0~0, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst , soc0|rst_controller_001|r_sync_rst, synth, 1
instance = comp, \soc0|rst_controller_001|r_sync_rst~clkctrl , soc0|rst_controller_001|r_sync_rst~clkctrl, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_new_inst , soc0|nios2_gen2_0|cpu|E_new_inst, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_st_stall , soc0|nios2_gen2_0|cpu|E_st_stall, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|d_write , soc0|nios2_gen2_0|cpu|d_write, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent|m0_write~0 , soc0|mm_interconnect_0|sw_s1_agent|m0_write~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~1 , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~2 , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter~3 , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[0] , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0 , soc0|mm_interconnect_0|sw_s1_translator|av_waitrequest_generated~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter~4 , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1] , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent|m0_write~1 , soc0|mm_interconnect_0|sw_s1_agent|m0_write~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~0 , soc0|mm_interconnect_0|sw_s1_translator|wait_latency_counter[1]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0 , soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1 , soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg[0] , soc0|mm_interconnect_0|sw_s1_translator|read_latency_shift_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~2 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~3 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0]~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~1 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem_used[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[1][86] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[1][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem~0 , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[0][86] , soc0|mm_interconnect_0|sw_s1_agent_rsp_fifo|mem[0][86], synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , soc0|mm_interconnect_0|rsp_demux_005|src1_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , soc0|mm_interconnect_0|rsp_mux_001|WideOr1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|src_payload~0 , soc0|mm_interconnect_0|rsp_mux_001|src_payload~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , soc0|mm_interconnect_0|rsp_mux_001|WideOr1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , soc0|mm_interconnect_0|rsp_mux_001|WideOr1~2, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|F_valid~0 , soc0|nios2_gen2_0|cpu|F_valid~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_valid , soc0|nios2_gen2_0|cpu|D_valid, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|R_valid , soc0|nios2_gen2_0|cpu|R_valid, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , soc0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_alu_sub~0 , soc0|nios2_gen2_0|cpu|E_alu_sub~0, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|E_alu_sub , soc0|nios2_gen2_0|cpu|E_alu_sub, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|Add1~36 , soc0|nios2_gen2_0|cpu|Add1~36, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[15]~13 , soc0|nios2_gen2_0|cpu|W_alu_result[15]~13, synth, 1
instance = comp, \soc0|nios2_gen2_0|cpu|W_alu_result[15] , soc0|nios2_gen2_0|cpu|W_alu_result[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~3 , soc0|mm_interconnect_0|router|Equal1~3, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~2 , soc0|mm_interconnect_0|router|Equal1~2, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~1 , soc0|mm_interconnect_0|router|Equal1~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~0 , soc0|mm_interconnect_0|router|Equal1~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal1~4 , soc0|mm_interconnect_0|router|Equal1~4, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal4~0 , soc0|mm_interconnect_0|router|Equal4~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|router|Equal4~1 , soc0|mm_interconnect_0|router|Equal4~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|src_valid~0 , soc0|mm_interconnect_0|cmd_mux_003|src_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_demux_001|src3_valid~0 , soc0|mm_interconnect_0|cmd_demux_001|src3_valid~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , soc0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , soc0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , soc0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , soc0|mm_interconnect_0|cmd_mux_003|saved_grant[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_003|WideOr1 , soc0|mm_interconnect_0|cmd_mux_003|WideOr1, synth, 1
instance = comp, \soc0|sdram_pll|w_reset~2 , soc0|sdram_pll|w_reset~2, synth, 1
instance = comp, \soc0|sdram_pll|w_reset~3 , soc0|sdram_pll|w_reset~3, synth, 1
instance = comp, \soc0|sdram_pll|prev_reset , soc0|sdram_pll|prev_reset, synth, 1
instance = comp, \soc0|sdram_pll|prev_reset~clkctrl , soc0|sdram_pll|prev_reset~clkctrl, synth, 1
instance = comp, \soc0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , soc0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, synth, 1
instance = comp, \soc0|sdram|m_data[27]~0 , soc0|sdram|m_data[27]~0, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~0 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[0]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[0]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[0] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[0], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[0] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[0], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[0]~30 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[0]~30, synth, 1
instance = comp, \soc0|sdram|active_data[0] , soc0|sdram|active_data[0], synth, 1
instance = comp, \soc0|sdram|m_data[0]~_Duplicate_1 , soc0|sdram|m_data[0]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector150~0 , soc0|sdram|Selector150~0, synth, 1
instance = comp, \soc0|sdram|Selector150~1 , soc0|sdram|Selector150~1, synth, 1
instance = comp, \soc0|sdram|m_data[0] , soc0|sdram|m_data[0], synth, 1
instance = comp, \soc0|sdram|oe , soc0|sdram|oe, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~1 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~1, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[1] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[1], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[1] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[1], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[1]~31 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[1]~31, synth, 1
instance = comp, \soc0|sdram|active_data[1] , soc0|sdram|active_data[1], synth, 1
instance = comp, \soc0|sdram|m_data[1]~_Duplicate_1 , soc0|sdram|m_data[1]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector149~0 , soc0|sdram|Selector149~0, synth, 1
instance = comp, \soc0|sdram|Selector149~1 , soc0|sdram|Selector149~1, synth, 1
instance = comp, \soc0|sdram|m_data[1] , soc0|sdram|m_data[1], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_1 , soc0|sdram|oe~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~2 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~2, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[2] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[2], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[2] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[2], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[2]~32 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[2]~32, synth, 1
instance = comp, \soc0|sdram|active_data[2] , soc0|sdram|active_data[2], synth, 1
instance = comp, \soc0|sdram|m_data[2]~_Duplicate_1 , soc0|sdram|m_data[2]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector148~0 , soc0|sdram|Selector148~0, synth, 1
instance = comp, \soc0|sdram|Selector148~1 , soc0|sdram|Selector148~1, synth, 1
instance = comp, \soc0|sdram|m_data[2] , soc0|sdram|m_data[2], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_2 , soc0|sdram|oe~_Duplicate_2, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~3 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~3, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[3] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[3], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[3]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[3]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[3] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[3], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[3]~33 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[3]~33, synth, 1
instance = comp, \soc0|sdram|m_data[3]~_Duplicate_1 , soc0|sdram|m_data[3]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[3] , soc0|sdram|active_data[3], synth, 1
instance = comp, \soc0|sdram|Selector147~0 , soc0|sdram|Selector147~0, synth, 1
instance = comp, \soc0|sdram|Selector147~1 , soc0|sdram|Selector147~1, synth, 1
instance = comp, \soc0|sdram|m_data[3] , soc0|sdram|m_data[3], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_3 , soc0|sdram|oe~_Duplicate_3, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~4 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~4, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[4]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[4]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[4] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[4], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[4] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[4], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[4]~34 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[4]~34, synth, 1
instance = comp, \soc0|sdram|active_data[4] , soc0|sdram|active_data[4], synth, 1
instance = comp, \soc0|sdram|m_data[4]~_Duplicate_1 , soc0|sdram|m_data[4]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector146~0 , soc0|sdram|Selector146~0, synth, 1
instance = comp, \soc0|sdram|Selector146~1 , soc0|sdram|Selector146~1, synth, 1
instance = comp, \soc0|sdram|m_data[4] , soc0|sdram|m_data[4], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_4 , soc0|sdram|oe~_Duplicate_4, synth, 1
instance = comp, \soc0|sdram|m_data[5]~_Duplicate_1 , soc0|sdram|m_data[5]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~5 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~5, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[5]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[5]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[5] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[5], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[5] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[5], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[5]~35 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[5]~35, synth, 1
instance = comp, \soc0|sdram|active_data[5] , soc0|sdram|active_data[5], synth, 1
instance = comp, \soc0|sdram|Selector145~0 , soc0|sdram|Selector145~0, synth, 1
instance = comp, \soc0|sdram|Selector145~1 , soc0|sdram|Selector145~1, synth, 1
instance = comp, \soc0|sdram|m_data[5] , soc0|sdram|m_data[5], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_5 , soc0|sdram|oe~_Duplicate_5, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~6 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~6, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[6]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[6]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[6] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[6], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[6] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[6], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[6]~36 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[6]~36, synth, 1
instance = comp, \soc0|sdram|active_data[6] , soc0|sdram|active_data[6], synth, 1
instance = comp, \soc0|sdram|m_data[6]~_Duplicate_1 , soc0|sdram|m_data[6]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector144~0 , soc0|sdram|Selector144~0, synth, 1
instance = comp, \soc0|sdram|Selector144~1 , soc0|sdram|Selector144~1, synth, 1
instance = comp, \soc0|sdram|m_data[6] , soc0|sdram|m_data[6], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_6 , soc0|sdram|oe~_Duplicate_6, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~7 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~7, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[7]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[7]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[7] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[7], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[7] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[7], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[7]~37 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[7]~37, synth, 1
instance = comp, \soc0|sdram|active_data[7] , soc0|sdram|active_data[7], synth, 1
instance = comp, \soc0|sdram|m_data[7]~_Duplicate_1 , soc0|sdram|m_data[7]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector143~0 , soc0|sdram|Selector143~0, synth, 1
instance = comp, \soc0|sdram|Selector143~1 , soc0|sdram|Selector143~1, synth, 1
instance = comp, \soc0|sdram|m_data[7] , soc0|sdram|m_data[7], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_7 , soc0|sdram|oe~_Duplicate_7, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~8 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~8, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[8]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[8]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[8] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[8], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[8] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[8], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[8]~38 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[8]~38, synth, 1
instance = comp, \soc0|sdram|m_data[8]~_Duplicate_1 , soc0|sdram|m_data[8]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[8] , soc0|sdram|active_data[8], synth, 1
instance = comp, \soc0|sdram|Selector142~0 , soc0|sdram|Selector142~0, synth, 1
instance = comp, \soc0|sdram|Selector142~1 , soc0|sdram|Selector142~1, synth, 1
instance = comp, \soc0|sdram|m_data[8] , soc0|sdram|m_data[8], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_8 , soc0|sdram|oe~_Duplicate_8, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~9 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~9, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[9] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[9], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[9] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[9], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[9]~39 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[9]~39, synth, 1
instance = comp, \soc0|sdram|m_data[9]~_Duplicate_1 , soc0|sdram|m_data[9]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[9] , soc0|sdram|active_data[9], synth, 1
instance = comp, \soc0|sdram|Selector141~0 , soc0|sdram|Selector141~0, synth, 1
instance = comp, \soc0|sdram|Selector141~1 , soc0|sdram|Selector141~1, synth, 1
instance = comp, \soc0|sdram|m_data[9] , soc0|sdram|m_data[9], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_9 , soc0|sdram|oe~_Duplicate_9, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~10 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~10, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[10]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[10]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[10] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[10], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[10] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[10], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[10]~40 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[10]~40, synth, 1
instance = comp, \soc0|sdram|m_data[10]~_Duplicate_1 , soc0|sdram|m_data[10]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[10] , soc0|sdram|active_data[10], synth, 1
instance = comp, \soc0|sdram|Selector140~0 , soc0|sdram|Selector140~0, synth, 1
instance = comp, \soc0|sdram|Selector140~1 , soc0|sdram|Selector140~1, synth, 1
instance = comp, \soc0|sdram|m_data[10] , soc0|sdram|m_data[10], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_10 , soc0|sdram|oe~_Duplicate_10, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~11 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~11, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[11] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[11], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[11] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[11], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[11]~41 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[11]~41, synth, 1
instance = comp, \soc0|sdram|active_data[11] , soc0|sdram|active_data[11], synth, 1
instance = comp, \soc0|sdram|m_data[11]~_Duplicate_1 , soc0|sdram|m_data[11]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector139~0 , soc0|sdram|Selector139~0, synth, 1
instance = comp, \soc0|sdram|Selector139~1 , soc0|sdram|Selector139~1, synth, 1
instance = comp, \soc0|sdram|m_data[11] , soc0|sdram|m_data[11], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_11 , soc0|sdram|oe~_Duplicate_11, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~12 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~12, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[12] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[12], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[12] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[12], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[12]~42 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[12]~42, synth, 1
instance = comp, \soc0|sdram|active_data[12] , soc0|sdram|active_data[12], synth, 1
instance = comp, \soc0|sdram|m_data[12]~_Duplicate_1 , soc0|sdram|m_data[12]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector138~0 , soc0|sdram|Selector138~0, synth, 1
instance = comp, \soc0|sdram|Selector138~1 , soc0|sdram|Selector138~1, synth, 1
instance = comp, \soc0|sdram|m_data[12] , soc0|sdram|m_data[12], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_12 , soc0|sdram|oe~_Duplicate_12, synth, 1
instance = comp, \soc0|sdram|m_data[13]~_Duplicate_1 , soc0|sdram|m_data[13]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~13 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~13, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[13] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[13], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[13]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[13]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[13] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[13], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[13]~43 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[13]~43, synth, 1
instance = comp, \soc0|sdram|active_data[13] , soc0|sdram|active_data[13], synth, 1
instance = comp, \soc0|sdram|Selector137~0 , soc0|sdram|Selector137~0, synth, 1
instance = comp, \soc0|sdram|Selector137~1 , soc0|sdram|Selector137~1, synth, 1
instance = comp, \soc0|sdram|m_data[13] , soc0|sdram|m_data[13], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_13 , soc0|sdram|oe~_Duplicate_13, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~14 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~14, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[14] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[14], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[14] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[14], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[14]~44 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[14]~44, synth, 1
instance = comp, \soc0|sdram|m_data[14]~_Duplicate_1 , soc0|sdram|m_data[14]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[14] , soc0|sdram|active_data[14], synth, 1
instance = comp, \soc0|sdram|Selector136~0 , soc0|sdram|Selector136~0, synth, 1
instance = comp, \soc0|sdram|Selector136~1 , soc0|sdram|Selector136~1, synth, 1
instance = comp, \soc0|sdram|m_data[14] , soc0|sdram|m_data[14], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_14 , soc0|sdram|oe~_Duplicate_14, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~15 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~15, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[15] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[15], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[15] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[15], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[15]~45 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[15]~45, synth, 1
instance = comp, \soc0|sdram|m_data[15]~_Duplicate_1 , soc0|sdram|m_data[15]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[15] , soc0|sdram|active_data[15], synth, 1
instance = comp, \soc0|sdram|Selector135~0 , soc0|sdram|Selector135~0, synth, 1
instance = comp, \soc0|sdram|Selector135~1 , soc0|sdram|Selector135~1, synth, 1
instance = comp, \soc0|sdram|m_data[15] , soc0|sdram|m_data[15], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_15 , soc0|sdram|oe~_Duplicate_15, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~16 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~16, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[16] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[16], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[16] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[16], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[16]~46 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[16]~46, synth, 1
instance = comp, \soc0|sdram|active_data[16] , soc0|sdram|active_data[16], synth, 1
instance = comp, \soc0|sdram|m_data[16]~_Duplicate_1 , soc0|sdram|m_data[16]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector134~0 , soc0|sdram|Selector134~0, synth, 1
instance = comp, \soc0|sdram|Selector134~1 , soc0|sdram|Selector134~1, synth, 1
instance = comp, \soc0|sdram|m_data[16] , soc0|sdram|m_data[16], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_16 , soc0|sdram|oe~_Duplicate_16, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~17 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~17, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[17] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[17], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[17]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[17]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[17] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[17], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[17]~47 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[17]~47, synth, 1
instance = comp, \soc0|sdram|m_data[17]~_Duplicate_1 , soc0|sdram|m_data[17]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[17] , soc0|sdram|active_data[17], synth, 1
instance = comp, \soc0|sdram|Selector133~0 , soc0|sdram|Selector133~0, synth, 1
instance = comp, \soc0|sdram|Selector133~1 , soc0|sdram|Selector133~1, synth, 1
instance = comp, \soc0|sdram|m_data[17] , soc0|sdram|m_data[17], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_17 , soc0|sdram|oe~_Duplicate_17, synth, 1
instance = comp, \soc0|sdram|m_data[18]~_Duplicate_1 , soc0|sdram|m_data[18]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~18 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~18, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[18]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[18]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[18] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[18], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[18] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[18], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[18]~48 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[18]~48, synth, 1
instance = comp, \soc0|sdram|active_data[18] , soc0|sdram|active_data[18], synth, 1
instance = comp, \soc0|sdram|Selector132~0 , soc0|sdram|Selector132~0, synth, 1
instance = comp, \soc0|sdram|Selector132~1 , soc0|sdram|Selector132~1, synth, 1
instance = comp, \soc0|sdram|m_data[18] , soc0|sdram|m_data[18], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_18 , soc0|sdram|oe~_Duplicate_18, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~19 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~19, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[19] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[19], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[19] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[19], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[19]~49 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[19]~49, synth, 1
instance = comp, \soc0|sdram|active_data[19] , soc0|sdram|active_data[19], synth, 1
instance = comp, \soc0|sdram|m_data[19]~_Duplicate_1 , soc0|sdram|m_data[19]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector131~0 , soc0|sdram|Selector131~0, synth, 1
instance = comp, \soc0|sdram|Selector131~1 , soc0|sdram|Selector131~1, synth, 1
instance = comp, \soc0|sdram|m_data[19] , soc0|sdram|m_data[19], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_19 , soc0|sdram|oe~_Duplicate_19, synth, 1
instance = comp, \soc0|sdram|m_data[20]~_Duplicate_1 , soc0|sdram|m_data[20]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~20 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~20, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[20] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[20], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[20]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[20]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[20] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[20], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[20]~50 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[20]~50, synth, 1
instance = comp, \soc0|sdram|active_data[20] , soc0|sdram|active_data[20], synth, 1
instance = comp, \soc0|sdram|Selector130~0 , soc0|sdram|Selector130~0, synth, 1
instance = comp, \soc0|sdram|Selector130~1 , soc0|sdram|Selector130~1, synth, 1
instance = comp, \soc0|sdram|m_data[20] , soc0|sdram|m_data[20], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_20 , soc0|sdram|oe~_Duplicate_20, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~21 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~21, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[21] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[21], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[21]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[21]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[21] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[21], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[21]~51 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[21]~51, synth, 1
instance = comp, \soc0|sdram|active_data[21] , soc0|sdram|active_data[21], synth, 1
instance = comp, \soc0|sdram|m_data[21]~_Duplicate_1 , soc0|sdram|m_data[21]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector129~0 , soc0|sdram|Selector129~0, synth, 1
instance = comp, \soc0|sdram|Selector129~1 , soc0|sdram|Selector129~1, synth, 1
instance = comp, \soc0|sdram|m_data[21] , soc0|sdram|m_data[21], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_21 , soc0|sdram|oe~_Duplicate_21, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~22 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~22, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[22]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[22]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[22] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[22], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[22] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[22], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[22]~52 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[22]~52, synth, 1
instance = comp, \soc0|sdram|m_data[22]~_Duplicate_1 , soc0|sdram|m_data[22]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[22] , soc0|sdram|active_data[22], synth, 1
instance = comp, \soc0|sdram|Selector128~0 , soc0|sdram|Selector128~0, synth, 1
instance = comp, \soc0|sdram|Selector128~1 , soc0|sdram|Selector128~1, synth, 1
instance = comp, \soc0|sdram|m_data[22] , soc0|sdram|m_data[22], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_22 , soc0|sdram|oe~_Duplicate_22, synth, 1
instance = comp, \soc0|sdram|m_data[23]~_Duplicate_1 , soc0|sdram|m_data[23]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~23 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~23, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[23] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[23], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[23] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[23], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[23]~53 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[23]~53, synth, 1
instance = comp, \soc0|sdram|active_data[23] , soc0|sdram|active_data[23], synth, 1
instance = comp, \soc0|sdram|Selector127~0 , soc0|sdram|Selector127~0, synth, 1
instance = comp, \soc0|sdram|Selector127~1 , soc0|sdram|Selector127~1, synth, 1
instance = comp, \soc0|sdram|m_data[23] , soc0|sdram|m_data[23], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_23 , soc0|sdram|oe~_Duplicate_23, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~24 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~24, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[24]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[24]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[24] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[24], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[24] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[24], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[24]~54 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[24]~54, synth, 1
instance = comp, \soc0|sdram|active_data[24] , soc0|sdram|active_data[24], synth, 1
instance = comp, \soc0|sdram|m_data[24]~_Duplicate_1 , soc0|sdram|m_data[24]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector126~0 , soc0|sdram|Selector126~0, synth, 1
instance = comp, \soc0|sdram|Selector126~1 , soc0|sdram|Selector126~1, synth, 1
instance = comp, \soc0|sdram|m_data[24] , soc0|sdram|m_data[24], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_24 , soc0|sdram|oe~_Duplicate_24, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~25 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~25, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[25]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[25]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[25] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[25], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[25] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[25], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[25]~55 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[25]~55, synth, 1
instance = comp, \soc0|sdram|m_data[25]~_Duplicate_1 , soc0|sdram|m_data[25]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|active_data[25] , soc0|sdram|active_data[25], synth, 1
instance = comp, \soc0|sdram|Selector125~0 , soc0|sdram|Selector125~0, synth, 1
instance = comp, \soc0|sdram|Selector125~1 , soc0|sdram|Selector125~1, synth, 1
instance = comp, \soc0|sdram|m_data[25] , soc0|sdram|m_data[25], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_25 , soc0|sdram|oe~_Duplicate_25, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~26 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~26, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[26]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[26]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[26] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[26], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[26] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[26], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[26]~56 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[26]~56, synth, 1
instance = comp, \soc0|sdram|active_data[26] , soc0|sdram|active_data[26], synth, 1
instance = comp, \soc0|sdram|m_data[26]~_Duplicate_1 , soc0|sdram|m_data[26]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector124~0 , soc0|sdram|Selector124~0, synth, 1
instance = comp, \soc0|sdram|Selector124~1 , soc0|sdram|Selector124~1, synth, 1
instance = comp, \soc0|sdram|m_data[26] , soc0|sdram|m_data[26], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_26 , soc0|sdram|oe~_Duplicate_26, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~27 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~27, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[27] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[27], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[27]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[27]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[27] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[27], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[27]~57 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[27]~57, synth, 1
instance = comp, \soc0|sdram|active_data[27] , soc0|sdram|active_data[27], synth, 1
instance = comp, \soc0|sdram|m_data[27]~_Duplicate_1 , soc0|sdram|m_data[27]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector123~0 , soc0|sdram|Selector123~0, synth, 1
instance = comp, \soc0|sdram|Selector123~1 , soc0|sdram|Selector123~1, synth, 1
instance = comp, \soc0|sdram|m_data[27] , soc0|sdram|m_data[27], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_27 , soc0|sdram|oe~_Duplicate_27, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~28 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~28, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[28]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[28]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[28] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[28], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[28] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[28], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[28]~58 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[28]~58, synth, 1
instance = comp, \soc0|sdram|active_data[28] , soc0|sdram|active_data[28], synth, 1
instance = comp, \soc0|sdram|m_data[28]~_Duplicate_1 , soc0|sdram|m_data[28]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector122~0 , soc0|sdram|Selector122~0, synth, 1
instance = comp, \soc0|sdram|Selector122~1 , soc0|sdram|Selector122~1, synth, 1
instance = comp, \soc0|sdram|m_data[28] , soc0|sdram|m_data[28], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_28 , soc0|sdram|oe~_Duplicate_28, synth, 1
instance = comp, \soc0|sdram|m_data[29]~_Duplicate_1 , soc0|sdram|m_data[29]~_Duplicate_1, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~29 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~29, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[29] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[29], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[29] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[29], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[29]~59 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[29]~59, synth, 1
instance = comp, \soc0|sdram|active_data[29] , soc0|sdram|active_data[29], synth, 1
instance = comp, \soc0|sdram|Selector121~0 , soc0|sdram|Selector121~0, synth, 1
instance = comp, \soc0|sdram|Selector121~1 , soc0|sdram|Selector121~1, synth, 1
instance = comp, \soc0|sdram|m_data[29] , soc0|sdram|m_data[29], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_29 , soc0|sdram|oe~_Duplicate_29, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~30 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~30, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[30]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[30]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[30] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[30], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[30] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[30], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[30]~60 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[30]~60, synth, 1
instance = comp, \soc0|sdram|active_data[30] , soc0|sdram|active_data[30], synth, 1
instance = comp, \soc0|sdram|m_data[30]~_Duplicate_1 , soc0|sdram|m_data[30]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector120~0 , soc0|sdram|Selector120~0, synth, 1
instance = comp, \soc0|sdram|Selector120~1 , soc0|sdram|Selector120~1, synth, 1
instance = comp, \soc0|sdram|m_data[30] , soc0|sdram|m_data[30], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_30 , soc0|sdram|oe~_Duplicate_30, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_payload~31 , soc0|mm_interconnect_0|cmd_mux_008|src_payload~31, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[31] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[31], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[31] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[31], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[31]~61 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[31]~61, synth, 1
instance = comp, \soc0|sdram|active_data[31] , soc0|sdram|active_data[31], synth, 1
instance = comp, \soc0|sdram|m_data[31]~_Duplicate_1 , soc0|sdram|m_data[31]~_Duplicate_1, synth, 1
instance = comp, \soc0|sdram|Selector119~0 , soc0|sdram|Selector119~0, synth, 1
instance = comp, \soc0|sdram|Selector119~1 , soc0|sdram|Selector119~1, synth, 1
instance = comp, \soc0|sdram|m_data[31] , soc0|sdram|m_data[31], synth, 1
instance = comp, \soc0|sdram|oe~_Duplicate_31 , soc0|sdram|oe~_Duplicate_31, synth, 1
instance = comp, \ai0|i2c_counter[2] , ai0|i2c_counter[2], synth, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, synth, 1
instance = comp, \ai0|dack0 , ai0|dack0, synth, 1
instance = comp, \ai0|dack1 , ai0|dack1, synth, 1
instance = comp, \ai0|Add0~10 , ai0|Add0~10, synth, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, synth, 1
instance = comp, \ai0|bck0 , ai0|bck0, synth, 1
instance = comp, \ai0|bck1 , ai0|bck1, synth, 1
instance = comp, \ai0|Bcount[4]~0 , ai0|Bcount[4]~0, synth, 1
instance = comp, \ai0|Bcount[0] , ai0|Bcount[0], synth, 1
instance = comp, \ai0|Add0~7 , ai0|Add0~7, synth, 1
instance = comp, \ai0|Add0~8 , ai0|Add0~8, synth, 1
instance = comp, \ai0|Add0~15 , ai0|Add0~15, synth, 1
instance = comp, \ai0|Bcount[1] , ai0|Bcount[1], synth, 1
instance = comp, \ai0|Add0~11 , ai0|Add0~11, synth, 1
instance = comp, \ai0|Add0~17 , ai0|Add0~17, synth, 1
instance = comp, \ai0|Bcount[2] , ai0|Bcount[2], synth, 1
instance = comp, \ai0|Add0~13 , ai0|Add0~13, synth, 1
instance = comp, \ai0|Add0~16 , ai0|Add0~16, synth, 1
instance = comp, \ai0|Bcount[3] , ai0|Bcount[3], synth, 1
instance = comp, \soc0|sample_clk|sd1|wire_pll7_clk[0]~clkctrl , soc0|sample_clk|sd1|wire_pll7_clk[0]~clkctrl, synth, 1
instance = comp, \notelookup|memory_rtl_0|auto_generated|ram_block1a0 , notelookup|memory_rtl_0|auto_generated|ram_block1a0, synth, 1
instance = comp, \osc0|F|Q~0 , osc0|F|Q~0, synth, 1
instance = comp, \osc0|F|Q[12] , osc0|F|Q[12], synth, 1
instance = comp, \osc0|F|Q~1 , osc0|F|Q~1, synth, 1
instance = comp, \osc0|F|Q[11] , osc0|F|Q[11], synth, 1
instance = comp, \osc0|F|Q~2 , osc0|F|Q~2, synth, 1
instance = comp, \osc0|F|Q[10] , osc0|F|Q[10], synth, 1
instance = comp, \osc0|F|Q~3 , osc0|F|Q~3, synth, 1
instance = comp, \osc0|F|Q[9] , osc0|F|Q[9], synth, 1
instance = comp, \osc0|F|Q~4 , osc0|F|Q~4, synth, 1
instance = comp, \osc0|F|Q[8] , osc0|F|Q[8], synth, 1
instance = comp, \osc0|F|Q~5 , osc0|F|Q~5, synth, 1
instance = comp, \osc0|F|Q[7] , osc0|F|Q[7], synth, 1
instance = comp, \osc0|F|Q~6 , osc0|F|Q~6, synth, 1
instance = comp, \osc0|F|Q[6] , osc0|F|Q[6], synth, 1
instance = comp, \osc0|F|Q~7 , osc0|F|Q~7, synth, 1
instance = comp, \osc0|F|Q[5] , osc0|F|Q[5], synth, 1
instance = comp, \osc0|F|Q~8 , osc0|F|Q~8, synth, 1
instance = comp, \osc0|F|Q[4] , osc0|F|Q[4], synth, 1
instance = comp, \osc0|F|Q~9 , osc0|F|Q~9, synth, 1
instance = comp, \osc0|F|Q[3] , osc0|F|Q[3], synth, 1
instance = comp, \osc0|F|Q~10 , osc0|F|Q~10, synth, 1
instance = comp, \osc0|F|Q[2] , osc0|F|Q[2], synth, 1
instance = comp, \osc0|F|Q~11 , osc0|F|Q~11, synth, 1
instance = comp, \osc0|F|Q[1] , osc0|F|Q[1], synth, 1
instance = comp, \osc0|F|Q~12 , osc0|F|Q~12, synth, 1
instance = comp, \osc0|F|Q[0] , osc0|F|Q[0], synth, 1
instance = comp, \osc0|Phase|Q[0]~24 , osc0|Phase|Q[0]~24, synth, 1
instance = comp, \osc0|Phase|Q[0] , osc0|Phase|Q[0], synth, 1
instance = comp, \osc0|Phase|Q[1]~26 , osc0|Phase|Q[1]~26, synth, 1
instance = comp, \osc0|Phase|Q[1] , osc0|Phase|Q[1], synth, 1
instance = comp, \osc0|Phase|Q[2]~28 , osc0|Phase|Q[2]~28, synth, 1
instance = comp, \osc0|Phase|Q[2] , osc0|Phase|Q[2], synth, 1
instance = comp, \osc0|Phase|Q[3]~30 , osc0|Phase|Q[3]~30, synth, 1
instance = comp, \osc0|Phase|Q[3] , osc0|Phase|Q[3], synth, 1
instance = comp, \osc0|Phase|Q[4]~32 , osc0|Phase|Q[4]~32, synth, 1
instance = comp, \osc0|Phase|Q[4] , osc0|Phase|Q[4], synth, 1
instance = comp, \osc0|Phase|Q[5]~34 , osc0|Phase|Q[5]~34, synth, 1
instance = comp, \osc0|Phase|Q[5] , osc0|Phase|Q[5], synth, 1
instance = comp, \osc0|Phase|Q[6]~36 , osc0|Phase|Q[6]~36, synth, 1
instance = comp, \osc0|Phase|Q[6] , osc0|Phase|Q[6], synth, 1
instance = comp, \osc0|Phase|Q[7]~38 , osc0|Phase|Q[7]~38, synth, 1
instance = comp, \osc0|Phase|Q[7] , osc0|Phase|Q[7], synth, 1
instance = comp, \osc0|Phase|Q[8]~40 , osc0|Phase|Q[8]~40, synth, 1
instance = comp, \osc0|Phase|Q[8] , osc0|Phase|Q[8], synth, 1
instance = comp, \osc0|Phase|Q[9]~42 , osc0|Phase|Q[9]~42, synth, 1
instance = comp, \osc0|Phase|Q[9] , osc0|Phase|Q[9], synth, 1
instance = comp, \osc0|Phase|Q[10]~44 , osc0|Phase|Q[10]~44, synth, 1
instance = comp, \osc0|Phase|Q[10] , osc0|Phase|Q[10], synth, 1
instance = comp, \osc0|Phase|Q[11]~46 , osc0|Phase|Q[11]~46, synth, 1
instance = comp, \osc0|Phase|Q[11] , osc0|Phase|Q[11], synth, 1
instance = comp, \osc0|Phase|Q[12]~48 , osc0|Phase|Q[12]~48, synth, 1
instance = comp, \osc0|Phase|Q[12] , osc0|Phase|Q[12], synth, 1
instance = comp, \osc0|F|Q~13 , osc0|F|Q~13, synth, 1
instance = comp, \osc0|F|Q[13] , osc0|F|Q[13], synth, 1
instance = comp, \osc0|Phase|Q[13]~50 , osc0|Phase|Q[13]~50, synth, 1
instance = comp, \osc0|Phase|Q[13] , osc0|Phase|Q[13], synth, 1
instance = comp, \osc0|F|Q~14 , osc0|F|Q~14, synth, 1
instance = comp, \osc0|F|Q[14] , osc0|F|Q[14], synth, 1
instance = comp, \osc0|Phase|Q[14]~52 , osc0|Phase|Q[14]~52, synth, 1
instance = comp, \osc0|Phase|Q[14] , osc0|Phase|Q[14], synth, 1
instance = comp, \osc0|F|Q~15 , osc0|F|Q~15, synth, 1
instance = comp, \osc0|F|Q[15] , osc0|F|Q[15], synth, 1
instance = comp, \osc0|Phase|Q[15]~54 , osc0|Phase|Q[15]~54, synth, 1
instance = comp, \osc0|Phase|Q[15] , osc0|Phase|Q[15], synth, 1
instance = comp, \osc0|F|Q~16 , osc0|F|Q~16, synth, 1
instance = comp, \osc0|F|Q[16] , osc0|F|Q[16], synth, 1
instance = comp, \osc0|Phase|Q[16]~56 , osc0|Phase|Q[16]~56, synth, 1
instance = comp, \osc0|Phase|Q[16] , osc0|Phase|Q[16], synth, 1
instance = comp, \osc0|F|Q~17 , osc0|F|Q~17, synth, 1
instance = comp, \osc0|F|Q[17] , osc0|F|Q[17], synth, 1
instance = comp, \osc0|Phase|Q[17]~58 , osc0|Phase|Q[17]~58, synth, 1
instance = comp, \osc0|Phase|Q[17] , osc0|Phase|Q[17], synth, 1
instance = comp, \osc0|F|Q~18 , osc0|F|Q~18, synth, 1
instance = comp, \osc0|F|Q[18] , osc0|F|Q[18], synth, 1
instance = comp, \osc0|Phase|Q[18]~60 , osc0|Phase|Q[18]~60, synth, 1
instance = comp, \osc0|Phase|Q[18] , osc0|Phase|Q[18], synth, 1
instance = comp, \osc0|F|Q~19 , osc0|F|Q~19, synth, 1
instance = comp, \osc0|F|Q[19] , osc0|F|Q[19], synth, 1
instance = comp, \osc0|Phase|Q[19]~62 , osc0|Phase|Q[19]~62, synth, 1
instance = comp, \osc0|Phase|Q[19] , osc0|Phase|Q[19], synth, 1
instance = comp, \osc0|F|Q~20 , osc0|F|Q~20, synth, 1
instance = comp, \osc0|F|Q[20] , osc0|F|Q[20], synth, 1
instance = comp, \osc0|Phase|Q[20]~64 , osc0|Phase|Q[20]~64, synth, 1
instance = comp, \osc0|Phase|Q[20] , osc0|Phase|Q[20], synth, 1
instance = comp, \osc0|F|Q~21 , osc0|F|Q~21, synth, 1
instance = comp, \osc0|F|Q[21] , osc0|F|Q[21], synth, 1
instance = comp, \osc0|Phase|Q[21]~66 , osc0|Phase|Q[21]~66, synth, 1
instance = comp, \osc0|Phase|Q[21] , osc0|Phase|Q[21], synth, 1
instance = comp, \osc0|F|Q~22 , osc0|F|Q~22, synth, 1
instance = comp, \osc0|F|Q[22] , osc0|F|Q[22], synth, 1
instance = comp, \osc0|Phase|Q[22]~68 , osc0|Phase|Q[22]~68, synth, 1
instance = comp, \osc0|Phase|Q[22] , osc0|Phase|Q[22], synth, 1
instance = comp, \osc0|F|Q~23 , osc0|F|Q~23, synth, 1
instance = comp, \osc0|F|Q[23] , osc0|F|Q[23], synth, 1
instance = comp, \osc0|Phase|Q[23]~70 , osc0|Phase|Q[23]~70, synth, 1
instance = comp, \osc0|Phase|Q[23] , osc0|Phase|Q[23], synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a0 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a0, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a2 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a2, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a4 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a4, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a6 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a6, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a8 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a8, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a10 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a10, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a12 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a12, synth, 1
instance = comp, \osc0|sine|memory_rtl_0|auto_generated|ram_block1a14 , osc0|sine|memory_rtl_0|auto_generated|ram_block1a14, synth, 1
instance = comp, \SW[10]~input , SW[10]~input, synth, 1
instance = comp, \osc0|Amp|Q~0 , osc0|Amp|Q~0, synth, 1
instance = comp, \SW[11]~input , SW[11]~input, synth, 1
instance = comp, \osc0|Amp|Q~1 , osc0|Amp|Q~1, synth, 1
instance = comp, \SW[12]~input , SW[12]~input, synth, 1
instance = comp, \osc0|Amp|Q~2 , osc0|Amp|Q~2, synth, 1
instance = comp, \SW[13]~input , SW[13]~input, synth, 1
instance = comp, \osc0|Amp|Q~3 , osc0|Amp|Q~3, synth, 1
instance = comp, \SW[14]~input , SW[14]~input, synth, 1
instance = comp, \osc0|Amp|Q~4 , osc0|Amp|Q~4, synth, 1
instance = comp, \SW[15]~input , SW[15]~input, synth, 1
instance = comp, \osc0|Amp|Q~5 , osc0|Amp|Q~5, synth, 1
instance = comp, \SW[16]~input , SW[16]~input, synth, 1
instance = comp, \osc0|Amp|Q~6 , osc0|Amp|Q~6, synth, 1
instance = comp, \SW[17]~input , SW[17]~input, synth, 1
instance = comp, \osc0|Amp|Q~7 , osc0|Amp|Q~7, synth, 1
instance = comp, \osc0|Mult0|auto_generated|mac_mult1 , osc0|Mult0|auto_generated|mac_mult1, synth, 1
instance = comp, \osc0|Mult0|auto_generated|mac_out2 , osc0|Mult0|auto_generated|mac_out2, synth, 1
instance = comp, \ai0|DACData_reg~0 , ai0|DACData_reg~0, synth, 1
instance = comp, \ai0|LRDATA[30] , ai0|LRDATA[30], synth, 1
instance = comp, \ai0|LRDATA[28] , ai0|LRDATA[28], synth, 1
instance = comp, \ai0|Mux13~7 , ai0|Mux13~7, synth, 1
instance = comp, \ai0|LRDATA[29]~feeder , ai0|LRDATA[29]~feeder, synth, 1
instance = comp, \ai0|LRDATA[29] , ai0|LRDATA[29], synth, 1
instance = comp, \ai0|LRDATA[31] , ai0|LRDATA[31], synth, 1
instance = comp, \ai0|Mux13~8 , ai0|Mux13~8, synth, 1
instance = comp, \ai0|LRDATA[24] , ai0|LRDATA[24], synth, 1
instance = comp, \ai0|LRDATA[25]~feeder , ai0|LRDATA[25]~feeder, synth, 1
instance = comp, \ai0|LRDATA[25] , ai0|LRDATA[25], synth, 1
instance = comp, \ai0|Mux13~0 , ai0|Mux13~0, synth, 1
instance = comp, \ai0|LRDATA[27] , ai0|LRDATA[27], synth, 1
instance = comp, \ai0|LRDATA[26] , ai0|LRDATA[26], synth, 1
instance = comp, \ai0|Mux13~1 , ai0|Mux13~1, synth, 1
instance = comp, \ai0|LRDATA[16] , ai0|LRDATA[16], synth, 1
instance = comp, \ai0|LRDATA[17]~feeder , ai0|LRDATA[17]~feeder, synth, 1
instance = comp, \ai0|LRDATA[17] , ai0|LRDATA[17], synth, 1
instance = comp, \ai0|Mux13~4 , ai0|Mux13~4, synth, 1
instance = comp, \ai0|LRDATA[19] , ai0|LRDATA[19], synth, 1
instance = comp, \ai0|LRDATA[18] , ai0|LRDATA[18], synth, 1
instance = comp, \ai0|Mux13~5 , ai0|Mux13~5, synth, 1
instance = comp, \ai0|LRDATA[20] , ai0|LRDATA[20], synth, 1
instance = comp, \ai0|LRDATA[22]~feeder , ai0|LRDATA[22]~feeder, synth, 1
instance = comp, \ai0|LRDATA[22] , ai0|LRDATA[22], synth, 1
instance = comp, \ai0|Mux13~2 , ai0|Mux13~2, synth, 1
instance = comp, \ai0|LRDATA[23] , ai0|LRDATA[23], synth, 1
instance = comp, \ai0|LRDATA[21]~feeder , ai0|LRDATA[21]~feeder, synth, 1
instance = comp, \ai0|LRDATA[21] , ai0|LRDATA[21], synth, 1
instance = comp, \ai0|Mux13~3 , ai0|Mux13~3, synth, 1
instance = comp, \ai0|Mux13~6 , ai0|Mux13~6, synth, 1
instance = comp, \ai0|Mux13~9 , ai0|Mux13~9, synth, 1
instance = comp, \soc0|led|data_out[0] , soc0|led|data_out[0], synth, 1
instance = comp, \soc0|led|data_out[1] , soc0|led|data_out[1], synth, 1
instance = comp, \soc0|led|data_out[2] , soc0|led|data_out[2], synth, 1
instance = comp, \soc0|led|data_out[3] , soc0|led|data_out[3], synth, 1
instance = comp, \soc0|led|data_out[4] , soc0|led|data_out[4], synth, 1
instance = comp, \soc0|led|data_out[5] , soc0|led|data_out[5], synth, 1
instance = comp, \soc0|led|data_out[6] , soc0|led|data_out[6], synth, 1
instance = comp, \soc0|led|data_out[7] , soc0|led|data_out[7], synth, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, synth, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, synth, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, synth, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, synth, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, synth, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, synth, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, synth, 1
instance = comp, \hex_driver5|WideOr6~0 , hex_driver5|WideOr6~0, synth, 1
instance = comp, \hex_driver5|WideOr5~0 , hex_driver5|WideOr5~0, synth, 1
instance = comp, \hex_driver5|WideOr4~0 , hex_driver5|WideOr4~0, synth, 1
instance = comp, \hex_driver5|WideOr3~0 , hex_driver5|WideOr3~0, synth, 1
instance = comp, \hex_driver5|WideOr2~0 , hex_driver5|WideOr2~0, synth, 1
instance = comp, \hex_driver5|WideOr1~0 , hex_driver5|WideOr1~0, synth, 1
instance = comp, \hex_driver5|WideOr0~0 , hex_driver5|WideOr0~0, synth, 1
instance = comp, \hex_driver6|WideOr6~0 , hex_driver6|WideOr6~0, synth, 1
instance = comp, \hex_driver6|WideOr5~0 , hex_driver6|WideOr5~0, synth, 1
instance = comp, \hex_driver6|WideOr4~0 , hex_driver6|WideOr4~0, synth, 1
instance = comp, \hex_driver6|WideOr3~0 , hex_driver6|WideOr3~0, synth, 1
instance = comp, \hex_driver6|WideOr2~0 , hex_driver6|WideOr2~0, synth, 1
instance = comp, \hex_driver6|WideOr1~0 , hex_driver6|WideOr1~0, synth, 1
instance = comp, \hex_driver6|WideOr0~0 , hex_driver6|WideOr0~0, synth, 1
instance = comp, \hex_driver7|WideOr6~0 , hex_driver7|WideOr6~0, synth, 1
instance = comp, \hex_driver7|WideOr5~0 , hex_driver7|WideOr5~0, synth, 1
instance = comp, \hex_driver7|WideOr4~0 , hex_driver7|WideOr4~0, synth, 1
instance = comp, \hex_driver7|WideOr3~0 , hex_driver7|WideOr3~0, synth, 1
instance = comp, \hex_driver7|WideOr2~0 , hex_driver7|WideOr2~0, synth, 1
instance = comp, \hex_driver7|WideOr1~0 , hex_driver7|WideOr1~0, synth, 1
instance = comp, \hex_driver7|WideOr0~0 , hex_driver7|WideOr0~0, synth, 1
instance = comp, \soc0|sdram|m_addr[0]~0 , soc0|sdram|m_addr[0]~0, synth, 1
instance = comp, \soc0|sdram|i_addr[12] , soc0|sdram|i_addr[12], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[38] , soc0|mm_interconnect_0|cmd_mux_008|src_data[38], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[36]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[36]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[36] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[36], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[36] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[36], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[36]~16 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[36]~16, synth, 1
instance = comp, \soc0|sdram|active_addr[0] , soc0|sdram|active_addr[0], synth, 1
instance = comp, \soc0|sdram|Selector116~0 , soc0|sdram|Selector116~0, synth, 1
instance = comp, \soc0|sdram|Selector116~1 , soc0|sdram|Selector116~1, synth, 1
instance = comp, \soc0|sdram|m_addr[0]~1 , soc0|sdram|m_addr[0]~1, synth, 1
instance = comp, \soc0|sdram|m_addr[0]~2 , soc0|sdram|m_addr[0]~2, synth, 1
instance = comp, \soc0|sdram|m_addr[0] , soc0|sdram|m_addr[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[39] , soc0|mm_interconnect_0|cmd_mux_008|src_data[39], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[37] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[37], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[37]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[37]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[37] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[37], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[37]~17 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[37]~17, synth, 1
instance = comp, \soc0|sdram|active_addr[1] , soc0|sdram|active_addr[1], synth, 1
instance = comp, \soc0|sdram|Selector115~0 , soc0|sdram|Selector115~0, synth, 1
instance = comp, \soc0|sdram|Selector115~1 , soc0|sdram|Selector115~1, synth, 1
instance = comp, \soc0|sdram|m_addr[1] , soc0|sdram|m_addr[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[40] , soc0|mm_interconnect_0|cmd_mux_008|src_data[40], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[38]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[38]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[38] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[38], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[38] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[38], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[38]~18 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[38]~18, synth, 1
instance = comp, \soc0|sdram|active_addr[2] , soc0|sdram|active_addr[2], synth, 1
instance = comp, \soc0|sdram|Selector114~0 , soc0|sdram|Selector114~0, synth, 1
instance = comp, \soc0|sdram|Selector114~1 , soc0|sdram|Selector114~1, synth, 1
instance = comp, \soc0|sdram|m_addr[2] , soc0|sdram|m_addr[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[41] , soc0|mm_interconnect_0|cmd_mux_008|src_data[41], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[39] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[39], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[39]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[39]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[39] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[39], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[39]~19 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[39]~19, synth, 1
instance = comp, \soc0|sdram|active_addr[3] , soc0|sdram|active_addr[3], synth, 1
instance = comp, \soc0|sdram|Selector113~0 , soc0|sdram|Selector113~0, synth, 1
instance = comp, \soc0|sdram|Selector113~1 , soc0|sdram|Selector113~1, synth, 1
instance = comp, \soc0|sdram|m_addr[3] , soc0|sdram|m_addr[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[42] , soc0|mm_interconnect_0|cmd_mux_008|src_data[42], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[40]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[40]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[40] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[40], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[40] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[40], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[40]~20 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[40]~20, synth, 1
instance = comp, \soc0|sdram|active_addr[4] , soc0|sdram|active_addr[4], synth, 1
instance = comp, \soc0|sdram|Selector112~0 , soc0|sdram|Selector112~0, synth, 1
instance = comp, \soc0|sdram|Selector112~1 , soc0|sdram|Selector112~1, synth, 1
instance = comp, \soc0|sdram|m_addr[4] , soc0|sdram|m_addr[4], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[43] , soc0|mm_interconnect_0|cmd_mux_008|src_data[43], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[41] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[41], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[41]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[41]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[41] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[41], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[41]~21 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[41]~21, synth, 1
instance = comp, \soc0|sdram|active_addr[5] , soc0|sdram|active_addr[5], synth, 1
instance = comp, \soc0|sdram|Selector111~0 , soc0|sdram|Selector111~0, synth, 1
instance = comp, \soc0|sdram|Selector111~1 , soc0|sdram|Selector111~1, synth, 1
instance = comp, \soc0|sdram|m_addr[5] , soc0|sdram|m_addr[5], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[44] , soc0|mm_interconnect_0|cmd_mux_008|src_data[44], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[42]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[42]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[42] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[42], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[42] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[42], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[42]~22 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[42]~22, synth, 1
instance = comp, \soc0|sdram|active_addr[6] , soc0|sdram|active_addr[6], synth, 1
instance = comp, \soc0|sdram|Selector110~0 , soc0|sdram|Selector110~0, synth, 1
instance = comp, \soc0|sdram|Selector110~1 , soc0|sdram|Selector110~1, synth, 1
instance = comp, \soc0|sdram|m_addr[6] , soc0|sdram|m_addr[6], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[45] , soc0|mm_interconnect_0|cmd_mux_008|src_data[45], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[43] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[43], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[43] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[43], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[43]~23 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[43]~23, synth, 1
instance = comp, \soc0|sdram|active_addr[7] , soc0|sdram|active_addr[7], synth, 1
instance = comp, \soc0|sdram|Selector109~0 , soc0|sdram|Selector109~0, synth, 1
instance = comp, \soc0|sdram|Selector109~1 , soc0|sdram|Selector109~1, synth, 1
instance = comp, \soc0|sdram|m_addr[7] , soc0|sdram|m_addr[7], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[46] , soc0|mm_interconnect_0|cmd_mux_008|src_data[46], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[44] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[44], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[44]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[44]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[44] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[44], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[44]~24 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[44]~24, synth, 1
instance = comp, \soc0|sdram|active_addr[8] , soc0|sdram|active_addr[8], synth, 1
instance = comp, \soc0|sdram|Selector108~0 , soc0|sdram|Selector108~0, synth, 1
instance = comp, \soc0|sdram|Selector108~1 , soc0|sdram|Selector108~1, synth, 1
instance = comp, \soc0|sdram|m_addr[8] , soc0|sdram|m_addr[8], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], synth, 1
instance = comp, \soc0|mm_interconnect_0|cmd_mux_008|src_data[47] , soc0|mm_interconnect_0|cmd_mux_008|src_data[47], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[45] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[45], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[45]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[45]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[45] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[45], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[45]~25 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[45]~25, synth, 1
instance = comp, \soc0|sdram|Selector107~0 , soc0|sdram|Selector107~0, synth, 1
instance = comp, \soc0|sdram|active_addr[9] , soc0|sdram|active_addr[9], synth, 1
instance = comp, \soc0|sdram|Selector107~1 , soc0|sdram|Selector107~1, synth, 1
instance = comp, \soc0|sdram|m_addr[9] , soc0|sdram|m_addr[9], synth, 1
instance = comp, \soc0|sdram|Selector106~2 , soc0|sdram|Selector106~2, synth, 1
instance = comp, \soc0|sdram|Selector106~3 , soc0|sdram|Selector106~3, synth, 1
instance = comp, \soc0|sdram|m_addr[10] , soc0|sdram|m_addr[10], synth, 1
instance = comp, \soc0|sdram|Selector105~2 , soc0|sdram|Selector105~2, synth, 1
instance = comp, \soc0|sdram|Selector105~3 , soc0|sdram|Selector105~3, synth, 1
instance = comp, \soc0|sdram|m_addr[11] , soc0|sdram|m_addr[11], synth, 1
instance = comp, \soc0|sdram|Selector104~2 , soc0|sdram|Selector104~2, synth, 1
instance = comp, \soc0|sdram|Selector104~3 , soc0|sdram|Selector104~3, synth, 1
instance = comp, \soc0|sdram|m_addr[12] , soc0|sdram|m_addr[12], synth, 1
instance = comp, \soc0|sdram|Selector118~0 , soc0|sdram|Selector118~0, synth, 1
instance = comp, \soc0|sdram|WideOr16~0 , soc0|sdram|WideOr16~0, synth, 1
instance = comp, \soc0|sdram|m_bank[0] , soc0|sdram|m_bank[0], synth, 1
instance = comp, \soc0|sdram|Selector117~0 , soc0|sdram|Selector117~0, synth, 1
instance = comp, \soc0|sdram|m_bank[1] , soc0|sdram|m_bank[1], synth, 1
instance = comp, \soc0|sdram|m_cmd[1] , soc0|sdram|m_cmd[1], synth, 1
instance = comp, \soc0|sdram|Selector19~1 , soc0|sdram|Selector19~1, synth, 1
instance = comp, \soc0|sdram|Selector0~0 , soc0|sdram|Selector0~0, synth, 1
instance = comp, \soc0|sdram|i_cmd[3] , soc0|sdram|i_cmd[3], synth, 1
instance = comp, \soc0|sdram|Selector19~0 , soc0|sdram|Selector19~0, synth, 1
instance = comp, \soc0|sdram|Selector19~2 , soc0|sdram|Selector19~2, synth, 1
instance = comp, \soc0|sdram|Selector19~3 , soc0|sdram|Selector19~3, synth, 1
instance = comp, \soc0|sdram|m_cmd[3] , soc0|sdram|m_cmd[3], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], synth, 1
instance = comp, \soc0|sdram|comb~0 , soc0|sdram|comb~0, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[32] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[32], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[32] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[32], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[32]~26 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[32]~26, synth, 1
instance = comp, \soc0|sdram|active_dqm[0] , soc0|sdram|active_dqm[0], synth, 1
instance = comp, \soc0|sdram|Selector154~0 , soc0|sdram|Selector154~0, synth, 1
instance = comp, \soc0|sdram|m_dqm[0] , soc0|sdram|m_dqm[0], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], synth, 1
instance = comp, \soc0|sdram|comb~1 , soc0|sdram|comb~1, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[33]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[33]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[33] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[33], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[33] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[33], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[33]~27 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[33]~27, synth, 1
instance = comp, \soc0|sdram|active_dqm[1] , soc0|sdram|active_dqm[1], synth, 1
instance = comp, \soc0|sdram|Selector153~0 , soc0|sdram|Selector153~0, synth, 1
instance = comp, \soc0|sdram|m_dqm[1] , soc0|sdram|m_dqm[1], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], synth, 1
instance = comp, \soc0|sdram|comb~2 , soc0|sdram|comb~2, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[34] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[34], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[34]~feeder , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[34]~feeder, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[34] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[34], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[34]~28 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[34]~28, synth, 1
instance = comp, \soc0|sdram|active_dqm[2] , soc0|sdram|active_dqm[2], synth, 1
instance = comp, \soc0|sdram|Selector152~0 , soc0|sdram|Selector152~0, synth, 1
instance = comp, \soc0|sdram|m_dqm[2] , soc0|sdram|m_dqm[2], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , soc0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , soc0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , soc0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, synth, 1
instance = comp, \soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , soc0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], synth, 1
instance = comp, \soc0|sdram|comb~3 , soc0|sdram|comb~3, synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[35] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_0[35], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[35] , soc0|sdram|the_soc_sdram_input_efifo_module|entry_1[35], synth, 1
instance = comp, \soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[35]~29 , soc0|sdram|the_soc_sdram_input_efifo_module|rd_data[35]~29, synth, 1
instance = comp, \soc0|sdram|active_dqm[3] , soc0|sdram|active_dqm[3], synth, 1
instance = comp, \soc0|sdram|Selector151~0 , soc0|sdram|Selector151~0, synth, 1
instance = comp, \soc0|sdram|m_dqm[3] , soc0|sdram|m_dqm[3], synth, 1
instance = comp, \soc0|sdram|m_cmd[2] , soc0|sdram|m_cmd[2], synth, 1
instance = comp, \soc0|sdram|m_cmd[0] , soc0|sdram|m_cmd[0], synth, 1
instance = comp, \soc0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl_e_DRAM_CLK , soc0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl_e_DRAM_CLK, synth, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, synth, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, synth, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, synth, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, synth, 1
instance = comp, \KEY[0]~input , KEY[0]~input, synth, 1
instance = comp, \KEY[1]~input , KEY[1]~input, synth, 1
instance = comp, \KEY[2]~input , KEY[2]~input, synth, 1
instance = comp, \SW[8]~input , SW[8]~input, synth, 1
instance = comp, \SW[9]~input , SW[9]~input, synth, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, synth, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, synth, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, synth, 1
