

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Sun Apr 14 20:14:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        assignment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx550t-ffg1927-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.659 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        5|  20.000 ns|  50.000 ns|    3|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_211  |OP_AL_32I  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [hart.cpp:4]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inst"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pc"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc" [hart.cpp:4]   --->   Operation 12 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst" [hart.cpp:4]   --->   Operation 13 'read' 'inst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_read" [hart.cpp:22]   --->   Operation 14 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 7, i32 11" [hart.cpp:23]   --->   Operation 15 'partselect' 'rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 15, i32 19" [hart.cpp:24]   --->   Operation 16 'partselect' 'rs1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 20, i32 24" [hart.cpp:25]   --->   Operation 17 'partselect' 'rs2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14" [hart.cpp:26]   --->   Operation 18 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31" [hart.cpp:27]   --->   Operation 19 'partselect' 'func7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imm_31_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31" [hart.cpp:29]   --->   Operation 20 'partselect' 'imm_31_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i20 %imm_31_12" [hart.cpp:29]   --->   Operation 21 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.57ns)   --->   "%switch_ln36 = switch i7 %opcode, void %sw.default, i7 99, void %sw.bb, i7 55, void %sw.bb55, i7 23, void %sw.bb59, i7 111, void %sw.bb66, i7 103, void %sw.bb73" [hart.cpp:36]   --->   Operation 22 'switch' 'switch_ln36' <Predicate = true> <Delay = 1.57>
ST_1 : Operation 23 [1/1] (1.18ns)   --->   "%icmp_ln41 = icmp_eq  i3 %func3, i3 0" [hart.cpp:41]   --->   Operation 23 'icmp' 'icmp_ln41' <Predicate = (opcode == 103)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.05ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %sw.epilog, void %if.else" [hart.cpp:41]   --->   Operation 24 'br' 'br_ln41' <Predicate = (opcode == 103)> <Delay = 1.05>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%t = add i32 %pc_read, i32 4" [hart.cpp:43]   --->   Operation 25 'add' 't' <Predicate = (opcode == 103 & icmp_ln41)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %rd" [hart.cpp:46]   --->   Operation 26 'zext' 'zext_ln46' <Predicate = (opcode == 103 & icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rf_addr_6 = getelementptr i32 %rf, i64 0, i64 %zext_ln46" [hart.cpp:46]   --->   Operation 27 'getelementptr' 'rf_addr_6' <Predicate = (opcode == 103 & icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.66ns)   --->   "%store_ln46 = store i32 %t, i5 %rf_addr_6" [hart.cpp:46]   --->   Operation 28 'store' 'store_ln46' <Predicate = (opcode == 103 & icmp_ln41)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (1.05ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 29 'br' 'br_ln0' <Predicate = (opcode == 103 & icmp_ln41)> <Delay = 1.05>
ST_1 : Operation 30 [1/1] (1.63ns)   --->   "%add_ln40 = add i32 %pc_read, i32 4" [hart.cpp:40]   --->   Operation 30 'add' 'add_ln40' <Predicate = (opcode == 111)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %rd" [hart.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = (opcode == 111)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rf_addr_5 = getelementptr i32 %rf, i64 0, i64 %zext_ln40" [hart.cpp:40]   --->   Operation 32 'getelementptr' 'rf_addr_5' <Predicate = (opcode == 111)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.66ns)   --->   "%store_ln40 = store i32 %add_ln40, i5 %rf_addr_5" [hart.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (opcode == 111)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (1.05ns)   --->   "%br_ln40 = br void %sw.epilog" [hart.cpp:40]   --->   Operation 34 'br' 'br_ln40' <Predicate = (opcode == 111)> <Delay = 1.05>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln39 = add i32 %pc_read, i32 12" [hart.cpp:39]   --->   Operation 35 'add' 'add_ln39' <Predicate = (opcode == 23)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.36ns)   --->   "%shl_ln39 = shl i32 %sext_ln29, i32 %add_ln39" [hart.cpp:39]   --->   Operation 36 'shl' 'shl_ln39' <Predicate = (opcode == 23)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %rd" [hart.cpp:39]   --->   Operation 37 'zext' 'zext_ln39' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rf_addr_4 = getelementptr i32 %rf, i64 0, i64 %zext_ln39" [hart.cpp:39]   --->   Operation 38 'getelementptr' 'rf_addr_4' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.66ns)   --->   "%store_ln39 = store i32 %shl_ln39, i5 %rf_addr_4" [hart.cpp:39]   --->   Operation 39 'store' 'store_ln39' <Predicate = (opcode == 23)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (1.05ns)   --->   "%br_ln39 = br void %sw.epilog" [hart.cpp:39]   --->   Operation 40 'br' 'br_ln39' <Predicate = (opcode == 23)> <Delay = 1.05>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %imm_31_12, i12 0" [hart.cpp:38]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %rd" [hart.cpp:38]   --->   Operation 42 'zext' 'zext_ln38' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rf_addr_3 = getelementptr i32 %rf, i64 0, i64 %zext_ln38" [hart.cpp:38]   --->   Operation 43 'getelementptr' 'rf_addr_3' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.66ns)   --->   "%store_ln38 = store i32 %shl_ln, i5 %rf_addr_3" [hart.cpp:38]   --->   Operation 44 'store' 'store_ln38' <Predicate = (opcode == 55)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (1.05ns)   --->   "%br_ln38 = br void %sw.epilog" [hart.cpp:38]   --->   Operation 45 'br' 'br_ln38' <Predicate = (opcode == 55)> <Delay = 1.05>
ST_1 : Operation 46 [1/1] (1.56ns)   --->   "%switch_ln8 = switch i3 %func3, void %sw.epilog, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb8.i, i3 5, void %sw.bb14.i, i3 6, void %sw.bb20.i" [OP_AL_B.cpp:8->hart.cpp:37]   --->   Operation 46 'switch' 'switch_ln8' <Predicate = (opcode == 99)> <Delay = 1.56>
ST_1 : Operation 47 [1/1] (1.05ns)   --->   "%br_ln13 = br void %sw.epilog" [OP_AL_B.cpp:13->hart.cpp:37]   --->   Operation 47 'br' 'br_ln13' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 1.05>
ST_1 : Operation 48 [1/1] (1.05ns)   --->   "%br_ln12 = br void %sw.epilog" [OP_AL_B.cpp:12->hart.cpp:37]   --->   Operation 48 'br' 'br_ln12' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 1.05>
ST_1 : Operation 49 [1/1] (1.05ns)   --->   "%br_ln11 = br void %sw.epilog" [OP_AL_B.cpp:11->hart.cpp:37]   --->   Operation 49 'br' 'br_ln11' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 1.05>
ST_1 : Operation 50 [1/1] (1.05ns)   --->   "%br_ln10 = br void %sw.epilog" [OP_AL_B.cpp:10->hart.cpp:37]   --->   Operation 50 'br' 'br_ln10' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 1.05>
ST_1 : Operation 51 [1/1] (1.05ns)   --->   "%br_ln9 = br void %sw.epilog" [OP_AL_B.cpp:9->hart.cpp:37]   --->   Operation 51 'br' 'br_ln9' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 1.05>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %rs1" [hart.cpp:49]   --->   Operation 52 'zext' 'zext_ln49' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rf_addr = getelementptr i32 %rf, i64 0, i64 %zext_ln49" [hart.cpp:49]   --->   Operation 53 'getelementptr' 'rf_addr' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.66ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:49]   --->   Operation 54 'load' 'rf_load' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %rs2" [hart.cpp:49]   --->   Operation 55 'zext' 'zext_ln49_1' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rf_addr_1 = getelementptr i32 %rf, i64 0, i64 %zext_ln49_1" [hart.cpp:49]   --->   Operation 56 'getelementptr' 'rf_addr_1' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.66ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:49]   --->   Operation 57 'load' 'rf_load_1' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 58 [1/2] (2.66ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:49]   --->   Operation 58 'load' 'rf_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/2] (2.66ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:49]   --->   Operation 59 'load' 'rf_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 60 [2/2] (5.90ns)   --->   "%call_ret = call i33 @OP_AL_32I, i7 %opcode, i7 %func7, i3 %func3, i32 %rf_load, i32 %rf_load_1" [hart.cpp:49]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 5.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 61 [1/2] (2.56ns)   --->   "%call_ret = call i33 @OP_AL_32I, i7 %opcode, i7 %func7, i3 %func3, i32 %rf_load, i32 %rf_load_1" [hart.cpp:49]   --->   Operation 61 'call' 'call_ret' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 2.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%atmp_value = extractvalue i33 %call_ret" [hart.cpp:49]   --->   Operation 62 'extractvalue' 'atmp_value' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%atmp_valid = extractvalue i33 %call_ret" [hart.cpp:49]   --->   Operation 63 'extractvalue' 'atmp_valid' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i5 %rd" [hart.cpp:49]   --->   Operation 64 'zext' 'zext_ln49_2' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%rf_addr_2 = getelementptr i32 %rf, i64 0, i64 %zext_ln49_2" [hart.cpp:49]   --->   Operation 65 'getelementptr' 'rf_addr_2' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.66ns)   --->   "%store_ln49 = store i32 %atmp_value, i5 %rf_addr_2" [hart.cpp:49]   --->   Operation 66 'store' 'store_ln49' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (1.05ns)   --->   "%br_ln49 = br void %sw.epilog" [hart.cpp:49]   --->   Operation 67 'br' 'br_ln49' <Predicate = (opcode != 99 & opcode != 55 & opcode != 23 & opcode != 111 & opcode != 103)> <Delay = 1.05>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%status_1 = phi i1 %atmp_valid, void %sw.default, i1 0, void %sw.bb66, i1 0, void %sw.bb59, i1 0, void %sw.bb55, i1 0, void %if.else, i1 0, void %sw.bb20.i, i1 0, void %sw.bb14.i, i1 0, void %sw.bb8.i, i1 0, void %sw.bb2.i, i1 0, void %sw.bb.i, i1 1, void %sw.bb, i1 1, void %sw.bb73"   --->   Operation 68 'phi' 'status_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.63ns)   --->   "%next_pc = add i32 %pc_read, i32 4" [hart.cpp:53]   --->   Operation 69 'add' 'next_pc' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.66ns)   --->   "%store_ln57 = store i32 0, i32 0" [hart.cpp:57]   --->   Operation 70 'store' 'store_ln57' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %status_1, i32 %next_pc" [hart.cpp:60]   --->   Operation 71 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i33 %tmp_1" [hart.cpp:60]   --->   Operation 72 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln60 = ret i64 %zext_ln60" [hart.cpp:60]   --->   Operation 73 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 000000]
spectopmodule_ln4 (spectopmodule ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
pc_read           (read          ) [ 001111]
inst_read         (read          ) [ 000000]
opcode            (trunc         ) [ 011110]
rd                (partselect    ) [ 001110]
rs1               (partselect    ) [ 000000]
rs2               (partselect    ) [ 000000]
func3             (partselect    ) [ 011110]
func7             (partselect    ) [ 001110]
imm_31_12         (partselect    ) [ 000000]
sext_ln29         (sext          ) [ 000000]
switch_ln36       (switch        ) [ 000000]
icmp_ln41         (icmp          ) [ 010000]
br_ln41           (br            ) [ 011111]
t                 (add           ) [ 000000]
zext_ln46         (zext          ) [ 000000]
rf_addr_6         (getelementptr ) [ 000000]
store_ln46        (store         ) [ 000000]
br_ln0            (br            ) [ 011111]
add_ln40          (add           ) [ 000000]
zext_ln40         (zext          ) [ 000000]
rf_addr_5         (getelementptr ) [ 000000]
store_ln40        (store         ) [ 000000]
br_ln40           (br            ) [ 011111]
add_ln39          (add           ) [ 000000]
shl_ln39          (shl           ) [ 000000]
zext_ln39         (zext          ) [ 000000]
rf_addr_4         (getelementptr ) [ 000000]
store_ln39        (store         ) [ 000000]
br_ln39           (br            ) [ 011111]
shl_ln            (bitconcatenate) [ 000000]
zext_ln38         (zext          ) [ 000000]
rf_addr_3         (getelementptr ) [ 000000]
store_ln38        (store         ) [ 000000]
br_ln38           (br            ) [ 011111]
switch_ln8        (switch        ) [ 011111]
br_ln13           (br            ) [ 011111]
br_ln12           (br            ) [ 011111]
br_ln11           (br            ) [ 011111]
br_ln10           (br            ) [ 011111]
br_ln9            (br            ) [ 011111]
zext_ln49         (zext          ) [ 000000]
rf_addr           (getelementptr ) [ 001000]
zext_ln49_1       (zext          ) [ 000000]
rf_addr_1         (getelementptr ) [ 001000]
rf_load           (load          ) [ 000110]
rf_load_1         (load          ) [ 000110]
call_ret          (call          ) [ 000000]
atmp_value        (extractvalue  ) [ 000000]
atmp_valid        (extractvalue  ) [ 010011]
zext_ln49_2       (zext          ) [ 000000]
rf_addr_2         (getelementptr ) [ 000000]
store_ln49        (store         ) [ 000000]
br_ln49           (br            ) [ 010011]
status_1          (phi           ) [ 000001]
next_pc           (add           ) [ 000000]
store_ln57        (store         ) [ 000000]
tmp_1             (bitconcatenate) [ 000000]
zext_ln60         (zext          ) [ 000000]
ret_ln60          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="pc_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inst_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rf_addr_6_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="5" slack="0"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
<pin id="149" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln46/1 store_ln40/1 store_ln39/1 store_ln38/1 rf_load/1 rf_load_1/1 store_ln49/4 store_ln57/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rf_addr_5_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_5/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="rf_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_4/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="rf_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="rf_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="rf_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rf_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_2/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="status_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="4"/>
<pin id="171" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="status_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="status_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="4"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="1" slack="4"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="1" slack="4"/>
<pin id="182" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="8" bw="1" slack="4"/>
<pin id="184" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="10" bw="1" slack="4"/>
<pin id="186" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="12" bw="1" slack="4"/>
<pin id="188" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="14" bw="1" slack="4"/>
<pin id="190" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="16" bw="1" slack="4"/>
<pin id="192" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="18" bw="1" slack="4"/>
<pin id="194" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="20" bw="1" slack="4"/>
<pin id="196" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="22" bw="1" slack="4"/>
<pin id="198" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="24" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="status_1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_OP_AL_32I_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="33" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="2"/>
<pin id="214" dir="0" index="2" bw="7" slack="2"/>
<pin id="215" dir="0" index="3" bw="3" slack="2"/>
<pin id="216" dir="0" index="4" bw="32" slack="1"/>
<pin id="217" dir="0" index="5" bw="32" slack="1"/>
<pin id="218" dir="1" index="6" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/1 add_ln40/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="opcode_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rd_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="rs1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="rs2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="func3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="0" index="3" bw="5" slack="0"/>
<pin id="266" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="func7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func7/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="imm_31_12_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imm_31_12/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="20" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln41_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln46_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln40_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln39_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln39_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="20" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln39_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="20" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln38_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln49_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln49_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="atmp_value_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="33" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="atmp_value/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="atmp_valid_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="33" slack="0"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="atmp_valid/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln49_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="3"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="next_pc_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="4"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="33" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln60_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="33" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="pc_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="4"/>
<pin id="385" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pc_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="opcode_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="2"/>
<pin id="390" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="393" class="1005" name="rd_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="3"/>
<pin id="395" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="398" class="1005" name="func3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="2"/>
<pin id="400" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="func7_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="2"/>
<pin id="405" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="func7 "/>
</bind>
</comp>

<comp id="411" class="1005" name="rf_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="1"/>
<pin id="413" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="rf_addr_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="rf_load_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rf_load "/>
</bind>
</comp>

<comp id="426" class="1005" name="rf_load_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rf_load_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="atmp_valid_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="atmp_valid "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="200"><net_src comp="169" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="201"><net_src comp="169" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="202"><net_src comp="169" pin="1"/><net_sink comp="174" pin=6"/></net>

<net id="203"><net_src comp="169" pin="1"/><net_sink comp="174" pin=8"/></net>

<net id="204"><net_src comp="169" pin="1"/><net_sink comp="174" pin=10"/></net>

<net id="205"><net_src comp="169" pin="1"/><net_sink comp="174" pin=12"/></net>

<net id="206"><net_src comp="169" pin="1"/><net_sink comp="174" pin=14"/></net>

<net id="207"><net_src comp="169" pin="1"/><net_sink comp="174" pin=16"/></net>

<net id="208"><net_src comp="169" pin="1"/><net_sink comp="174" pin=18"/></net>

<net id="209"><net_src comp="169" pin="1"/><net_sink comp="174" pin=20"/></net>

<net id="210"><net_src comp="169" pin="1"/><net_sink comp="174" pin=22"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="224"><net_src comp="90" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="230"><net_src comp="96" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="96" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="96" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="96" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="96" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="96" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="96" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="281" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="261" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="231" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="309"><net_src comp="231" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="315"><net_src comp="90" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="291" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="327"><net_src comp="231" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="281" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="341"><net_src comp="231" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="346"><net_src comp="241" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="351"><net_src comp="251" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="356"><net_src comp="211" pin="6"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="361"><net_src comp="211" pin="6"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="88" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="174" pin="24"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="90" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="391"><net_src comp="227" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="396"><net_src comp="231" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="401"><net_src comp="261" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="211" pin=3"/></net>

<net id="406"><net_src comp="271" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="414"><net_src comp="139" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="419"><net_src comp="151" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="424"><net_src comp="109" pin="7"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="429"><net_src comp="109" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="211" pin=5"/></net>

<net id="434"><net_src comp="358" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rf | {1 4 5 }
 - Input state : 
	Port: hart : inst | {1 }
	Port: hart : pc | {1 }
	Port: hart : rf | {1 2 }
  - Chain level:
	State 1
		sext_ln29 : 1
		switch_ln36 : 1
		icmp_ln41 : 1
		br_ln41 : 2
		zext_ln46 : 1
		rf_addr_6 : 2
		store_ln46 : 3
		zext_ln40 : 1
		rf_addr_5 : 2
		store_ln40 : 3
		shl_ln39 : 2
		zext_ln39 : 1
		rf_addr_4 : 2
		store_ln39 : 3
		shl_ln : 1
		zext_ln38 : 1
		rf_addr_3 : 2
		store_ln38 : 3
		switch_ln8 : 1
		zext_ln49 : 1
		rf_addr : 2
		rf_load : 3
		zext_ln49_1 : 1
		rf_addr_1 : 2
		rf_load_1 : 3
	State 2
	State 3
	State 4
		atmp_value : 1
		atmp_valid : 1
		rf_addr_2 : 1
		store_ln49 : 2
	State 5
		tmp_1 : 1
		zext_ln60 : 2
		ret_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   call   | grp_OP_AL_32I_fu_211 |  1.038  |   659   |   1203  |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_220      |    0    |    0    |    39   |
|    add   |    add_ln39_fu_311   |    0    |    0    |    39   |
|          |    next_pc_fu_366    |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln39_fu_317   |    0    |    0    |    84   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln41_fu_295   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   read   |  pc_read_read_fu_90  |    0    |    0    |    0    |
|          | inst_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     opcode_fu_227    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       rd_fu_231      |    0    |    0    |    0    |
|          |      rs1_fu_241      |    0    |    0    |    0    |
|partselect|      rs2_fu_251      |    0    |    0    |    0    |
|          |     func3_fu_261     |    0    |    0    |    0    |
|          |     func7_fu_271     |    0    |    0    |    0    |
|          |   imm_31_12_fu_281   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln29_fu_291   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln46_fu_301   |    0    |    0    |    0    |
|          |   zext_ln40_fu_306   |    0    |    0    |    0    |
|          |   zext_ln39_fu_324   |    0    |    0    |    0    |
|   zext   |   zext_ln38_fu_338   |    0    |    0    |    0    |
|          |   zext_ln49_fu_343   |    0    |    0    |    0    |
|          |  zext_ln49_1_fu_348  |    0    |    0    |    0    |
|          |  zext_ln49_2_fu_362  |    0    |    0    |    0    |
|          |   zext_ln60_fu_379   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_329    |    0    |    0    |    0    |
|          |     tmp_1_fu_371     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|extractvalue|   atmp_value_fu_353  |    0    |    0    |    0    |
|          |   atmp_valid_fu_358  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |  1.038  |   659   |   1415  |
|----------|----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| rf |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|atmp_valid_reg_431|    1   |
|   func3_reg_398  |    3   |
|   func7_reg_403  |    7   |
|  opcode_reg_388  |    7   |
|  pc_read_reg_383 |   32   |
|    rd_reg_393    |    5   |
| rf_addr_1_reg_416|    5   |
|  rf_addr_reg_411 |    5   |
| rf_load_1_reg_426|   32   |
|  rf_load_reg_421 |   32   |
| status_1_reg_169 |    1   |
+------------------+--------+
|       Total      |   130  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   6  |   5  |   30   ||    25   |
| grp_access_fu_109 |  p1  |   3  |  32  |   96   ||    13   |
| grp_access_fu_109 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_109 |  p4  |   2  |   5  |   10   ||    9    |
|  status_1_reg_169 |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||  5.314  ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   659  |  1415  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   64   |    -   |
|  Register |    -   |    -   |   130  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   789  |  1479  |    0   |
+-----------+--------+--------+--------+--------+--------+
