Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mbx2_system_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mbx2_system_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mbx2_system_top"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : mbx2_system_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/hdl/mb_system.v" into library work
Parsing module <mb_system>.
Parsing module <proc_sys_reset_0_wrapper>.
Parsing module <microblaze_0_intc_wrapper>.
Parsing module <microblaze_0_ilmb_wrapper>.
Parsing module <microblaze_0_i_bram_ctrl_wrapper>.
Parsing module <microblaze_0_dlmb_wrapper>.
Parsing module <microblaze_0_d_bram_ctrl_wrapper>.
Parsing module <microblaze_0_bram_block_wrapper>.
Parsing module <microblaze_0_wrapper>.
Parsing module <debug_module_wrapper>.
Parsing module <clock_generator_0_wrapper>.
Parsing module <axi_timer_0_wrapper>.
Parsing module <axi4lite_0_wrapper>.
Parsing module <axi4_0_wrapper>.
Parsing module <rs232_usb_wrapper>.
Parsing module <rs232_wrapper>.
Parsing module <push_buttons_3bits_wrapper>.
Parsing module <mcb_ddr3_wrapper>.
Parsing module <linear_flash_wrapper>.
Parsing module <leds_8bits_wrapper>.
Parsing module <ethernet_lite_wrapper>.
Parsing module <dip_switches_8bits_wrapper>.
Parsing module <axi_bram_ctrl_0_wrapper>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_data_8bit_ddr.v" into library work
Parsing module <deser_data_8bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\SUB_ADD.v" into library work
Parsing module <SUB_ADD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\Sub.v" into library work
Parsing module <Sub>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\MUL.v" into library work
Parsing module <MUL>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_sum.v" into library work
Parsing module <float_sum>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_square.v" into library work
Parsing module <float_square>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_sqrt.v" into library work
Parsing module <float_sqrt>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_fix.v" into library work
Parsing module <float_fix>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\float_div.v" into library work
Parsing module <float_div>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fix_float.v" into library work
Parsing module <fix_float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fixN2float.v" into library work
Parsing module <fixN2float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fix2float.v" into library work
Parsing module <fix2float>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fifobuf.v" into library work
Parsing module <fifobuf>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\DIVD.v" into library work
Parsing module <DIVD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\DIV.v" into library work
Parsing module <DIV>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ADD.v" into library work
Parsing module <ADD>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" into library work
Parsing module <i2c_master>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_fclk_8bit_ddr.v" into library work
Parsing module <deser_fclk_8bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_data_16bit_ddr.v" into library work
Parsing module <deser_data_16bit_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" into library work
Parsing module <x4_Channel_buffer>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" into library work
Parsing module <trigger>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\sync_and_deser_x4CH.v" into library work
Parsing module <deser_data_x4CH_ddr>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\pulse_strecher.v" into library work
Parsing module <pulse_strecher>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" into library work
Parsing module <Power_rms>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\position.v" into library work
Parsing module <position>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ila_trig8.v" into library work
Parsing module <ila_trig8>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\icon.v" into library work
Parsing module <icon>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\FIFO_data.v" into library work
Parsing module <FIFO_data>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ccd_fifo.v" into library work
Parsing module <ccd_fifo>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_ddr_clk.v" into library work
Parsing module <deser_ddr_clk>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\BLR_GAIN.v" into library work
Parsing module <BLR_GAIN>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" into library work
Parsing module <base_line>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADS1015.v" into library work
Parsing module <ADS1015>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\LED.v" into library work
Parsing module <LED>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch.v" into library work
Parsing module <clk_switch>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch\example_design\clk_switch_exdes.v" into library work
Parsing module <clk_switch_exdes>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" into library work
Parsing module <Buf_SigProcs>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADC_des.v" into library work
Parsing module <ADC_des>.
Analyzing Verilog file "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" into library work
Parsing module <mbx2_system_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mbx2_system_top>.

Elaborating module <clk_switch>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=100.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\clk_switch.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 149: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <ADC_des(TAP_DELAY=75,DATA_DELAY=0,CLOCK_DELAY=0,FRAME_DELAY=0,PMAX=14'b01101101011000,NMAX=14'b10010010101000)>.

Elaborating module <deser_ddr_clk(DESERF=8,HALFDESERF=4,CLKDLY=0)>.

Elaborating module <IBUFDS_DIFF_OUT(DIFF_TERM="FALSE",IOSTANDARD="DEFAULT")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <BUFIO2_2CLK(DIVIDE=8)>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="FALSE",DIVIDE=4,I_INVERT="FALSE",USE_DOUBLER="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\deser_ddr_clk.v" Line 134: Assignment to x2GCLK ignored, since the identifier is never used

Elaborating module <deser_data_x4CH_ddr(DESERF=8,TAP_DELAY=75,DATA_DELAY=0,FRAME_DELAY=0)>.

Elaborating module <deser_fclk_8bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="DDR",DELAY_SRC="IDATAIN",IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_VALUE=0,SERDES_MODE="NONE",SIM_TAPDELAY_VALUE=75)>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="DDR",DATA_WIDTH=8,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="DDR",DATA_WIDTH=8,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\sync_and_deser_x4CH.v" Line 64: Assignment to fclk_data ignored, since the identifier is never used

Elaborating module <deser_data_16bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <deser_data_8bit_ddr(DESERF=8,SIM_TAP_DELAY=75,IDELAY_VALUE=0)>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADC_des.v" Line 83: Assignment to SYNCOK ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 247: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 257: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 267: Port Total_N is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 378: Port full is not connected to this instance

Elaborating module <Buf_SigProcs>.

Elaborating module <icon>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\icon.v" Line 21: Empty module <icon> remains a black box.

Elaborating module <x4_Channel_buffer>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="SYNC")>.

Elaborating module <fifobuf>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\fifobuf.v" Line 39: Empty module <fifobuf> remains a black box.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 141: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 147: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 148: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 161: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\x4_Channel_buffer.v" Line 162: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <trigger>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\trigger.v" Line 77: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <base_line>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 110: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 130: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 147: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <ADD>.

Elaborating module <DIV>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 188: Assignment to rdfA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 192: Assignment to fractionalA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 196: Assignment to rfdB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 200: Assignment to fractionalB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 204: Assignment to rfdC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 208: Assignment to fractionalC ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 212: Assignment to rfdD ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\base_line.v" Line 216: Assignment to fractionalD ignored, since the identifier is never used

Elaborating module <BLR_GAIN>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\BLR_GAIN.v" Line 126: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Sub>.

Elaborating module <FIFO_data>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\FIFO_data.v" Line 39: Empty module <FIFO_data> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 204: Assignment to fast_fifo_empty ignored, since the identifier is never used

Elaborating module <Power_rms>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 164: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <fix2float>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 196: Assignment to fix2float_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 198: Assignment to fix2float_rdy ignored, since the identifier is never used

Elaborating module <fixN2float>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 204: Assignment to N2float_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 206: Assignment to N2float_rdy ignored, since the identifier is never used

Elaborating module <float_square>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 214: Assignment to square_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 216: Assignment to square_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 217: Assignment to square_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 218: Assignment to square_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 219: Assignment to square_rdy ignored, since the identifier is never used

Elaborating module <float_sum>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 225: Assignment to sum_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 227: Assignment to sum_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 228: Assignment to sum_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 229: Assignment to sum_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 230: Assignment to sum_rdy ignored, since the identifier is never used

Elaborating module <float_div>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 237: Assignment to div_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 239: Assignment to div_underflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 240: Assignment to div_overflw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 241: Assignment to div_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 242: Assignment to divide_by_zero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 243: Assignment to div_rdy ignored, since the identifier is never used

Elaborating module <float_sqrt>.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 249: Assignment to sqrt_rfd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 251: Assignment to sqrt_invalid_op ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\power_rms.v" Line 252: Assignment to sqrt_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 243: Assignment to Total_N ignored, since the identifier is never used

Elaborating module <position>.

Elaborating module <SUB_ADD>.

Elaborating module <fix_float>.

Elaborating module <DIVD>.

Elaborating module <MUL>.

Elaborating module <float_fix>.
WARNING:HDLCompiler:189 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 303: Size mismatch in connection of port <Diameter>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <ADS1015>.

Elaborating module <i2c_master>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 74: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 231: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 243: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 257: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 270: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 285: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 297: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\I2C_Master.v" Line 577: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ADS1015.v" Line 162: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <pulse_strecher>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\pulse_strecher.v" Line 37: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <ccd_fifo>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ccd_fifo.v" Line 39: Empty module <ccd_fifo> remains a black box.

Elaborating module <ila_trig8>.
WARNING:HDLCompiler:1499 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\ipcore_dir\ila_trig8.v" Line 21: Empty module <ila_trig8> remains a black box.
WARNING:HDLCompiler:634 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 473: Net <ila_data[59]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\Buf_SigProcs.v" Line 303: Net <BPM_Dia> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 223: Size mismatch in connection of port <AB_fifo_word>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 224: Size mismatch in connection of port <CD_fifo_word>. Formal port size is 11-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 249: Assignment to SigProcs_busy ignored, since the identifier is never used

Elaborating module <mb_system>.
WARNING:HDLCompiler:1499 - "C:/Myprojects/CERN_AWAKE_BPM/FPGA_SPARTAN/AWAKE_BPM_Rev1_0/mb_system/hdl/mb_system.v" Line 5: Empty module <mb_system> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\mbx2_system_top.v" Line 509: Assignment to MB2FPGA_bus_Rst ignored, since the identifier is never used

Elaborating module <LED>.
WARNING:HDLCompiler:413 - "C:\Myprojects\CERN_AWAKE_BPM\FPGA_SPARTAN\AWAKE_BPM_Rev1_0\LED.v" Line 39: Result of 26-bit expression is truncated to fit in 25-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mbx2_system_top>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        FIFO_DEPTH = 10
        SFIFO_WIDTH = 32
        SF_WIDTH = 32
        TAP_DELAY = 75
        DATA_DELAY = 0
        CLOCK_DELAY = 0
        FRAME_DELAY = 0
        PMAX = 14'b01101101011000
        NMAX = 14'b10010010101000
        BASE_ADDR = 1097924608
        SR_ADDR = 0
        CR_ADDR = 4
        TRIG_TH_ADDR = 96
        TRIG_DT_ADDR = 100
        EVT_LEN_ADDR = 104
        EVT_TAIL_LEN_ADDR = 108
        BL_LEN_ADDR = 112
        AB_FIFO_WD_ADDR = 116
        CD_FIFO_WD_ADDR = 120
        S_FIFO_ADDR = 128
        S_FIFO_WD_ADDR = 132
        ABF_FIFO_ADDR = 160
        CDF_FIFO_ADDR = 168
        ADC_OFST_A_ADDR = 256
        ADC_GAIN_A_ADDR = 260
        ADC_OFST_B_ADDR = 264
        ADC_GAIN_B_ADDR = 268
        ADC_OFST_C_ADDR = 272
        ADC_GAIN_C_ADDR = 276
        ADC_OFST_D_ADDR = 280
        ADC_GAIN_D_ADDR = 284
        NORF_DOSX_ADDR = 288
        OFST_DOSX_ADDR = 292
        NORF_DOSY_ADDR = 296
        OFST_DOSY_ADDR = 300
        NORF_SUM_ADDR = 304
        OFST_SUM_ADDR = 308
        AFE_CTRL_ADDR = 352
        ERR_REG_ADDR = 360
    Set property "BOX_TYPE = user_black_box" for instance <mb_system_i>.
WARNING:Xst:647 - Input <SMA_IN<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 145: Output port <LOCKED> of the instance <clkcross> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 215: Output port <busy> of the instance <Buf_SigProcs_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/mbx2_system_top.v" line 462: Output port <axi_bram_ctrl_0_BRAM_Rst_A_pin> of the instance <mb_system_i> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <control_reg>.
    Found 32-bit register for signal <dout>.
    Found 16-bit register for signal <Trig_TH_Reg>.
    Found 16-bit register for signal <Trig_DT_Reg>.
    Found 16-bit register for signal <Evt_Len_Reg>.
    Found 16-bit register for signal <Evt_Tail_Len_Reg>.
    Found 16-bit register for signal <BL_Len_Reg>.
    Found 16-bit register for signal <AFE_Control_Reg>.
    Found 1-bit register for signal <soft_rst>.
    Summary:
	inferred 145 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <mbx2_system_top> synthesized.

Synthesizing Unit <clk_switch>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/ipcore_dir/clk_switch.v".
    Summary:
	no macro.
Unit <clk_switch> synthesized.

Synthesizing Unit <ADC_des>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/adc_des.v".
        TAP_DELAY = 75
        DATA_DELAY = 0
        CLOCK_DELAY = 0
        FRAME_DELAY = 0
        PMAX = 7000
        NMAX = 9384
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/adc_des.v" line 68: Output port <DEBUG> of the instance <sync_and_deser_x4CH> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADC_des> synthesized.

Synthesizing Unit <deser_ddr_clk>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_ddr_clk.v".
        DESERF = 8
        HALFDESERF = 4
        CLKDLY = 0
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <deser_ddr_clk> synthesized.

Synthesizing Unit <deser_data_x4CH_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/sync_and_deser_x4ch.v".
        DESERF = 8
        TAP_DELAY = 75
        DATA_DELAY = 0
        FRAME_DELAY = 0
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/sync_and_deser_x4ch.v" line 57: Output port <DATAOUT> of the instance <frame_sync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <deser_data_x4CH_ddr> synthesized.

Synthesizing Unit <deser_fclk_8bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_fclk_8bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
        ADC_SYNC_PATTERN = 240
    Found 1-bit register for signal <bitslip>.
    Found 4-bit register for signal <count_gclk>.
    Found 1-bit register for signal <sync_ok>.
    Found 1-bit register for signal <state>.
    Found 4-bit adder for signal <count_gclk[3]_GND_14_o_add_7_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <deser_fclk_8bit_ddr> synthesized.

Synthesizing Unit <deser_data_16bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_data_16bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
    Summary:
	no macro.
Unit <deser_data_16bit_ddr> synthesized.

Synthesizing Unit <deser_data_8bit_ddr>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/deser_data_8bit_ddr.v".
        DESERF = 8
        SIM_TAP_DELAY = 75
        IDELAY_VALUE = 0
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <deser_data_8bit_ddr> synthesized.

Synthesizing Unit <Buf_SigProcs>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        FIFO_DEPTH = 11
        SFIFO_WIDTH = 32
        SF_WIDTH = 32
        PID = 32'b01000001010000100101000001001101
        PACKET_LEN = 16'b0000000000010000
WARNING:Xst:647 - Input <control_reg<2:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control_reg<10:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 195: Output port <empty> of the instance <Fast_FIFO_ChAB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 208: Output port <full> of the instance <Fast_FIFO_ChCD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 208: Output port <empty> of the instance <Fast_FIFO_ChCD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 236: Output port <Total_N> of the instance <ChA_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 247: Output port <Total_N> of the instance <ChB_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 247: Output port <RDY> of the instance <ChB_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 257: Output port <Total_N> of the instance <ChC_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 257: Output port <RDY> of the instance <ChC_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 267: Output port <Total_N> of the instance <ChD_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 267: Output port <RDY> of the instance <ChD_Power_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 378: Output port <full> of the instance <Slow_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/buf_sigprocs.v" line 378: Output port <empty> of the instance <Slow_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ila_data<59:48>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <BPM_Dia> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <ChB_Power_reg>.
    Found 32-bit register for signal <ChC_Power_reg>.
    Found 32-bit register for signal <ChD_Power_reg>.
    Found 16-bit register for signal <X_reg>.
    Found 16-bit register for signal <Y_reg>.
    Found 16-bit register for signal <S_reg>.
    Found 16-bit register for signal <chA_temp_reg>.
    Found 16-bit register for signal <chB_temp_reg>.
    Found 16-bit register for signal <chC_temp_reg>.
    Found 16-bit register for signal <chD_temp_reg>.
    Found 32-bit register for signal <EVT_CNT>.
    Found 1-bit register for signal <EVT_state>.
    Found 8-bit register for signal <p_state>.
    Found 1-bit register for signal <sFIFO_wr>.
    Found 32-bit register for signal <sfifo_data_in>.
    Found 32-bit register for signal <ChA_Power_reg>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 35                                             |
    | Inputs             | 3                                              |
    | Outputs            | 22                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <EVT_CNT[31]_GND_22_o_add_32_OUT> created at line 414.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 306 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Buf_SigProcs> synthesized.

Synthesizing Unit <x4_Channel_buffer>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/x4_channel_buffer.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        state_init = 3'b000
        state_read = 3'b001
        state_load = 3'b010
        state_wait = 3'b011
        state_out = 3'b100
    Found 1-bit register for signal <WR>.
    Found 1-bit register for signal <EVENT_RDY>.
    Found 16-bit register for signal <cnt>.
    Found 10-bit register for signal <sp_adr>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_24_o_GND_24_o_sub_20_OUT> created at line 164.
    Found 10-bit adder for signal <sp_adr[9]_GND_24_o_add_7_OUT> created at line 141.
    Found 16-bit adder for signal <cnt[15]_GND_24_o_add_9_OUT> created at line 147.
    Found 10-bit 4-to-1 multiplexer for signal <_n0109> created at line 137.
    Found 16-bit comparator greater for signal <TAIL_LEN[15]_cnt[15]_LessThan_12_o> created at line 149
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_17_o> created at line 159
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <x4_Channel_buffer> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/trigger.v".
        state_idle = 2'b00
        state_event = 2'b01
        state_dead = 2'b11
        trig_state_idle = 2'b00
        trig_state_event = 2'b01
    Found 1-bit register for signal <int_trig>.
    Found 16-bit register for signal <count>.
    Found 2-bit register for signal <trig_state>.
    Found 1-bit register for signal <ex_trig_shaped>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <trig_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_27_o_GND_27_o_sub_15_OUT<15:0>> created at line 77.
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[63]_LessThan_2_o> created at line 53
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[47]_LessThan_4_o> created at line 54
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[31]_LessThan_6_o> created at line 55
    Found 16-bit comparator greater for signal <THRESHOLD[15]_DATAIN[15]_LessThan_8_o> created at line 56
    Found 16-bit comparator greater for signal <n0021> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <trigger> synthesized.

Synthesizing Unit <base_line>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v".
        ADC_BIT = 16
        state_idle = 0
        state_add = 1
        state_acc = 2
        state_div = 3
        state_wait = 4
        state_done = 5
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 185: Output port <fractional> of the instance <divideA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 185: Output port <rfd> of the instance <divideA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 193: Output port <fractional> of the instance <divideB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 193: Output port <rfd> of the instance <divideB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 201: Output port <fractional> of the instance <divideC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 201: Output port <rfd> of the instance <divideC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 209: Output port <fractional> of the instance <divideD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/base_line.v" line 209: Output port <rfd> of the instance <divideD> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <CNT>.
    Found 1-bit register for signal <out_valid>.
    Found 16-bit register for signal <i>.
    Found 64-bit register for signal <BL_data>.
    Found 16-bit register for signal <divInA>.
    Found 16-bit register for signal <divInB>.
    Found 16-bit register for signal <divInC>.
    Found 16-bit register for signal <divInD>.
    Found 16-bit register for signal <addInA>.
    Found 16-bit register for signal <addInB>.
    Found 16-bit register for signal <addInC>.
    Found 16-bit register for signal <addInD>.
    Found 16-bit register for signal <sumPrevA>.
    Found 16-bit register for signal <sumPrevB>.
    Found 16-bit register for signal <sumPrevC>.
    Found 16-bit register for signal <sumPrevD>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <CNT[15]_GND_28_o_add_3_OUT> created at line 130.
    Found 16-bit adder for signal <i[15]_GND_28_o_add_19_OUT> created at line 147.
    Found 16-bit comparator greater for signal <GND_28_o_i[15]_LessThan_19_o> created at line 144
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <base_line> synthesized.

Synthesizing Unit <BLR_GAIN>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/blr_gain.v".
        ADC_BIT_WIDTH = 16
        DATA_WIDTH = 16
        state_idle = 0
        state_clr = 1
        state_BL = 2
        state_BL_wait = 3
        state_load = 4
        state_load_loop = 5
WARNING:Xst:647 - Input <skip_BLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <clr_fast_fifo>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_BL_valid>.
    Found 8-bit register for signal <BL_cnt>.
    Found 64-bit register for signal <dout>.
    Found 64-bit register for signal <BL_now>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <BL_cnt[7]_GND_31_o_add_4_OUT> created at line 126.
    Found 16-bit comparator greater for signal <BL_Len_Reg[15]_GND_31_o_LessThan_4_o> created at line 120
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 142 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BLR_GAIN> synthesized.

Synthesizing Unit <Power_rms>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v".
        state_idle = 0
        state_rd = 4'b0001
        state_fix2float = 4'b0010
        state_square = 4'b0011
        state_wait1 = 4'b0100
        state_addInt = 4'b0101
        state_add = 4'b0110
        state_wait2 = 4'b0111
        state_wait3 = 4'b1000
        state_div = 4'b1001
        state_sqrt = 4'b1010
        state_rdy = 4'b1011
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 193: Output port <operation_rfd> of the instance <fix2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 193: Output port <rdy> of the instance <fix2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 201: Output port <operation_rfd> of the instance <fixN2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 201: Output port <rdy> of the instance <fixN2float> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <operation_rfd> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <underflow> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <overflow> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <invalid_op> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 210: Output port <rdy> of the instance <float_square> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <operation_rfd> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <underflow> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <overflow> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <invalid_op> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 221: Output port <rdy> of the instance <float_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <operation_rfd> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <underflow> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <overflow> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <invalid_op> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <divide_by_zero> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 233: Output port <rdy> of the instance <float_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <operation_rfd> of the instance <float_sqrt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <invalid_op> of the instance <float_sqrt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/power_rms.v" line 246: Output port <rdy> of the instance <float_sqrt> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <N>.
    Found 1-bit register for signal <RDY>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <fix2floatIn>.
    Found 32-bit register for signal <squareIn>.
    Found 32-bit register for signal <addIn>.
    Found 32-bit register for signal <sumOut_prev>.
    Found 32-bit register for signal <total_sum>.
    Found 32-bit register for signal <divIn>.
    Found 32-bit register for signal <sqrtIn>.
    Found 16-bit register for signal <count>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <count[15]_GND_34_o_add_6_OUT> created at line 164.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 241 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Power_rms> synthesized.

Synthesizing Unit <position>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v".
        float_4 = 32'b01000000100000000000000000000000
        float_1000 = 32'b01000100011110100000000000000000
        SF_WIDTH = 32
        DATA_WIDTH = 16
        state_idle = 0
        state_div = 1
        state_mul = 2
        state_mul2 = 3
        state_convert = 4
        state_done = 5
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 141: Output port <operation_rfd> of the instance <AB_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 141: Output port <underflow> of the instance <AB_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 141: Output port <overflow> of the instance <AB_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 141: Output port <invalid_op> of the instance <AB_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 160: Output port <operation_rfd> of the instance <CD_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 160: Output port <underflow> of the instance <CD_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 160: Output port <overflow> of the instance <CD_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 160: Output port <invalid_op> of the instance <CD_SUB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 176: Output port <operation_rfd> of the instance <AB_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 176: Output port <underflow> of the instance <AB_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 176: Output port <overflow> of the instance <AB_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 176: Output port <invalid_op> of the instance <AB_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 192: Output port <operation_rfd> of the instance <CD_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 192: Output port <underflow> of the instance <CD_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 192: Output port <overflow> of the instance <CD_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 192: Output port <invalid_op> of the instance <CD_ADD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 211: Output port <operation_rfd> of the instance <convert_diameter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 224: Output port <operation_rfd> of the instance <Sum_total> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 224: Output port <underflow> of the instance <Sum_total> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 224: Output port <overflow> of the instance <Sum_total> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 224: Output port <invalid_op> of the instance <Sum_total> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 242: Output port <operation_rfd> of the instance <AB_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 242: Output port <underflow> of the instance <AB_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 242: Output port <overflow> of the instance <AB_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 242: Output port <invalid_op> of the instance <AB_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 242: Output port <divide_by_zero> of the instance <AB_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 260: Output port <operation_rfd> of the instance <CD_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 260: Output port <underflow> of the instance <CD_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 260: Output port <overflow> of the instance <CD_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 260: Output port <invalid_op> of the instance <CD_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 260: Output port <divide_by_zero> of the instance <CD_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 278: Output port <operation_rfd> of the instance <DIM_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 278: Output port <underflow> of the instance <DIM_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 278: Output port <overflow> of the instance <DIM_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 278: Output port <invalid_op> of the instance <DIM_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 278: Output port <divide_by_zero> of the instance <DIM_DIV> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 296: Output port <operation_rfd> of the instance <AB_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 296: Output port <underflow> of the instance <AB_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 296: Output port <overflow> of the instance <AB_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 296: Output port <invalid_op> of the instance <AB_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 312: Output port <operation_rfd> of the instance <CD_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 312: Output port <underflow> of the instance <CD_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 312: Output port <overflow> of the instance <CD_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 312: Output port <invalid_op> of the instance <CD_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 329: Output port <operation_rfd> of the instance <X_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 329: Output port <underflow> of the instance <X_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 329: Output port <overflow> of the instance <X_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 329: Output port <invalid_op> of the instance <X_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 345: Output port <operation_rfd> of the instance <Y_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 345: Output port <underflow> of the instance <Y_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 345: Output port <overflow> of the instance <Y_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 345: Output port <invalid_op> of the instance <Y_MUL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 360: Output port <operation_rfd> of the instance <convertX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 360: Output port <overflow> of the instance <convertX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 360: Output port <invalid_op> of the instance <convertX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 373: Output port <operation_rfd> of the instance <convertY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 373: Output port <overflow> of the instance <convertY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/position.v" line 373: Output port <invalid_op> of the instance <convertY> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <Y>.
    Found 32-bit register for signal <S>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rdy>.
    Found 32-bit register for signal <Xfloat>.
    Found 32-bit register for signal <Yfloat>.
    Found 32-bit register for signal <floatAB>.
    Found 32-bit register for signal <floatCD>.
    Found 32-bit register for signal <D4_mul>.
    Found 32-bit register for signal <AB_mul>.
    Found 32-bit register for signal <CD_mul>.
    Found 32-bit register for signal <mul_float1000>.
    Found 32-bit register for signal <Div_subAB>.
    Found 32-bit register for signal <Div_addAB>.
    Found 32-bit register for signal <Div_subCD>.
    Found 32-bit register for signal <Div_addCD>.
    Found 32-bit register for signal <Div_floatDim>.
    Found 32-bit register for signal <Div_float4>.
    Found 32-bit register for signal <SumAB>.
    Found 32-bit register for signal <SumCD>.
    Found 32-bit register for signal <A>.
    Found 32-bit register for signal <B>.
    Found 32-bit register for signal <C>.
    Found 32-bit register for signal <D>.
    Found 16-bit register for signal <Dia>.
    Found 32-bit register for signal <X>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 16                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 753 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <position> synthesized.

Synthesizing Unit <ADS1015>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/ads1015.v".
        SLAVE_ADDR_WR = 8'b10010010
        SLAVE_ADDR_RD = 8'b10010011
        CONVERSION_REG = 8'b00000000
        CONFIG_REG = 8'b00000001
        LO_THRESH_REG = 8'b00000010
        HI_THRESH_REG = 8'b00000011
        CHA = 3'b100
        CHB = 3'b101
        CHC = 3'b110
        CHD = 3'b111
        state_idle = 0
        state_wait = 1
        state_start_bit = 2
        state_wait1 = 3
        state_status1 = 4
        state_slave_write = 5
        state_pointerReg_write = 6
        state_configReg_write1 = 7
        state_configReg_write2 = 8
        state_stop1 = 9
        state_start_bit2 = 10
        state_slave_write2 = 11
        state_pointerReg_read = 12
        state_stop2 = 13
        state_start_bit3 = 14
        state_slave_read = 15
        state_read_data1 = 16
        state_config_output1 = 17
        state_read_temp1 = 18
        state_read_data2 = 19
        state_config_output2 = 20
        state_read_temp2 = 21
        state_stop3 = 22
        state_done = 23
    Found 3-bit register for signal <i2c_addr>.
    Found 8-bit register for signal <in_data>.
    Found 1-bit register for signal <i2c_rd>.
    Found 1-bit register for signal <i2c_wr>.
    Found 1-bit register for signal <rdy>.
    Found 4-bit register for signal <CNT>.
    Found 3-bit register for signal <channelCNT>.
    Found 1-bit register for signal <chA_temp<15>>.
    Found 1-bit register for signal <chA_temp<14>>.
    Found 1-bit register for signal <chA_temp<13>>.
    Found 1-bit register for signal <chA_temp<12>>.
    Found 1-bit register for signal <chA_temp<11>>.
    Found 1-bit register for signal <chA_temp<10>>.
    Found 1-bit register for signal <chA_temp<9>>.
    Found 1-bit register for signal <chA_temp<8>>.
    Found 1-bit register for signal <chA_temp<7>>.
    Found 1-bit register for signal <chA_temp<6>>.
    Found 1-bit register for signal <chA_temp<5>>.
    Found 1-bit register for signal <chA_temp<4>>.
    Found 1-bit register for signal <chA_temp<3>>.
    Found 1-bit register for signal <chA_temp<2>>.
    Found 1-bit register for signal <chA_temp<1>>.
    Found 1-bit register for signal <chA_temp<0>>.
    Found 1-bit register for signal <chB_temp<15>>.
    Found 1-bit register for signal <chB_temp<14>>.
    Found 1-bit register for signal <chB_temp<13>>.
    Found 1-bit register for signal <chB_temp<12>>.
    Found 1-bit register for signal <chB_temp<11>>.
    Found 1-bit register for signal <chB_temp<10>>.
    Found 1-bit register for signal <chB_temp<9>>.
    Found 1-bit register for signal <chB_temp<8>>.
    Found 1-bit register for signal <chB_temp<7>>.
    Found 1-bit register for signal <chB_temp<6>>.
    Found 1-bit register for signal <chB_temp<5>>.
    Found 1-bit register for signal <chB_temp<4>>.
    Found 1-bit register for signal <chB_temp<3>>.
    Found 1-bit register for signal <chB_temp<2>>.
    Found 1-bit register for signal <chB_temp<1>>.
    Found 1-bit register for signal <chB_temp<0>>.
    Found 1-bit register for signal <chC_temp<15>>.
    Found 1-bit register for signal <chC_temp<14>>.
    Found 1-bit register for signal <chC_temp<13>>.
    Found 1-bit register for signal <chC_temp<12>>.
    Found 1-bit register for signal <chC_temp<11>>.
    Found 1-bit register for signal <chC_temp<10>>.
    Found 1-bit register for signal <chC_temp<9>>.
    Found 1-bit register for signal <chC_temp<8>>.
    Found 1-bit register for signal <chC_temp<7>>.
    Found 1-bit register for signal <chC_temp<6>>.
    Found 1-bit register for signal <chC_temp<5>>.
    Found 1-bit register for signal <chC_temp<4>>.
    Found 1-bit register for signal <chC_temp<3>>.
    Found 1-bit register for signal <chC_temp<2>>.
    Found 1-bit register for signal <chC_temp<1>>.
    Found 1-bit register for signal <chC_temp<0>>.
    Found 1-bit register for signal <chD_temp<15>>.
    Found 1-bit register for signal <chD_temp<14>>.
    Found 1-bit register for signal <chD_temp<13>>.
    Found 1-bit register for signal <chD_temp<12>>.
    Found 1-bit register for signal <chD_temp<11>>.
    Found 1-bit register for signal <chD_temp<10>>.
    Found 1-bit register for signal <chD_temp<9>>.
    Found 1-bit register for signal <chD_temp<8>>.
    Found 1-bit register for signal <chD_temp<7>>.
    Found 1-bit register for signal <chD_temp<6>>.
    Found 1-bit register for signal <chD_temp<5>>.
    Found 1-bit register for signal <chD_temp<4>>.
    Found 1-bit register for signal <chD_temp<3>>.
    Found 1-bit register for signal <chD_temp<2>>.
    Found 1-bit register for signal <chD_temp<1>>.
    Found 1-bit register for signal <chD_temp<0>>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_8> for signal <channelCNT>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 6                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 42                                             |
    | Inputs             | 7                                              |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <CNT[3]_GND_47_o_add_7_OUT> created at line 162.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred  80 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ADS1015> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/i2c_master.v".
    Found 1-bit register for signal <i2c_clk>.
    Found 3-bit register for signal <nextstate>.
    Found 1-bit register for signal <speed>.
    Found 8-bit register for signal <in_buffer>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <state_count>.
    Found 3-bit register for signal <bit_count>.
    Found 1-bit register for signal <out_sda>.
    Found 1-bit register for signal <out_scl>.
    Found 1-bit register for signal <buffer<7>>.
    Found 1-bit register for signal <buffer<6>>.
    Found 1-bit register for signal <buffer<5>>.
    Found 1-bit register for signal <buffer<4>>.
    Found 1-bit register for signal <buffer<3>>.
    Found 1-bit register for signal <buffer<2>>.
    Found 1-bit register for signal <buffer<1>>.
    Found 1-bit register for signal <buffer<0>>.
    Found 1-bit register for signal <ack>.
    Found 7-bit register for signal <clk_count>.
    Found 7-bit adder for signal <clk_count[6]_GND_48_o_add_1_OUT> created at line 74.
    Found 6-bit adder for signal <state_count[5]_GND_48_o_add_52_OUT> created at line 231.
    Found 3-bit adder for signal <bit_count[2]_GND_48_o_add_64_OUT> created at line 270.
    Found 1-bit tristate buffer for signal <out_data<7>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<6>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<5>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<4>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<3>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<2>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<1>> created at line 113
    Found 1-bit tristate buffer for signal <out_data<0>> created at line 113
    Found 1-bit tristate buffer for signal <sda> created at line 573
    Found 1-bit tristate buffer for signal <scl> created at line 574
    Found 7-bit comparator lessequal for signal <n0001> created at line 78
    Found 7-bit comparator lessequal for signal <GND_48_o_clk_count[6]_LessThan_5_o> created at line 84
    Found 7-bit comparator lessequal for signal <n0006> created at line 95
    Found 7-bit comparator lessequal for signal <GND_48_o_clk_count[6]_LessThan_8_o> created at line 101
    Found 6-bit comparator greater for signal <n0047> created at line 193
    Found 6-bit comparator greater for signal <n0050> created at line 209
    Found 1-bit comparator equal for signal <out_scl_scl_equal_59_o> created at line 255
    Found 3-bit comparator lessequal for signal <n0064> created at line 262
    Found 6-bit comparator greater for signal <n0098> created at line 408
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <pulse_strecher>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/pulse_strecher.v".
    Found 1-bit register for signal <tempTrig>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <wTrig>.
    Found 5-bit register for signal <cnt>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_59_o_add_1_OUT> created at line 37.
    Found 5-bit comparator greater for signal <n0001> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pulse_strecher> synthesized.

Synthesizing Unit <LED>.
    Related source file is "c:/myprojects/cern_awake_bpm/fpga_spartan/awake_bpm_rev1_0/led.v".
        WAIT_TIME = 30000000
        state_idle = 0
        state_LED = 1
        state_done = 2
    Found 25-bit register for signal <CNT>.
    Found 1-bit register for signal <LED>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <CNT[24]_GND_63_o_add_3_OUT> created at line 39.
    Found 25-bit comparator greater for signal <n0004> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 1
 16-bit adder                                          : 7
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 149
 1-bit register                                        : 33
 10-bit register                                       : 1
 16-bit register                                       : 41
 25-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 57
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 64-bit register                                       : 3
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 20
 1-bit comparator equal                                : 1
 16-bit comparator greater                             : 8
 25-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 4
# Multiplexers                                         : 192
 1-bit 2-to-1 multiplexer                              : 81
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 34
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 42
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 15
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10
# FSMs                                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mb_system.ngc>.
Reading core <push_buttons_3bits_wrapper.ngc>.
Reading core <ethernet_lite_wrapper.ngc>.
Reading core <dip_switches_8bits_wrapper.ngc>.
Reading core <axi_bram_ctrl_0_wrapper.ngc>.
Reading core <rs232_wrapper.ngc>.
Reading core <rs232_usb_wrapper.ngc>.
Reading core <proc_sys_reset_0_wrapper.ngc>.
Reading core <clock_generator_0_wrapper.ngc>.
Reading core <microblaze_0_ilmb_wrapper.ngc>.
Reading core <microblaze_0_dlmb_wrapper.ngc>.
Reading core <mcb_ddr3_wrapper.ngc>.
Reading core <axi4lite_0_wrapper.ngc>.
Reading core <axi4_0_wrapper.ngc>.
Reading core <microblaze_0_wrapper.ngc>.
Reading core <microblaze_0_intc_wrapper.ngc>.
Reading core <microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <debug_module_wrapper.ngc>.
Reading core <axi_timer_0_wrapper.ngc>.
Reading core <linear_flash_wrapper.ngc>.
Reading core <leds_8bits_wrapper.ngc>.
Reading core <microblaze_0_bram_block_wrapper.ngc>.
Reading core <ipcore_dir/ila_trig8.ngc>.
Reading core <ipcore_dir/FIFO_data.ngc>.
Reading core <ipcore_dir/ccd_fifo.ngc>.
Reading core <ipcore_dir/icon.ngc>.
Reading core <ipcore_dir/fifobuf.ngc>.
Reading core <ipcore_dir/Sub.ngc>.
Reading core <ipcore_dir/DIV.ngc>.
Reading core <ipcore_dir/ADD.ngc>.
Reading core <ipcore_dir/fixN2float.ngc>.
Reading core <ipcore_dir/fix2float.ngc>.
Reading core <ipcore_dir/float_square.ngc>.
Reading core <ipcore_dir/float_sum.ngc>.
Reading core <ipcore_dir/float_div.ngc>.
Reading core <ipcore_dir/float_sqrt.ngc>.
Reading core <ipcore_dir/SUB_ADD.ngc>.
Reading core <ipcore_dir/float_fix.ngc>.
Reading core <ipcore_dir/MUL.ngc>.
Reading core <ipcore_dir/DIVD.ngc>.
Reading core <ipcore_dir/fix_float.ngc>.
Loading core <push_buttons_3bits_wrapper> for timing and area information for instance <Push_Buttons_3Bits>.
Loading core <ethernet_lite_wrapper> for timing and area information for instance <Ethernet_Lite>.
Loading core <dip_switches_8bits_wrapper> for timing and area information for instance <DIP_Switches_8Bits>.
Loading core <axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <rs232_usb_wrapper> for timing and area information for instance <RS232_USB>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <mcb_ddr3_wrapper> for timing and area information for instance <MCB_DDR3>.
Loading core <axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_intc_wrapper> for timing and area information for instance <microblaze_0_intc>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <linear_flash_wrapper> for timing and area information for instance <Linear_Flash>.
Loading core <leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <mb_system> for timing and area information for instance <mb_system_i>.
Loading core <ila_trig8> for timing and area information for instance <ila_trig8_fast_inst>.
Loading core <FIFO_data> for timing and area information for instance <Fast_FIFO_ChAB>.
Loading core <FIFO_data> for timing and area information for instance <Fast_FIFO_ChCD>.
Loading core <ccd_fifo> for timing and area information for instance <Slow_FIFO>.
Loading core <ila_trig8> for timing and area information for instance <ila_trig8_inst>.
Loading core <icon> for timing and area information for instance <icon_test>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChA>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChB>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChC>.
Loading core <fifobuf> for timing and area information for instance <Buffer_ChD>.
Loading core <Sub> for timing and area information for instance <Sub_BL_A>.
Loading core <Sub> for timing and area information for instance <Sub_BL_B>.
Loading core <Sub> for timing and area information for instance <Sub_BL_C>.
Loading core <Sub> for timing and area information for instance <Sub_BL_D>.
Loading core <DIV> for timing and area information for instance <divideA>.
Loading core <DIV> for timing and area information for instance <divideB>.
Loading core <DIV> for timing and area information for instance <divideC>.
Loading core <DIV> for timing and area information for instance <divideD>.
Loading core <ADD> for timing and area information for instance <accA>.
Loading core <ADD> for timing and area information for instance <accB>.
Loading core <ADD> for timing and area information for instance <accC>.
Loading core <ADD> for timing and area information for instance <accD>.
Loading core <fixN2float> for timing and area information for instance <fixN2float>.
Loading core <fix2float> for timing and area information for instance <fix2float>.
Loading core <float_square> for timing and area information for instance <float_square>.
Loading core <float_sum> for timing and area information for instance <float_sum>.
Loading core <float_div> for timing and area information for instance <float_div>.
Loading core <float_sqrt> for timing and area information for instance <float_sqrt>.
Loading core <SUB_ADD> for timing and area information for instance <AB_SUB>.
Loading core <SUB_ADD> for timing and area information for instance <AB_ADD>.
Loading core <SUB_ADD> for timing and area information for instance <CD_SUB>.
Loading core <SUB_ADD> for timing and area information for instance <CD_ADD>.
Loading core <float_fix> for timing and area information for instance <convertX>.
Loading core <float_fix> for timing and area information for instance <convertY>.
Loading core <MUL> for timing and area information for instance <X_MUL>.
Loading core <MUL> for timing and area information for instance <Y_MUL>.
Loading core <MUL> for timing and area information for instance <AB_MUL>.
Loading core <MUL> for timing and area information for instance <CD_MUL>.
Loading core <DIVD> for timing and area information for instance <AB_DIV>.
Loading core <DIVD> for timing and area information for instance <CD_DIV>.
Loading core <DIVD> for timing and area information for instance <DIM_DIV>.
Loading core <SUB_ADD> for timing and area information for instance <Sum_total>.
Loading core <fix_float> for timing and area information for instance <convert_diameter>.
INFO:Xst:2261 - The FF/Latch <Div_addCD_0> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_0> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_1> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_1> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_2> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_2> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_3> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_3> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_4> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_4> 
INFO:Xst:2261 - The FF/Latch <Div_float4_0> in Unit <position_inst> is equivalent to the following 29 FFs/Latches, which will be removed : <Div_float4_1> <Div_float4_2> <Div_float4_3> <Div_float4_4> <Div_float4_5> <Div_float4_6> <Div_float4_7> <Div_float4_8> <Div_float4_9> <Div_float4_10> <Div_float4_11> <Div_float4_12> <Div_float4_13> <Div_float4_14> <Div_float4_15> <Div_float4_16> <Div_float4_17> <Div_float4_18> <Div_float4_19> <Div_float4_20> <Div_float4_21> <Div_float4_22> <Div_float4_24> <Div_float4_25> <Div_float4_26> <Div_float4_27> <Div_float4_28> <Div_float4_29> <Div_float4_31> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_5> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_5> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_6> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_6> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_7> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_7> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_8> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_8> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_0> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_0> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_9> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_9> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_1> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_1> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_2> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_2> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_3> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_3> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_10> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_10> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_4> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_4> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_11> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_11> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_5> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_5> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_12> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_12> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_6> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_6> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_13> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_13> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_7> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_7> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_14> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_14> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_8> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_8> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_15> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_15> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_20> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_20> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_9> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_9> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_10> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_10> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_16> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_16> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_21> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_21> 
INFO:Xst:2261 - The FF/Latch <Div_float4_23> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <Div_float4_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_11> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_11> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_17> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_17> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_22> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_22> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_12> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_12> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_18> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_18> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_23> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_23> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_13> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_13> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_19> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_19> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_24> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_24> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_14> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_14> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_25> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_25> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_30> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_15> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_15> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_20> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_20> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_26> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_26> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_31> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_31> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_16> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_16> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_21> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_21> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_27> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_27> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_17> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_17> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_22> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_22> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_28> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_28> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_18> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_18> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_23> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_23> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_29> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumCD_29> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_19> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_19> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_24> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_24> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_25> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_25> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_30> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_26> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_26> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_31> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_31> 
INFO:Xst:2261 - The FF/Latch <mul_float1000_17> in Unit <position_inst> is equivalent to the following 6 FFs/Latches, which will be removed : <mul_float1000_19> <mul_float1000_20> <mul_float1000_21> <mul_float1000_22> <mul_float1000_26> <mul_float1000_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_27> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_27> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_28> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_28> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_29> in Unit <position_inst> is equivalent to the following FF/Latch, which will be removed : <SumAB_29> 
INFO:Xst:2261 - The FF/Latch <mul_float1000_0> in Unit <position_inst> is equivalent to the following 24 FFs/Latches, which will be removed : <mul_float1000_1> <mul_float1000_2> <mul_float1000_3> <mul_float1000_4> <mul_float1000_5> <mul_float1000_6> <mul_float1000_7> <mul_float1000_8> <mul_float1000_9> <mul_float1000_10> <mul_float1000_11> <mul_float1000_12> <mul_float1000_13> <mul_float1000_14> <mul_float1000_15> <mul_float1000_16> <mul_float1000_18> <mul_float1000_23> <mul_float1000_24> <mul_float1000_25> <mul_float1000_27> <mul_float1000_28> <mul_float1000_29> <mul_float1000_31> 
WARNING:Xst:1710 - FF/Latch <Dia_15> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_14> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_13> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_12> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_11> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_10> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_9> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_8> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_7> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_6> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_5> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_4> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_3> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_2> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_1> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dia_0> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Div_float4_23> (without init value) has a constant value of 1 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Div_float4_0> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_float1000_17> (without init value) has a constant value of 1 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_float1000_0> (without init value) has a constant value of 0 in block <position_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Y_16> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_17> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_18> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_19> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_20> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_21> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_22> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_23> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_24> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_25> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_26> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_27> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_28> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_29> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_30> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <Y_31> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_16> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_17> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_18> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_19> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_20> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_21> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_22> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_23> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_24> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_25> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_26> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_27> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_28> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_29> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_30> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <X_31> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_16> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_17> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_18> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_19> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_20> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_21> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_22> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_23> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_24> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_25> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_26> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_27> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_28> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_29> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_30> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2677 - Node <S_31> of sequential type is unconnected in block <position_inst>.
WARNING:Xst:2404 -  FFs/Latches <mul_float1000<31:31>> (without init value) have a constant value of 0 in block <position>.
WARNING:Xst:2404 -  FFs/Latches <Div_float4<31:31>> (without init value) have a constant value of 0 in block <position>.

Synthesizing (advanced) Unit <BLR_GAIN>.
The following registers are absorbed into counter <BL_cnt>: 1 register on signal <BL_cnt>.
Unit <BLR_GAIN> synthesized (advanced).

Synthesizing (advanced) Unit <Buf_SigProcs>.
The following registers are absorbed into counter <EVT_CNT>: 1 register on signal <EVT_CNT>.
Unit <Buf_SigProcs> synthesized (advanced).

Synthesizing (advanced) Unit <LED>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
Unit <LED> synthesized (advanced).

Synthesizing (advanced) Unit <base_line>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <base_line> synthesized (advanced).

Synthesizing (advanced) Unit <deser_fclk_8bit_ddr>.
The following registers are absorbed into counter <count_gclk>: 1 register on signal <count_gclk>.
Unit <deser_fclk_8bit_ddr> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <i2c_master> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_strecher>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <pulse_strecher> synthesized (advanced).

Synthesizing (advanced) Unit <trigger>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <trigger> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 16-bit adder                                          : 5
 17-bit subtractor                                     : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 9
 16-bit down counter                                   : 1
 16-bit up counter                                     : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 2683
 Flip-Flops                                            : 2683
# Comparators                                          : 20
 1-bit comparator equal                                : 1
 16-bit comparator greater                             : 8
 25-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 4
# Multiplexers                                         : 191
 1-bit 2-to-1 multiplexer                              : 87
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 31
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 42
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Div_float4_10> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_9> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_8> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_7> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_6> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_5> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_4> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_3> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_2> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_1> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_0> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_30> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_29> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_28> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_27> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_26> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_25> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_24> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_23> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_30> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_29> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_28> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_27> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_26> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_25> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_24> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_23> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_22> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_21> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_20> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_19> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_18> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_17> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_16> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_15> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_14> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_13> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_12> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Div_float4_11> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_2> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_1> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_0> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_15> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_14> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_13> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_12> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_11> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_10> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_9> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_8> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_7> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_6> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_5> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_4> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_3> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_2> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_1> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dia_0> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_22> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_21> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_20> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_19> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_18> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_17> (without init value) has a constant value of 1 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_16> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_15> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_14> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_13> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_12> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_11> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_10> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_9> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_8> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_7> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_6> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_5> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_4> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_float1000_3> (without init value) has a constant value of 0 in block <position>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Div_addCD_0> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_0> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_1> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_1> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_2> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_2> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_3> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_3> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_4> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_4> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_5> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_5> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_6> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_6> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_7> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_7> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_8> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_8> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_0> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_0> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_9> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_9> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_1> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_1> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_2> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_2> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_3> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_3> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_10> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_10> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_4> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_4> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_11> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_11> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_5> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_5> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_12> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_12> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_6> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_6> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_13> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_13> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_7> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_7> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_14> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_14> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_8> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_8> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_15> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_15> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_20> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_20> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_9> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_9> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_10> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_10> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_16> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_16> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_21> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_21> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_11> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_11> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_17> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_17> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_22> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_22> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_12> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_12> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_18> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_18> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_23> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_23> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_13> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_13> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_19> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_19> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_24> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_24> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_14> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_14> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_25> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_25> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_30> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_15> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_15> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_20> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_20> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_26> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_26> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_31> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_31> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_16> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_16> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_21> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_21> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_27> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_27> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_17> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_17> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_22> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_22> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_28> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_28> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_18> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_18> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_23> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_23> 
INFO:Xst:2261 - The FF/Latch <Div_addCD_29> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumCD_29> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_19> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_19> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_24> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_24> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_25> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_25> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_30> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_30> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_26> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_26> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_31> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_31> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_27> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_27> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_28> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_28> 
INFO:Xst:2261 - The FF/Latch <Div_addAB_29> in Unit <position> is equivalent to the following FF/Latch, which will be removed : <SumAB_29> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/FSM_0> on signal <p_state[1:5]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000
 00000001 | 00001
 00000010 | 00010
 00000011 | 00011
 00000100 | 00100
 00000101 | 00101
 00000110 | 00110
 00000111 | 00111
 00001000 | 01000
 00001001 | 01001
 00001010 | 01010
 00001011 | 01011
 00001100 | 01100
 00001101 | 01101
 00001110 | 01110
 00001111 | 01111
 00010000 | 10000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Circular_Buffer/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 011   | 10
 001   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Trigger/FSM_2> on signal <trig_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/Trigger/FSM_3> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/BLR_ADJ/FSM_5> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/trig_pulse/FSM_10> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0001
 001   | 0010
 010   | 0100
 011   | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/BL_cal/FSM_4> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/ChA_Power_inst/FSM_6> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChB_Power_inst/FSM_6> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChC_Power_inst/FSM_6> on signal <state[1:7]> with one-hot encoding.
Optimizing FSM <Buf_SigProcs_inst/ChD_Power_inst/FSM_6> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0011  | 0000010
 0100  | 0000100
 0110  | 0001000
 1001  | 0010000
 1010  | 0100000
 1011  | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/position_inst/FSM_7> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/temperature/FSM_9> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000011 | 000011
 000100 | 000100
 000101 | 000101
 000110 | 000110
 000111 | 000111
 001000 | 001000
 001001 | 001001
 001010 | 001010
 001011 | 001011
 001100 | 001100
 001101 | 001101
 001110 | 001110
 001111 | 001111
 010000 | 010000
 010001 | 010001
 010100 | 010100
 010111 | 010111
 010010 | 010010
 010011 | 010011
 010101 | 010101
 010110 | 010110
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buf_SigProcs_inst/temperature/FSM_8> on signal <channelCNT[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LED_inst/FSM_11> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <in_data_3> (without init value) has a constant value of 0 in block <ADS1015>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wr> in Unit <BLR_GAIN> is equivalent to the following FF/Latch, which will be removed : <data_valid> 
INFO:Xst:2261 - The FF/Latch <in_data_2> in Unit <ADS1015> is equivalent to the following FF/Latch, which will be removed : <in_data_6> 
WARNING:Xst:1293 - FF/Latch <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_3> has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_6> in Unit <mbx2_system_top> is equivalent to the following FF/Latch, which will be removed : <Buf_SigProcs_inst/temperature/i2c_master_inst/in_buffer_2> 
WARNING:Xst:2042 - Unit mbx2_system_top: 9 internal tristates are replaced by logic (pull-up yes): Buf_SigProcs_inst/temperature/out_data<0>, Buf_SigProcs_inst/temperature/out_data<1>, Buf_SigProcs_inst/temperature/out_data<2>, Buf_SigProcs_inst/temperature/out_data<3>, Buf_SigProcs_inst/temperature/out_data<4>, Buf_SigProcs_inst/temperature/out_data<5>, Buf_SigProcs_inst/temperature/out_data<6>, Buf_SigProcs_inst/temperature/out_data<7>, N2.

Optimizing unit <mbx2_system_top> ...

Optimizing unit <x4_Channel_buffer> ...

Optimizing unit <trigger> ...

Optimizing unit <BLR_GAIN> ...

Optimizing unit <pulse_strecher> ...
WARNING:Xst:1710 - FF/Latch <cnt_4> (without init value) has a constant value of 0 in block <pulse_strecher>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <base_line> ...

Optimizing unit <Power_rms> ...

Optimizing unit <position> ...

Optimizing unit <LED> ...

Optimizing unit <deser_fclk_8bit_ddr> ...
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/BLR_ADJ/busy> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChD_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChC_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/ChB_Power_inst/RDY> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/X_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/Y_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_31> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_30> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_29> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_28> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_27> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_26> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_25> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_24> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_23> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_22> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_21> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_20> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_19> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_18> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_17> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <Buf_SigProcs_inst/position_inst/S_16> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:2677 - Node <ADC_des_inst/sync_and_deser_x4CH/frame_sync/sync_ok> of sequential type is unconnected in block <mbx2_system_top>.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_15> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_14> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_13> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_12> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_11> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_10> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_9> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_8> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_7> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Buf_SigProcs_inst/BL_cal/i_6> (without init value) has a constant value of 0 in block <mbx2_system_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_0> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_0> <Buf_SigProcs_inst/ChB_Power_inst/N_0> <Buf_SigProcs_inst/ChA_Power_inst/N_0> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_1> <Buf_SigProcs_inst/ChB_Power_inst/N_1> <Buf_SigProcs_inst/ChA_Power_inst/N_1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_2> <Buf_SigProcs_inst/ChB_Power_inst/N_2> <Buf_SigProcs_inst/ChA_Power_inst/N_2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_3> <Buf_SigProcs_inst/ChB_Power_inst/N_3> <Buf_SigProcs_inst/ChA_Power_inst/N_3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_4> <Buf_SigProcs_inst/ChB_Power_inst/N_4> <Buf_SigProcs_inst/ChA_Power_inst/N_4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_5> <Buf_SigProcs_inst/ChB_Power_inst/N_5> <Buf_SigProcs_inst/ChA_Power_inst/N_5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_6> <Buf_SigProcs_inst/ChB_Power_inst/N_6> <Buf_SigProcs_inst/ChA_Power_inst/N_6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_7> <Buf_SigProcs_inst/ChB_Power_inst/N_7> <Buf_SigProcs_inst/ChA_Power_inst/N_7> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_8> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_8> <Buf_SigProcs_inst/ChB_Power_inst/N_8> <Buf_SigProcs_inst/ChA_Power_inst/N_8> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_9> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_9> <Buf_SigProcs_inst/ChB_Power_inst/N_9> <Buf_SigProcs_inst/ChA_Power_inst/N_9> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_0> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_0> <Buf_SigProcs_inst/ChB_Power_inst/count_0> <Buf_SigProcs_inst/ChA_Power_inst/count_0> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_1> <Buf_SigProcs_inst/ChB_Power_inst/count_1> <Buf_SigProcs_inst/ChA_Power_inst/count_1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_2> <Buf_SigProcs_inst/ChB_Power_inst/count_2> <Buf_SigProcs_inst/ChA_Power_inst/count_2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_3> <Buf_SigProcs_inst/ChB_Power_inst/count_3> <Buf_SigProcs_inst/ChA_Power_inst/count_3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_4> <Buf_SigProcs_inst/ChB_Power_inst/count_4> <Buf_SigProcs_inst/ChA_Power_inst/count_4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_5> <Buf_SigProcs_inst/ChB_Power_inst/count_5> <Buf_SigProcs_inst/ChA_Power_inst/count_5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_6> <Buf_SigProcs_inst/ChB_Power_inst/count_6> <Buf_SigProcs_inst/ChA_Power_inst/count_6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_7> <Buf_SigProcs_inst/ChB_Power_inst/count_7> <Buf_SigProcs_inst/ChA_Power_inst/count_7> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_8> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_8> <Buf_SigProcs_inst/ChB_Power_inst/count_8> <Buf_SigProcs_inst/ChA_Power_inst/count_8> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_9> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_9> <Buf_SigProcs_inst/ChB_Power_inst/count_9> <Buf_SigProcs_inst/ChA_Power_inst/count_9> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_10> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_10> <Buf_SigProcs_inst/ChB_Power_inst/N_10> <Buf_SigProcs_inst/ChA_Power_inst/N_10> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_11> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_11> <Buf_SigProcs_inst/ChB_Power_inst/N_11> <Buf_SigProcs_inst/ChA_Power_inst/N_11> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_12> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_12> <Buf_SigProcs_inst/ChB_Power_inst/N_12> <Buf_SigProcs_inst/ChA_Power_inst/N_12> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_13> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_13> <Buf_SigProcs_inst/ChB_Power_inst/N_13> <Buf_SigProcs_inst/ChA_Power_inst/N_13> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_14> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_14> <Buf_SigProcs_inst/ChB_Power_inst/N_14> <Buf_SigProcs_inst/ChA_Power_inst/N_14> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_10> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_10> <Buf_SigProcs_inst/ChB_Power_inst/count_10> <Buf_SigProcs_inst/ChA_Power_inst/count_10> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/N_15> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/N_15> <Buf_SigProcs_inst/ChB_Power_inst/N_15> <Buf_SigProcs_inst/ChA_Power_inst/N_15> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_11> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_11> <Buf_SigProcs_inst/ChB_Power_inst/count_11> <Buf_SigProcs_inst/ChA_Power_inst/count_11> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_12> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_12> <Buf_SigProcs_inst/ChB_Power_inst/count_12> <Buf_SigProcs_inst/ChA_Power_inst/count_12> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_13> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_13> <Buf_SigProcs_inst/ChB_Power_inst/count_13> <Buf_SigProcs_inst/ChA_Power_inst/count_13> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_14> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_14> <Buf_SigProcs_inst/ChB_Power_inst/count_14> <Buf_SigProcs_inst/ChA_Power_inst/count_14> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/count_15> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/count_15> <Buf_SigProcs_inst/ChB_Power_inst/count_15> <Buf_SigProcs_inst/ChA_Power_inst/count_15> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd1> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd1> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd1> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd2> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd2> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd2> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd3> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd3> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd3> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd4> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd4> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd4> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd5> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd5> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd5> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd6> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd6> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd6> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd6> 
INFO:Xst:2261 - The FF/Latch <Buf_SigProcs_inst/ChD_Power_inst/state_FSM_FFd7> in Unit <mbx2_system_top> is equivalent to the following 3 FFs/Latches, which will be removed : <Buf_SigProcs_inst/ChC_Power_inst/state_FSM_FFd7> <Buf_SigProcs_inst/ChB_Power_inst/state_FSM_FFd7> <Buf_SigProcs_inst/ChA_Power_inst/state_FSM_FFd7> 

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mbx2_system_top, actual ratio is 22.
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <DIP_Switches_8Bits> is equivalent to the following FF/Latch : <DIP_Switches_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232_USB> is equivalent to the following FF/Latch : <RS232_USB/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR3> is equivalent to the following 2 FFs/Latches : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4> in Unit <MCB_DDR3> is equivalent to the following FF/Latch : <MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4lite_0> is equivalent to the following 12 FFs/Latches : <axi4lite_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/interconnect_aresetn_resync_0>
   <axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/interconnect_aresetn_resync_0> <axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_3_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0> <axi4_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0> 
INFO:Xst:2260 - The FF/Latch <axi4_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/gen_samd.crossbar_samd/reset> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2> in Unit <Linear_Flash> is equivalent to the following FF/Latch : <Linear_Flash/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <LEDs_8Bits> is equivalent to the following FF/Latch : <LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChCD> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Fast_FIFO_ChAB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Buf_SigProcs_inst/Slow_FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop AFE_Control_Reg_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop AFE_Control_Reg_15 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop Buf_SigProcs_inst/temperature/i2c_master_inst/out_sda has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Buf_SigProcs_inst/temperature/i2c_master_inst/out_scl has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Buf_SigProcs_inst/trig_pulse/wTrig has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop LED_inst/LED has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2551
 Flip-Flops                                            : 2551

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mbx2_system_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62823
#      GND                         : 93
#      INV                         : 674
#      LUT1                        : 532
#      LUT2                        : 4751
#      LUT3                        : 12044
#      LUT4                        : 4421
#      LUT5                        : 2281
#      LUT6                        : 4985
#      LUT6_2                      : 80
#      MULT_AND                    : 1890
#      MUXCY                       : 15126
#      MUXCY_L                     : 412
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 418
#      MUXF8                       : 60
#      VCC                         : 85
#      XORCY                       : 14968
# FlipFlops/Latches                : 16419
#      FD                          : 860
#      FDC                         : 411
#      FDC_1                       : 5
#      FDCE                        : 214
#      FDE                         : 3247
#      FDE_1                       : 8
#      FDP                         : 99
#      FDPE                        : 19
#      FDR                         : 4649
#      FDRE                        : 2214
#      FDRE_1                      : 1
#      FDS                         : 4558
#      FDSE                        : 132
#      LDC                         : 2
# RAMS                             : 318
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM256X1S                   : 256
#      RAM32M                      : 23
#      RAMB16BWER                  : 32
#      RAMB8BWER                   : 1
# Shift Registers                  : 498
#      SRL16                       : 129
#      SRL16E                      : 34
#      SRLC16E                     : 233
#      SRLC32E                     : 102
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 163
#      BUFIO2                      : 1
#      IBUF                        : 28
#      IBUFDS                      : 8
#      IBUFDS_DIFF_OUT             : 1
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 36
#      IOBUFDS                     : 2
#      OBUF                        : 59
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 7
#      DSP48A1                     : 7
# Others                           : 115
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 2
#      BUFIO2_2CLK                 : 1
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 11
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 18
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2
#      PULLUP                      : 2
#      TIMESPEC                    : 3

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:           16363  out of  184304     8%  
 Number of Slice LUTs:                31390  out of  92152    34%  
    Number used as Logic:             29768  out of  92152    32%  
    Number used as Memory:             1622  out of  21680     7%  
       Number used as RAM:             1124
       Number used as SRL:              498

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  40785
   Number with an unused Flip Flop:   24422  out of  40785    59%  
   Number with an unused LUT:          9395  out of  40785    23%  
   Number of fully used LUT-FF pairs:  6968  out of  40785    17%  
   Number of unique control sets:       581

IO Utilization: 
 Number of IOs:                         176
 Number of bonded IOBs:                 173  out of    396    43%  
    IOB Flip Flops/Latches:              56

Specific Feature Utilization:
 Number of Block RAM/FIFO:               33  out of    268    12%  
    Number using Block RAM only:         33
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      7  out of    180     3%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                        | Clock buffer(FF name)                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                                                                                                 | PLL_ADV:CLKOUT2                                                                                                               | 5634  |
CLK_10MHz                                                                                                           | DCM_SP:CLK0+BUFGMUX                                                                                                           | 10668 |
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk                                                               | NONE(Buf_SigProcs_inst/temperature/i2c_master_inst/bit_count_2)                                                               | 25    |
ADC_des_inst/iob_clk/dclk_dly_p                                                                                     | BUFIO2_2CLK+BUFG                                                                                                              | 359   |
Ethernet_Lite_RX_CLK                                                                                                | IBUF                                                                                                                          | 40    |
Ethernet_Lite_TX_CLK                                                                                                | IBUF                                                                                                                          | 45    |
mb_system_i/debug_module/debug_module/drck_i                                                                        | BUFG                                                                                                                          | 205   |
mb_system_i/debug_module/Ext_JTAG_UPDATE                                                                            | NONE(mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 42    |
mb_system_i/Ethernet_Lite/IP2INTC_Irpt                                                                              | NONE(mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)              | 1     |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                  | BUFG                                                                                                                          | 229   |
Buf_SigProcs_inst/icon_test/CONTROL0<13>(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                 | 1     |
Buf_SigProcs_inst/icon_test/CONTROL1<13>(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                            | 1     |
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT                                                                          | NONE(Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD)                                                                       | 1     |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 77.236ns (Maximum Frequency: 12.947MHz)
   Minimum input arrival time before clock: 9.302ns
   Maximum output required time after clock: 9.046ns
   Maximum combinational path delay: 4.372ns

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 6 / 6
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 2 / 2
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 4889 / 504
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.016ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 7.959ns (frequency: 125.642MHz)
  Total number of paths / destination ports: 800 / 220
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -22.857ns
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.959ns (Levels of Logic = 8)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.447   1.414  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.203   0.827  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144)
     LUT6:I2->O            1   0.203   0.827  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92)
     LUT6:I2->O            1   0.203   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_4)
     MUXF7:I0->O           1   0.131   0.684  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.203   0.684  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Buf_SigProcs_inst/ila_trig8_fast_inst:CONTROL<3>'
     begin scope: 'Buf_SigProcs_inst/icon_test:CONTROL1<3>'
     LUT3:I1->O            1   0.203   0.808  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0 (N2)
     LUT6:I3->O            1   0.205   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1 (U0/U_ICON/iTDO_next)
     FDE:D                     0.102          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.959ns (2.716ns logic, 5.243ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 2.583ns (frequency: 387.117MHz)
  Total number of paths / destination ports: 710 / 535
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -12.417ns
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF) to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.203   0.856  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.322          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.583ns (0.972ns logic, 1.611ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADC_des_inst/iob_clk/dclk_dly_p
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    4.823|         |         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.630|         |         |         |
CLK                                                               |    7.292|         |         |         |
CLK_10MHz                                                         |    7.326|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |         |         |    1.948|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/CONTROL1<13>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p|         |         |    1.948|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    4.380|         |         |         |
Buf_SigProcs_inst/icon_test/CONTROL0<13>                          |         |    4.602|         |         |
Buf_SigProcs_inst/icon_test/CONTROL1<13>                          |         |    4.602|         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    8.847|         |         |         |
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT                        |    2.583|         |         |         |
CLK_10MHz                                                         |    4.380|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT|    1.984|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk|    5.508|         |         |         |
CLK_10MHz                                            |    3.828|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |   15.438|         |         |         |
CLK_10MHz                                   |    5.862|         |         |         |
Ethernet_Lite_RX_CLK                        |         |    1.909|         |         |
Ethernet_Lite_TX_CLK                        |         |    3.282|         |         |
mb_system_i/Ethernet_Lite/IP2INTC_Irpt      |    1.128|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |    3.711|    2.923|         |         |
mb_system_i/debug_module/debug_module/drck_i|    4.486|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
ADC_des_inst/iob_clk/dclk_dly_p                                   |    1.714|         |         |         |
Buf_SigProcs_inst/icon_test/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.630|         |         |         |
Buf_SigProcs_inst/temperature/i2c_master_inst/i2c_clk             |    6.563|         |         |         |
CLK                                                               |    6.971|         |         |         |
CLK_10MHz                                                         |   77.236|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.475|         |    3.737|         |
Ethernet_Lite_RX_CLK|         |         |    2.600|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    4.475|         |    3.053|         |
Ethernet_Lite_TX_CLK|         |    1.601|    2.892|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/Ethernet_Lite/IP2INTC_Irpt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/debug_module/Ext_JTAG_UPDATE
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |    1.650|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |         |    4.916|    7.982|         |
mb_system_i/debug_module/debug_module/drck_i|    1.263|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mb_system_i/debug_module/debug_module/drck_i
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
CLK                                         |    6.696|         |         |         |
mb_system_i/debug_module/Ext_JTAG_UPDATE    |         |    5.147|    2.873|         |
mb_system_i/debug_module/debug_module/drck_i|    2.408|    3.840|    3.249|         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 61.17 secs
 
--> 

Total memory usage is 415072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  306 (   0 filtered)
Number of infos    :  430 (   0 filtered)

