module RAMBYDIREC(addr,data_in,data_out,wr,cs);
       parameter memory_size=1024,word_size=8,addr_size=10;
       input [addr_size-1:0]addr;
		 input [word_size-1:0]data_in;
		 output [word_size-1:0]data_out;
		 input wr,cs;
		 reg [word_size-1:0]mem[memory_size-1:0];
		 
		 
		 assign data_out = mem[addr];
		 always @(wr or cs)
		 begin
		 if (wr) mem[addr]=data_in; 
		 end
		 
endmodule

		 
