============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:01:45 pm
  Module:                 alu_WIDTH8
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 Instance        Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------
alu_WIDTH8 NA                         303    876.546   323.765     1200.311 
  donee    register_WIDTH1_23           2      6.840     0.000        6.840 
  in1      register_WIDTH8              9     75.582     0.000       75.582 
  in2      register_WIDTH8_25           9     75.582     0.000       75.582 
  out      register_WIDTH8_24          10     58.140     0.741       58.881 
  sel      register_WIDTH3              4     19.152     0.000       19.152 
  start    register_WIDTH1              2      6.840     0.000        6.840 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:01 pm
  Module:                 alu_WIDTH16
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
                          fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance         Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
------------------------------------------------------------------------------
alu_WIDTH16 NA                          577   1605.348   637.666     2243.014 
  donee     register_WIDTH1_23            2      6.840     0.000        6.840 
  in1       register_WIDTH16             17    150.480     0.000      150.480 
  in2       register_WIDTH16_25          17    150.480     0.000      150.480 
  out       register_WIDTH16_24          17     99.180     0.000       99.180 
  sel       register_WIDTH3               4     19.152     0.000       19.152 
  start     register_WIDTH1               2      6.840     0.000        6.840 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:20 pm
  Module:                 alu_WIDTH32
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
                          fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance         Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
------------------------------------------------------------------------------
alu_WIDTH32 NA                         1208   3208.644  1346.851     4555.495 
  donee     register_WIDTH1_23            2      6.840     0.000        6.840 
  in1       register_WIDTH32             33    292.410     0.000      292.410 
  in2       register_WIDTH32_25          33    287.280     0.000      287.280 
  out       register_WIDTH32_24          33    197.676     0.000      197.676 
  sel       register_WIDTH3               4     19.152     0.000       19.152 
  start     register_WIDTH1               2      6.840     0.000        6.840 
