# Working with Altera Quartus II (Q2) and do proper versioning is not that easy
# but if you follow some rules it can be accomplished. :)
# This file should be placed into the main directory where the .qpf file is
# found. Generally Q2 throws all entities and so on in the main directory, but
# you can place all stuff also in separate folders. This approach is followed
# here. So when you create a new design create one or more folders where your
# entities will be located and put a .gitignore in there that overrides the
# ignores of this file, e.g. one single rule stating "!*" which allows now all
# type of files. When you add a MegaFunction or another entity to your design,
# simply add it to one of your private folders and Q2 will be happy and manage
# everything quite good. When you want to do versioning of your generated
# SOF/POF files, you can do this by redirecting the generated output to an own
# folder. To do this go to:
# "Assignments"
# -> "Settings
# -> "Compilation Process Settings"
# -> "Save project output files in specified directory"
# Now you can either place a .gitignore in the directory and allow the following
# list of types:
# !*.sof
# !*.pof
# or you create an own submodule in the folder to keep binary files out of your
# design.

# Need to keep all HDL files
# *.vhd
# *.v

# ignore Quartus II generated files
*_generation_script*
*_inst.vhd
*.bak
*.cmp
*.done
*.eqn
*.hex
*.html
*.jdi
*.jpg
# *.mif
*.pin
*.ptf.*
*.qar
*.qarlog
*.qws
*.rpt
*.smsg
*.sopc_builder
*.summary
*.tcl
*.txt # Explicitly add any text files used
*~
*example*
*sopc_*
# *.sdc # I want those timing files

# ignore Quartus II generated folders
/db/
db/
*/incremental_db/
*/simulation/
*/timing/
*/testbench/
*/*_sim/
/incremental_db/
db/
_output_files/
PLLJ_PLLSPE_INFO.txt

/db
/db/prev_cmp_RCB_FPGA.qmsg
/db/RCB_FPGA_3_1_7_slow_1200mv_-40c.data
/db/RCB_FPGA_3_1_7_slow_1200mv_-40c.mod
/db/RCB_FPGA_3_1_7_slow_1200mv_100c.data
/db/RCB_FPGA_3_1_7_slow_1200mv_100c.mod
/db/RCB_FPGA_3_1_MIN_fast_1200mv_-40c.data
/db/RCB_FPGA_3_1_MIN_fast_1200mv_-40c.mod
/db/RCB_FPGA_3_1_partition_pins.json
/db/RCB_FPGA_3_1.(0).cnf.cdb
/db/RCB_FPGA_3_1.(0).cnf.hdb
/db/RCB_FPGA_3_1.(1).cnf.cdb
/db/RCB_FPGA_3_1.(1).cnf.hdb
/db/RCB_FPGA_3_1.(10).cnf.cdb
/db/RCB_FPGA_3_1.(10).cnf.hdb
/db/RCB_FPGA_3_1.(11).cnf.cdb
/db/RCB_FPGA_3_1.(11).cnf.hdb
/db/RCB_FPGA_3_1.(12).cnf.cdb
/db/RCB_FPGA_3_1.(12).cnf.hdb
/db/RCB_FPGA_3_1.(13).cnf.cdb
/db/RCB_FPGA_3_1.(13).cnf.hdb
/db/RCB_FPGA_3_1.(14).cnf.cdb
/db/RCB_FPGA_3_1.(14).cnf.hdb
/db/RCB_FPGA_3_1.(15).cnf.cdb
/db/RCB_FPGA_3_1.(15).cnf.hdb
/db/RCB_FPGA_3_1.(16).cnf.cdb
/db/RCB_FPGA_3_1.(16).cnf.hdb
/db/RCB_FPGA_3_1.(17).cnf.cdb
/db/RCB_FPGA_3_1.(17).cnf.hdb
/db/RCB_FPGA_3_1.(18).cnf.cdb
/db/RCB_FPGA_3_1.(18).cnf.hdb
/db/RCB_FPGA_3_1.(19).cnf.cdb
/db/RCB_FPGA_3_1.(19).cnf.hdb
/db/RCB_FPGA_3_1.(2).cnf.cdb
/db/RCB_FPGA_3_1.(2).cnf.hdb
/db/RCB_FPGA_3_1.(20).cnf.cdb
/db/RCB_FPGA_3_1.(20).cnf.hdb
/db/RCB_FPGA_3_1.(21).cnf.cdb
/db/RCB_FPGA_3_1.(21).cnf.hdb
/db/RCB_FPGA_3_1.(22).cnf.cdb
/db/RCB_FPGA_3_1.(22).cnf.hdb
/db/RCB_FPGA_3_1.(23).cnf.cdb
/db/RCB_FPGA_3_1.(23).cnf.hdb
/db/RCB_FPGA_3_1.(24).cnf.cdb
/db/RCB_FPGA_3_1.(24).cnf.hdb
/db/RCB_FPGA_3_1.(25).cnf.cdb
/db/RCB_FPGA_3_1.(25).cnf.hdb
/db/RCB_FPGA_3_1.(26).cnf.cdb
/db/RCB_FPGA_3_1.(26).cnf.hdb
/db/RCB_FPGA_3_1.(27).cnf.cdb
/db/RCB_FPGA_3_1.(27).cnf.hdb
/db/RCB_FPGA_3_1.(28).cnf.cdb
/db/RCB_FPGA_3_1.(28).cnf.hdb
/db/RCB_FPGA_3_1.(29).cnf.cdb
/db/RCB_FPGA_3_1.(29).cnf.hdb
/db/RCB_FPGA_3_1.(3).cnf.cdb
/db/RCB_FPGA_3_1.(3).cnf.hdb
/db/RCB_FPGA_3_1.(30).cnf.cdb
/db/RCB_FPGA_3_1.(30).cnf.hdb
/db/RCB_FPGA_3_1.(31).cnf.cdb
/db/RCB_FPGA_3_1.(31).cnf.hdb
/db/RCB_FPGA_3_1.(32).cnf.cdb
/db/RCB_FPGA_3_1.(32).cnf.hdb
/db/RCB_FPGA_3_1.(33).cnf.cdb
/db/RCB_FPGA_3_1.(33).cnf.hdb
/db/RCB_FPGA_3_1.(34).cnf.cdb
/db/RCB_FPGA_3_1.(34).cnf.hdb
/db/RCB_FPGA_3_1.(35).cnf.cdb
/db/RCB_FPGA_3_1.(35).cnf.hdb
/db/RCB_FPGA_3_1.(36).cnf.cdb
/db/RCB_FPGA_3_1.(36).cnf.hdb
/db/RCB_FPGA_3_1.(37).cnf.cdb
/db/RCB_FPGA_3_1.(37).cnf.hdb
/db/RCB_FPGA_3_1.(4).cnf.cdb
/db/RCB_FPGA_3_1.(4).cnf.hdb
/db/RCB_FPGA_3_1.(5).cnf.cdb
/db/RCB_FPGA_3_1.(5).cnf.hdb
/db/RCB_FPGA_3_1.(6).cnf.cdb
/db/RCB_FPGA_3_1.(6).cnf.hdb
/db/RCB_FPGA_3_1.(7).cnf.cdb
/db/RCB_FPGA_3_1.(7).cnf.hdb
/db/RCB_FPGA_3_1.(8).cnf.cdb
/db/RCB_FPGA_3_1.(8).cnf.hdb
/db/RCB_FPGA_3_1.(9).cnf.cdb
/db/RCB_FPGA_3_1.(9).cnf.hdb
/db/RCB_FPGA_3_1.asm_labs.ddb
/db/RCB_FPGA_3_1.asm.qmsg
/db/RCB_FPGA_3_1.asm.rdb
/db/RCB_FPGA_3_1.cmp.bpm
/db/RCB_FPGA_3_1.cmp.cdb
/db/RCB_FPGA_3_1.cmp.hdb
/db/RCB_FPGA_3_1.cmp.idb
/db/RCB_FPGA_3_1.cmp.logdb
/db/RCB_FPGA_3_1.cmp.rdb
/db/RCB_FPGA_3_1.db_info
/db/RCB_FPGA_3_1.eda.qmsg
/db/RCB_FPGA_3_1.fit.qmsg
/db/RCB_FPGA_3_1.hier_info
/db/RCB_FPGA_3_1.hif
/db/RCB_FPGA_3_1.lpc.html
/db/RCB_FPGA_3_1.lpc.rdb
/db/RCB_FPGA_3_1.lpc.txt
/db/RCB_FPGA_3_1.map_bb.cdb
/db/RCB_FPGA_3_1.map_bb.hdb
/db/RCB_FPGA_3_1.map.bpm
/db/RCB_FPGA_3_1.map.cdb
/db/RCB_FPGA_3_1.map.hdb
/db/RCB_FPGA_3_1.map.kpt
/db/RCB_FPGA_3_1.map.qmsg
/db/RCB_FPGA_3_1.map.rdb
/db/RCB_FPGA_3_1.npp.qmsg
/db/RCB_FPGA_3_1.pre_map.hdb
/db/RCB_FPGA_3_1.root_partition.map.reg_db.cdb
/db/RCB_FPGA_3_1.routing.rdb
/db/RCB_FPGA_3_1.rtlv_sg_swap.cdb
/db/RCB_FPGA_3_1.rtlv_sg.cdb
/db/RCB_FPGA_3_1.rtlv.hdb
/db/RCB_FPGA_3_1.sgate_sm.nvd
/db/RCB_FPGA_3_1.sgate.nvd
/db/RCB_FPGA_3_1.sta_cmp.7_slow_1200mv_100c.tdb
/db/RCB_FPGA_3_1.sta.qmsg
/db/RCB_FPGA_3_1.sta.rdb
/db/RCB_FPGA_3_1.tiscmp.fast_1200mv_n40c.ddb
/db/RCB_FPGA_3_1.tiscmp.fastest_slow_1200mv_100c.ddb
/db/RCB_FPGA_3_1.tiscmp.fastest_slow_1200mv_n40c.ddb
/db/RCB_FPGA_3_1.tiscmp.slow_1200mv_100c.ddb
/db/RCB_FPGA_3_1.tiscmp.slow_1200mv_n40c.ddb
/db/RCB_FPGA_3_1.tmw_info
/db/RCB_FPGA_3_1.vpr.ammdb
