$date
	Wed Nov 29 14:38:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_watch_top $end
$var wire 6 ! o_sec [5:0] $end
$var wire 6 " o_min [5:0] $end
$var wire 5 # o_hour [4:0] $end
$var reg 1 $ clk $end
$var reg 30 % i_freq [29:0] $end
$var reg 1 & i_run_en $end
$var reg 1 ' reset $end
$scope module watch_top_inst_divider $end
$var wire 1 $ clk $end
$var wire 30 ( i_freq [29:0] $end
$var wire 1 & i_run_en $end
$var wire 1 ' reset $end
$var wire 1 ) w_one_sec_tick $end
$var wire 6 * sec_val [5:0] $end
$var wire 6 + min_val [5:0] $end
$var wire 5 , hour_val [4:0] $end
$var reg 5 - o_hour [4:0] $end
$var reg 6 . o_min [5:0] $end
$var reg 6 / o_sec [5:0] $end
$var reg 17 0 r_sec_cnt [16:0] $end
$scope module one_sec_gen_inst1 $end
$var wire 1 $ clk $end
$var wire 30 1 i_freq [29:0] $end
$var wire 1 & i_run_en $end
$var wire 1 ' reset $end
$var reg 1 ) o_one_sec_tick $end
$var reg 30 2 r_counter [29:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
b1010 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
x)
b1010 (
0'
0&
b1010 %
0$
bx #
bx "
bx !
$end
