// Seed: 2546512698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_4 = 'b0;
  assign module_2.type_3 = 0;
  assign id_3 = -1;
  always begin : LABEL_0
    #1 $display(1);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  wire \id_3 ;
  module_0 modCall_1 (
      \id_3 ,
      \id_3 ,
      \id_3 ,
      \id_3
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8
);
  tri1 id_10;
  wire id_11;
  assign id_10 = id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_10 = -1;
  assign id_10 = 1'b0;
endmodule
