// Seed: 1094862334
module module_0 #(
    parameter id_13 = 32'd27
) (
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    inout id_7,
    input logic id_8,
    output logic id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  logic _id_13;
  reg   id_14 = 1'd0 > id_13;
  assign id_11 = id_4;
  logic id_15;
  always @(*) force id_6 = id_14[id_13[1 : 1]];
endmodule
