Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
