var _sdram_spd_ddr4_8h =
[
    [ "SPD4_DEVICE_DESCRIPTION_STRUCT", "union_s_p_d4___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html", "union_s_p_d4___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t" ],
    [ "SPD4_REVISION_STRUCT", "union_s_p_d4___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html", "union_s_p_d4___r_e_v_i_s_i_o_n___s_t_r_u_c_t" ],
    [ "SPD4_DRAM_DEVICE_TYPE_STRUCT", "union_s_p_d4___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d4___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD4_MODULE_TYPE_STRUCT", "union_s_p_d4___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d4___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD4_SDRAM_DENSITY_BANKS_STRUCT", "union_s_p_d4___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html", "union_s_p_d4___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t" ],
    [ "SPD4_SDRAM_ADDRESSING_STRUCT", "union_s_p_d4___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html", "union_s_p_d4___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t" ],
    [ "SPD4_PRIMARY_SDRAM_PACKAGE_TYPE_STRUCT", "union_s_p_d4___p_r_i_m_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d4___p_r_i_m_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD4_SDRAM_OPTIONAL_FEATURES_STRUCT", "union_s_p_d4___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html", "union_s_p_d4___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t" ],
    [ "SPD4_SDRAM_THERMAL_REFRESH_STRUCT", "union_s_p_d4___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html", "union_s_p_d4___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t" ],
    [ "SPD4_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT", "union_s_p_d4___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html", "union_s_p_d4___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t" ],
    [ "SPD4_SECONDARY_SDRAM_PACKAGE_TYPE_STRUCT", "union_s_p_d4___s_e_c_o_n_d_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d4___s_e_c_o_n_d_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD4_MODULE_NOMINAL_VOLTAGE_STRUCT", "union_s_p_d4___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html", "union_s_p_d4___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t" ],
    [ "SPD4_MODULE_ORGANIZATION_STRUCT", "union_s_p_d4___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html", "union_s_p_d4___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t" ],
    [ "SPD4_MODULE_MEMORY_BUS_WIDTH_STRUCT", "union_s_p_d4___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html", "union_s_p_d4___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t" ],
    [ "SPD4_MODULE_THERMAL_SENSOR_STRUCT", "union_s_p_d4___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html", "union_s_p_d4___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t" ],
    [ "SPD4_EXTENDED_MODULE_TYPE_STRUCT", "union_s_p_d4___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html", "union_s_p_d4___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t" ],
    [ "SPD4_TIMEBASE_STRUCT", "union_s_p_d4___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html", "union_s_p_d4___t_i_m_e_b_a_s_e___s_t_r_u_c_t" ],
    [ "SPD4_TCK_MIN_MTB_STRUCT", "union_s_p_d4___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TCK_MAX_MTB_STRUCT", "union_s_p_d4___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_CAS_LATENCIES_SUPPORTED_STRUCT", "union_s_p_d4___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html", "union_s_p_d4___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t" ],
    [ "SPD4_TAA_MIN_MTB_STRUCT", "union_s_p_d4___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRCD_MIN_MTB_STRUCT", "union_s_p_d4___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRP_MIN_MTB_STRUCT", "union_s_p_d4___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRAS_TRC_MIN_MTB_STRUCT", "union_s_p_d4___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRAS_MIN_MTB_STRUCT", "union_s_p_d4___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRC_MIN_MTB_STRUCT", "union_s_p_d4___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRFC_MIN_MTB_STRUCT", "union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TFAW_MIN_MTB_UPPER_STRUCT", "union_s_p_d4___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t.html", "union_s_p_d4___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t" ],
    [ "SPD4_TFAW_MIN_MTB_STRUCT", "union_s_p_d4___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRRD_MIN_MTB_STRUCT", "union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TCCD_MIN_MTB_STRUCT", "union_s_p_d4___t_c_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_c_d___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TWR_UPPER_NIBBLE_STRUCT", "union_s_p_d4___t_w_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html", "union_s_p_d4___t_w_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t" ],
    [ "SPD4_TWR_MIN_MTB_STRUCT", "union_s_p_d4___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TWTR_UPPER_NIBBLE_STRUCT", "union_s_p_d4___t_w_t_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html", "union_s_p_d4___t_w_t_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t" ],
    [ "SPD4_TWTR_MIN_MTB_STRUCT", "union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t" ],
    [ "SPD4_CONNECTOR_BIT_MAPPING_BYTE_STRUCT", "union_s_p_d4___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html", "union_s_p_d4___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t" ],
    [ "SPD4_TCCD_MIN_FTB_STRUCT", "union_s_p_d4___t_c_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_c_d___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRRD_MIN_FTB_STRUCT", "union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRC_MIN_FTB_STRUCT", "union_s_p_d4___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRP_MIN_FTB_STRUCT", "union_s_p_d4___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TRCD_MIN_FTB_STRUCT", "union_s_p_d4___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TAA_MIN_FTB_STRUCT", "union_s_p_d4___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TCK_MAX_FTB_STRUCT", "union_s_p_d4___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_TCK_MIN_FTB_STRUCT", "union_s_p_d4___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html", "union_s_p_d4___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t" ],
    [ "SPD4_UNBUF_MODULE_NOMINAL_HEIGHT", "union_s_p_d4___u_n_b_u_f___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html", "union_s_p_d4___u_n_b_u_f___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t" ],
    [ "SPD4_UNBUF_MODULE_NOMINAL_THICKNESS", "union_s_p_d4___u_n_b_u_f___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html", "union_s_p_d4___u_n_b_u_f___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s" ],
    [ "SPD4_UNBUF_REFERENCE_RAW_CARD", "union_s_p_d4___u_n_b_u_f___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html", "union_s_p_d4___u_n_b_u_f___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d" ],
    [ "SPD4_UNBUF_ADDRESS_MAPPING", "union_s_p_d4___u_n_b_u_f___a_d_d_r_e_s_s___m_a_p_p_i_n_g.html", "union_s_p_d4___u_n_b_u_f___a_d_d_r_e_s_s___m_a_p_p_i_n_g" ],
    [ "SPD4_RDIMM_MODULE_NOMINAL_HEIGHT", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t" ],
    [ "SPD4_RDIMM_MODULE_NOMINAL_THICKNESS", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s" ],
    [ "SPD4_RDIMM_REFERENCE_RAW_CARD", "union_s_p_d4___r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html", "union_s_p_d4___r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d" ],
    [ "SPD4_RDIMM_MODULE_ATTRIBUTES", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html", "union_s_p_d4___r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s" ],
    [ "SPD4_RDIMM_THERMAL_HEAT_SPREADER_SOLUTION", "union_s_p_d4___r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n.html", "union_s_p_d4___r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n" ],
    [ "SPD4_MANUFACTURER_ID_CODE", "union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html", "union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e" ],
    [ "SPD4_RDIMM_REGISTER_REVISION_NUMBER", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r" ],
    [ "SPD4_RDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM", "union_s_p_d4___r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m.html", "union_s_p_d4___r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m" ],
    [ "SPD4_RDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r__103195c9394a7f6144f9e3e0df2a8330.html", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r__103195c9394a7f6144f9e3e0df2a8330" ],
    [ "SPD4_RDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k.html", "union_s_p_d4___r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k" ],
    [ "SPD4_LRDIMM_MODULE_NOMINAL_HEIGHT", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t" ],
    [ "SPD4_LRDIMM_MODULE_NOMINAL_THICKNESS", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s" ],
    [ "SPD4_LRDIMM_REFERENCE_RAW_CARD", "union_s_p_d4___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html", "union_s_p_d4___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d" ],
    [ "SPD4_LRDIMM_MODULE_ATTRIBUTES", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html", "union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s" ],
    [ "SPD4_LRDIMM_THERMAL_HEAT_SPREADER_SOLUTION", "union_s_p_d4___l_r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n.html", "union_s_p_d4___l_r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n" ],
    [ "SPD4_LRDIMM_REGISTER_REVISION_NUMBER", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r" ],
    [ "SPD4_LRDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM", "union_s_p_d4___l_r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m.html", "union_s_p_d4___l_r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m" ],
    [ "SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r9e32fb39bb159944616385a9f3a52e63.html", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r9e32fb39bb159944616385a9f3a52e63" ],
    [ "SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k.html", "union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k" ],
    [ "SPD4_LRDIMM_DATA_BUFFER_REVISION_NUMBER", "struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html", "struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r" ],
    [ "SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k" ],
    [ "SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE", "struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e.html", "struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e" ],
    [ "SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e" ],
    [ "SPD4_LRDIMM_DRAM_DRIVE_STRENGTH", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___d_r_i_v_e___s_t_r_e_n_g_t_h.html", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___d_r_i_v_e___s_t_r_e_n_g_t_h" ],
    [ "SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e" ],
    [ "SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html", "union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e" ],
    [ "SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE_RANGE", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e___r_a_n_g_e.html", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e___r_a_n_g_e" ],
    [ "SPD4_LRDIMM_DATA_BUFFER_DQ_DECISION_FEEDBACK_EQUALIZATION", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___d_q___d_e_c_i_s_i_o_n___f_e_e_d_b_a_c_k___e_q_u_a_l_i_z_a_t_i_o_n.html", "union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___d_q___d_e_c_i_s_i_o_n___f_e_e_d_b_a_c_k___e_q_u_a_l_i_z_a_t_i_o_n" ],
    [ "SPD4_NVDIMM_SUBSYSTEM_CONTROLLER_MANUFACTURER_ID_CODE", "union_s_p_d4___n_v_d_i_m_m___s_u_b_s_y_s_t_e_m___c_o_n_t_r_o_l_l_e_r___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html", "union_s_p_d4___n_v_d_i_m_m___s_u_b_s_y_s_t_e_m___c_o_n_t_r_o_l_l_e_r___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e" ],
    [ "SPD4_NVDIMM_REFERENCE_RAW_CARD", "union_s_p_d4___n_v_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html", "union_s_p_d4___n_v_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d" ],
    [ "SPD4_NVDIMM_MODULE_CHARACTERISTICS", "union_s_p_d4___n_v_d_i_m_m___m_o_d_u_l_e___c_h_a_r_a_c_t_e_r_i_s_t_i_c_s.html", "union_s_p_d4___n_v_d_i_m_m___m_o_d_u_l_e___c_h_a_r_a_c_t_e_r_i_s_t_i_c_s" ],
    [ "SPD4_NVDIMM_HYBRID_MODULE_MEDIA_TYPES", "struct_s_p_d4___n_v_d_i_m_m___h_y_b_r_i_d___m_o_d_u_l_e___m_e_d_i_a___t_y_p_e_s.html", "struct_s_p_d4___n_v_d_i_m_m___h_y_b_r_i_d___m_o_d_u_l_e___m_e_d_i_a___t_y_p_e_s" ],
    [ "SPD4_NVDIMM_FUNCTION_INTERFACE_DESCRIPTOR", "union_s_p_d4___n_v_d_i_m_m___f_u_n_c_t_i_o_n___i_n_t_e_r_f_a_c_e___d_e_s_c_r_i_p_t_o_r.html", "union_s_p_d4___n_v_d_i_m_m___f_u_n_c_t_i_o_n___i_n_t_e_r_f_a_c_e___d_e_s_c_r_i_p_t_o_r" ],
    [ "SPD4_MANUFACTURING_DATE", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_e.html", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_e" ],
    [ "SPD4_MANUFACTURER_SERIAL_NUMBER", "union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___s_e_r_i_a_l___n_u_m_b_e_r.html", "union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___s_e_r_i_a_l___n_u_m_b_e_r" ],
    [ "SPD4_MANUFACTURING_LOCATION", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___l_o_c_a_t_i_o_n.html", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___l_o_c_a_t_i_o_n" ],
    [ "SPD4_UNIQUE_MODULE_ID", "struct_s_p_d4___u_n_i_q_u_e___m_o_d_u_l_e___i_d.html", "struct_s_p_d4___u_n_i_q_u_e___m_o_d_u_l_e___i_d" ],
    [ "SPD4_CYCLIC_REDUNDANCY_CODE", "union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html", "union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e" ],
    [ "SPD4_BASE_SECTION", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n" ],
    [ "SPD4_MODULE_UNBUFFERED", "struct_s_p_d4___m_o_d_u_l_e___u_n_b_u_f_f_e_r_e_d.html", "struct_s_p_d4___m_o_d_u_l_e___u_n_b_u_f_f_e_r_e_d" ],
    [ "SPD4_MODULE_REGISTERED", "struct_s_p_d4___m_o_d_u_l_e___r_e_g_i_s_t_e_r_e_d.html", "struct_s_p_d4___m_o_d_u_l_e___r_e_g_i_s_t_e_r_e_d" ],
    [ "SPD4_MODULE_LOADREDUCED", "struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html", "struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d" ],
    [ "SPD4_MODULE_NVDIMM", "struct_s_p_d4___m_o_d_u_l_e___n_v_d_i_m_m.html", "struct_s_p_d4___m_o_d_u_l_e___n_v_d_i_m_m" ],
    [ "SPD4_MODULE_SPECIFIC", "union_s_p_d4___m_o_d_u_l_e___s_p_e_c_i_f_i_c.html", "union_s_p_d4___m_o_d_u_l_e___s_p_e_c_i_f_i_c" ],
    [ "SPD4_MODULE_PART_NUMBER", "struct_s_p_d4___m_o_d_u_l_e___p_a_r_t___n_u_m_b_e_r.html", "struct_s_p_d4___m_o_d_u_l_e___p_a_r_t___n_u_m_b_e_r" ],
    [ "SPD4_MANUFACTURER_SPECIFIC", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___s_p_e_c_i_f_i_c.html", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___s_p_e_c_i_f_i_c" ],
    [ "SPD4_MANUFACTURING_DATA", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_a.html", "struct_s_p_d4___m_a_n_u_f_a_c_t_u_r_i_n_g___d_a_t_a" ],
    [ "SPD4_END_USER_SECTION", "struct_s_p_d4___e_n_d___u_s_e_r___s_e_c_t_i_o_n.html", "struct_s_p_d4___e_n_d___u_s_e_r___s_e_c_t_i_o_n" ],
    [ "SPD_DDR4", "struct_s_p_d___d_d_r4.html", "struct_s_p_d___d_d_r4" ],
    [ "SPD4_DRAM_STEPPING", "_sdram_spd_ddr4_8h.html#a32998a840f797de25598e65dc541a690", null ],
    [ "SPD4_MODULE_REVISION_CODE", "_sdram_spd_ddr4_8h.html#a5e6e368626a455e28b5baae96f39e05b", null ],
    [ "SPD4_NVDIMM_MAXIMUM_NONVOLATILE_MEMORY_INITIALIZATION_TIME", "_sdram_spd_ddr4_8h.html#ac68e9dfb520484a2c30912267d88a622", null ],
    [ "SPD4_NVDIMM_MODULE_PRODUCT_IDENTIFIER", "_sdram_spd_ddr4_8h.html#a20af16ba9a8fec855136622d4e82c091", null ],
    [ "SPD4_NVDIMM_SUBSYSTEM_CONTROLLER_IDENTIFIER", "_sdram_spd_ddr4_8h.html#a3b92759d2ba2baa71fd71a921783d04e", null ],
    [ "SPD4_NVDIMM_SUBSYSTEM_CONTROLLER_REVISION_CODE", "_sdram_spd_ddr4_8h.html#a4249ab9e4192c63be0c2e18ccbc60384", null ]
];