<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › intc-r8a7740.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intc-r8a7740.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * R8A7740 processor support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Kuninori Morimoto &lt;kuninori.morimoto.gx@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;mach/intc.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *		INTCA</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED_INTCA</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources INTCA */</span>
	<span class="n">DIRC</span><span class="p">,</span>
	<span class="n">ATAPI</span><span class="p">,</span>
	<span class="n">IIC1_ALI</span><span class="p">,</span> <span class="n">IIC1_TACKI</span><span class="p">,</span> <span class="n">IIC1_WAITI</span><span class="p">,</span> <span class="n">IIC1_DTEI</span><span class="p">,</span>
	<span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMRX</span><span class="p">,</span>
	<span class="n">MFI</span><span class="p">,</span> <span class="n">MFIS</span><span class="p">,</span>
	<span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span><span class="p">,</span>
	<span class="n">USBHSDMAC</span><span class="p">,</span>
	<span class="n">USBF_OUL_SOF</span><span class="p">,</span> <span class="n">USBF_IXL_INT</span><span class="p">,</span>
	<span class="n">SGX540</span><span class="p">,</span>
	<span class="n">CMT1_0</span><span class="p">,</span> <span class="n">CMT1_1</span><span class="p">,</span> <span class="n">CMT1_2</span><span class="p">,</span> <span class="n">CMT1_3</span><span class="p">,</span>
	<span class="n">CMT2</span><span class="p">,</span>
	<span class="n">CMT3</span><span class="p">,</span>
	<span class="n">KEYSC</span><span class="p">,</span>
	<span class="n">SCIFA0</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span> <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA3</span><span class="p">,</span>
	<span class="n">MSIOF2</span><span class="p">,</span> <span class="n">MSIOF1</span><span class="p">,</span>
	<span class="n">SCIFA4</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="n">SCIFB</span><span class="p">,</span>
	<span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span>
	<span class="n">SDHI0_0</span><span class="p">,</span> <span class="n">SDHI0_1</span><span class="p">,</span> <span class="n">SDHI0_2</span><span class="p">,</span> <span class="n">SDHI0_3</span><span class="p">,</span>
	<span class="n">SDHI1_0</span><span class="p">,</span> <span class="n">SDHI1_1</span><span class="p">,</span> <span class="n">SDHI1_2</span><span class="p">,</span> <span class="n">SDHI1_3</span><span class="p">,</span>
	<span class="n">AP_ARM_L2CINT</span><span class="p">,</span>
	<span class="n">IRDA</span><span class="p">,</span>
	<span class="n">TPU0</span><span class="p">,</span>
	<span class="n">SCIFA6</span><span class="p">,</span> <span class="n">SCIFA7</span><span class="p">,</span>
	<span class="n">GbEther</span><span class="p">,</span>
	<span class="n">ICBS0</span><span class="p">,</span>
	<span class="n">DDM</span><span class="p">,</span>
	<span class="n">SDHI2_0</span><span class="p">,</span> <span class="n">SDHI2_1</span><span class="p">,</span> <span class="n">SDHI2_2</span><span class="p">,</span> <span class="n">SDHI2_3</span><span class="p">,</span>
	<span class="n">RWDT0</span><span class="p">,</span>
	<span class="n">DMAC1_1_DEI0</span><span class="p">,</span> <span class="n">DMAC1_1_DEI1</span><span class="p">,</span> <span class="n">DMAC1_1_DEI2</span><span class="p">,</span> <span class="n">DMAC1_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC1_2_DEI4</span><span class="p">,</span> <span class="n">DMAC1_2_DEI5</span><span class="p">,</span> <span class="n">DMAC1_2_DADERR</span><span class="p">,</span>
	<span class="n">DMAC2_1_DEI0</span><span class="p">,</span> <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC2_2_DEI4</span><span class="p">,</span> <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">,</span>
	<span class="n">DMAC3_1_DEI0</span><span class="p">,</span> <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DADERR</span><span class="p">,</span>
	<span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">,</span>
	<span class="n">USBH_INT</span><span class="p">,</span> <span class="n">USBH_OHCI</span><span class="p">,</span> <span class="n">USBH_EHCI</span><span class="p">,</span> <span class="n">USBH_PME</span><span class="p">,</span> <span class="n">USBH_BIND</span><span class="p">,</span>
	<span class="n">RSPI_OVRF</span><span class="p">,</span> <span class="n">RSPI_SPTEF</span><span class="p">,</span> <span class="n">RSPI_SPRF</span><span class="p">,</span>
	<span class="n">SPU2_0</span><span class="p">,</span> <span class="n">SPU2_1</span><span class="p">,</span>
	<span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span><span class="p">,</span>
	<span class="n">IPMMU</span><span class="p">,</span>
	<span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="n">AP_ARM_PMURQ</span><span class="p">,</span>
	<span class="n">MFIS2</span><span class="p">,</span>
	<span class="n">CPORTR2S</span><span class="p">,</span>
	<span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span><span class="p">,</span>
	<span class="n">MMCIF_0</span><span class="p">,</span> <span class="n">MMCIF_1</span><span class="p">,</span> <span class="n">MMCIF_2</span><span class="p">,</span>
	<span class="n">SIM_ERI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span> <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_TEI</span><span class="p">,</span>
	<span class="n">STPRO_0</span><span class="p">,</span> <span class="n">STPRO_1</span><span class="p">,</span> <span class="n">STPRO_2</span><span class="p">,</span> <span class="n">STPRO_3</span><span class="p">,</span> <span class="n">STPRO_4</span><span class="p">,</span>

	<span class="cm">/* interrupt groups INTCA */</span>
	<span class="n">DMAC1_1</span><span class="p">,</span> <span class="n">DMAC1_2</span><span class="p">,</span>
	<span class="n">DMAC2_1</span><span class="p">,</span> <span class="n">DMAC2_2</span><span class="p">,</span>
	<span class="n">DMAC3_1</span><span class="p">,</span> <span class="n">DMAC3_2</span><span class="p">,</span>
	<span class="n">AP_ARM1</span><span class="p">,</span> <span class="n">AP_ARM2</span><span class="p">,</span>
	<span class="n">SDHI0</span><span class="p">,</span> <span class="n">SDHI1</span><span class="p">,</span> <span class="n">SDHI2</span><span class="p">,</span>
	<span class="n">SHWYSTAT</span><span class="p">,</span>
	<span class="n">USBF</span><span class="p">,</span> <span class="n">USBH1</span><span class="p">,</span> <span class="n">USBH2</span><span class="p">,</span>
	<span class="n">RSPI</span><span class="p">,</span> <span class="n">SPU2</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">IIC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">intca_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DIRC</span><span class="p">,</span>			<span class="mh">0x0560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ATAPI</span><span class="p">,</span>		<span class="mh">0x05E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_ALI</span><span class="p">,</span>		<span class="mh">0x0780</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_TACKI</span><span class="p">,</span>		<span class="mh">0x07A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_WAITI</span><span class="p">,</span>		<span class="mh">0x07C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_DTEI</span><span class="p">,</span>		<span class="mh">0x07E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_COMMTX</span><span class="p">,</span>	<span class="mh">0x0840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_COMMRX</span><span class="p">,</span>	<span class="mh">0x0860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFI</span><span class="p">,</span>			<span class="mh">0x0900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFIS</span><span class="p">,</span>			<span class="mh">0x0920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">BBIF1</span><span class="p">,</span>		<span class="mh">0x0940</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">,</span>		<span class="mh">0x0960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBHSDMAC</span><span class="p">,</span>		<span class="mh">0x0A00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBF_OUL_SOF</span><span class="p">,</span>		<span class="mh">0x0A20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBF_IXL_INT</span><span class="p">,</span>		<span class="mh">0x0A40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SGX540</span><span class="p">,</span>		<span class="mh">0x0A60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_0</span><span class="p">,</span>		<span class="mh">0x0B00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_1</span><span class="p">,</span>		<span class="mh">0x0B20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_2</span><span class="p">,</span>		<span class="mh">0x0B40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_3</span><span class="p">,</span>		<span class="mh">0x0B60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT2</span><span class="p">,</span>			<span class="mh">0x0B80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT3</span><span class="p">,</span>			<span class="mh">0x0BA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">,</span>		<span class="mh">0x0BE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA0</span><span class="p">,</span>		<span class="mh">0x0C00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA1</span><span class="p">,</span>		<span class="mh">0x0C20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA2</span><span class="p">,</span>		<span class="mh">0x0C40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA3</span><span class="p">,</span>		<span class="mh">0x0C60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF2</span><span class="p">,</span>		<span class="mh">0x0C80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF1</span><span class="p">,</span>		<span class="mh">0x0D00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA4</span><span class="p">,</span>		<span class="mh">0x0D20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA5</span><span class="p">,</span>		<span class="mh">0x0D40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFB</span><span class="p">,</span>		<span class="mh">0x0D60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLSTEI</span><span class="p">,</span>		<span class="mh">0x0D80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTENDI</span><span class="p">,</span>	<span class="mh">0x0DA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span>	<span class="mh">0x0DC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span>	<span class="mh">0x0DE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0_0</span><span class="p">,</span>		<span class="mh">0x0E00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0_1</span><span class="p">,</span>		<span class="mh">0x0E20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0_2</span><span class="p">,</span>		<span class="mh">0x0E40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0_3</span><span class="p">,</span>		<span class="mh">0x0E60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1_0</span><span class="p">,</span>		<span class="mh">0x0E80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1_1</span><span class="p">,</span>		<span class="mh">0x0EA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1_2</span><span class="p">,</span>		<span class="mh">0x0EC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1_3</span><span class="p">,</span>		<span class="mh">0x0EE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_L2CINT</span><span class="p">,</span>	<span class="mh">0x0FA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRDA</span><span class="p">,</span>			<span class="mh">0x0480</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU0</span><span class="p">,</span>			<span class="mh">0x04A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA6</span><span class="p">,</span>		<span class="mh">0x04C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA7</span><span class="p">,</span>		<span class="mh">0x04E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GbEther</span><span class="p">,</span>		<span class="mh">0x0500</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICBS0</span><span class="p">,</span>		<span class="mh">0x0540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DDM</span><span class="p">,</span>			<span class="mh">0x1140</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI2_0</span><span class="p">,</span>		<span class="mh">0x1200</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI2_1</span><span class="p">,</span>		<span class="mh">0x1220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI2_2</span><span class="p">,</span>		<span class="mh">0x1240</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI2_3</span><span class="p">,</span>		<span class="mh">0x1260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">,</span>		<span class="mh">0x1280</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_1_DEI0</span><span class="p">,</span>		<span class="mh">0x2000</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_1_DEI1</span><span class="p">,</span>		<span class="mh">0x2020</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_1_DEI2</span><span class="p">,</span>		<span class="mh">0x2040</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_1_DEI3</span><span class="p">,</span>		<span class="mh">0x2060</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_2_DEI4</span><span class="p">,</span>		<span class="mh">0x2080</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_2_DEI5</span><span class="p">,</span>		<span class="mh">0x20A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1_2_DADERR</span><span class="p">,</span>	<span class="mh">0x20C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI0</span><span class="p">,</span>		<span class="mh">0x2100</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI1</span><span class="p">,</span>		<span class="mh">0x2120</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI2</span><span class="p">,</span>		<span class="mh">0x2140</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI3</span><span class="p">,</span>		<span class="mh">0x2160</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DEI4</span><span class="p">,</span>		<span class="mh">0x2180</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DEI5</span><span class="p">,</span>		<span class="mh">0x21A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DADERR</span><span class="p">,</span>	<span class="mh">0x21C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI0</span><span class="p">,</span>		<span class="mh">0x2200</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI1</span><span class="p">,</span>		<span class="mh">0x2220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI2</span><span class="p">,</span>		<span class="mh">0x2240</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI3</span><span class="p">,</span>		<span class="mh">0x2260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DEI4</span><span class="p">,</span>		<span class="mh">0x2280</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DEI5</span><span class="p">,</span>		<span class="mh">0x22A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DADERR</span><span class="p">,</span>	<span class="mh">0x22C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_RT</span><span class="p">,</span>		<span class="mh">0x1300</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_HS</span><span class="p">,</span>		<span class="mh">0x1320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_COM</span><span class="p">,</span>		<span class="mh">0x1340</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBH_INT</span><span class="p">,</span>		<span class="mh">0x1540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBH_OHCI</span><span class="p">,</span>		<span class="mh">0x1560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBH_EHCI</span><span class="p">,</span>		<span class="mh">0x1580</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBH_PME</span><span class="p">,</span>		<span class="mh">0x15A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBH_BIND</span><span class="p">,</span>		<span class="mh">0x15C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI_OVRF</span><span class="p">,</span>		<span class="mh">0x1780</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI_SPTEF</span><span class="p">,</span>		<span class="mh">0x17A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI_SPRF</span><span class="p">,</span>		<span class="mh">0x17C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU2_0</span><span class="p">,</span>		<span class="mh">0x1800</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU2_1</span><span class="p">,</span>		<span class="mh">0x1820</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FSI</span><span class="p">,</span>			<span class="mh">0x1840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FMSI</span><span class="p">,</span>			<span class="mh">0x1860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IPMMU</span><span class="p">,</span>		<span class="mh">0x1920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span>	<span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_PMURQ</span><span class="p">,</span>		<span class="mh">0x19A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">,</span>		<span class="mh">0x1A00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CPORTR2S</span><span class="p">,</span>		<span class="mh">0x1A20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT14</span><span class="p">,</span>		<span class="mh">0x1A40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT15</span><span class="p">,</span>		<span class="mh">0x1A60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF_0</span><span class="p">,</span>		<span class="mh">0x1AA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF_1</span><span class="p">,</span>		<span class="mh">0x1AC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMCIF_2</span><span class="p">,</span>		<span class="mh">0x1AE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_ERI</span><span class="p">,</span>		<span class="mh">0x1C00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_RXI</span><span class="p">,</span>		<span class="mh">0x1C20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_TXI</span><span class="p">,</span>		<span class="mh">0x1C40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_TEI</span><span class="p">,</span>		<span class="mh">0x1C60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STPRO_0</span><span class="p">,</span>		<span class="mh">0x1C80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STPRO_1</span><span class="p">,</span>		<span class="mh">0x1CA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STPRO_2</span><span class="p">,</span>		<span class="mh">0x1CC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STPRO_3</span><span class="p">,</span>		<span class="mh">0x1CE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">STPRO_4</span><span class="p">,</span>		<span class="mh">0x1D00</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">intca_groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC1_1</span><span class="p">,</span>
		   <span class="n">DMAC1_1_DEI0</span><span class="p">,</span> <span class="n">DMAC1_1_DEI1</span><span class="p">,</span> <span class="n">DMAC1_1_DEI2</span><span class="p">,</span> <span class="n">DMAC1_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC1_2</span><span class="p">,</span>
		   <span class="n">DMAC1_2_DEI4</span><span class="p">,</span> <span class="n">DMAC1_2_DEI5</span><span class="p">,</span> <span class="n">DMAC1_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC2_1</span><span class="p">,</span>
		   <span class="n">DMAC2_1_DEI0</span><span class="p">,</span> <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC2_2</span><span class="p">,</span>
		   <span class="n">DMAC2_2_DEI4</span><span class="p">,</span> <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC3_1</span><span class="p">,</span>
		   <span class="n">DMAC3_1_DEI0</span><span class="p">,</span> <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC3_2</span><span class="p">,</span>
		   <span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">AP_ARM1</span><span class="p">,</span>
		   <span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMRX</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">AP_ARM2</span><span class="p">,</span>
		   <span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="n">AP_ARM_PMURQ</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USBF</span><span class="p">,</span>
		   <span class="n">USBF_OUL_SOF</span><span class="p">,</span> <span class="n">USBF_IXL_INT</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span>
		   <span class="n">SDHI0_0</span><span class="p">,</span> <span class="n">SDHI0_1</span><span class="p">,</span> <span class="n">SDHI0_2</span><span class="p">,</span> <span class="n">SDHI0_3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span>
		   <span class="n">SDHI1_0</span><span class="p">,</span> <span class="n">SDHI1_1</span><span class="p">,</span> <span class="n">SDHI1_2</span><span class="p">,</span> <span class="n">SDHI1_3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SDHI2</span><span class="p">,</span>
		   <span class="n">SDHI2_0</span><span class="p">,</span> <span class="n">SDHI2_1</span><span class="p">,</span> <span class="n">SDHI2_2</span><span class="p">,</span> <span class="n">SDHI2_3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SHWYSTAT</span><span class="p">,</span>
		   <span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USBH1</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
		   <span class="n">USBH_INT</span><span class="p">,</span> <span class="n">USBH_OHCI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USBH2</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
		   <span class="n">USBH_EHCI</span><span class="p">,</span>
		   <span class="n">USBH_PME</span><span class="p">,</span> <span class="n">USBH_BIND</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span>
		   <span class="n">RSPI_OVRF</span><span class="p">,</span> <span class="n">RSPI_SPTEF</span><span class="p">,</span> <span class="n">RSPI_SPRF</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPU2</span><span class="p">,</span>
		   <span class="n">SPU2_0</span><span class="p">,</span> <span class="n">SPU2_1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span>
		   <span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IIC1</span><span class="p">,</span>
		   <span class="n">IIC1_ALI</span><span class="p">,</span> <span class="n">IIC1_TACKI</span><span class="p">,</span> <span class="n">IIC1_WAITI</span><span class="p">,</span> <span class="n">IIC1_DTEI</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">intca_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="cm">/* IMR0A / IMCR0A */</span> <span class="mh">0xe6940080</span><span class="p">,</span> <span class="mh">0xe69400c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">DMAC2_1_DEI3</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMRX</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR1A / IMCR1A */</span> <span class="mh">0xe6940084</span><span class="p">,</span> <span class="mh">0xe69400c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">ATAPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DIRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">DMAC1_1_DEI3</span><span class="p">,</span> <span class="n">DMAC1_1_DEI2</span><span class="p">,</span> <span class="n">DMAC1_1_DEI1</span><span class="p">,</span> <span class="n">DMAC1_1_DEI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR2A / IMCR2A */</span> <span class="mh">0xe6940088</span><span class="p">,</span> <span class="mh">0xe69400c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span><span class="p">,</span> <span class="n">MFIS</span><span class="p">,</span> <span class="n">MFI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR3A / IMCR3A */</span> <span class="mh">0xe694008c</span><span class="p">,</span> <span class="mh">0xe69400cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">DMAC3_1_DEI3</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI0</span><span class="p">,</span>
	    <span class="n">DMAC3_2_DADERR</span><span class="p">,</span> <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR4A / IMCR4A */</span> <span class="mh">0xe6940090</span><span class="p">,</span> <span class="mh">0xe69400d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">DDM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR5A / IMCR5A */</span> <span class="mh">0xe6940094</span><span class="p">,</span> <span class="mh">0xe69400d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC1_2_DADERR</span><span class="p">,</span> <span class="n">DMAC1_2_DEI5</span><span class="p">,</span> <span class="n">DMAC1_2_DEI4</span><span class="p">,</span>
	    <span class="n">SCIFA3</span><span class="p">,</span> <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span> <span class="n">SCIFA0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR6A / IMCR6A */</span> <span class="mh">0xe6940098</span><span class="p">,</span> <span class="mh">0xe69400d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SCIFB</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="n">SCIFA4</span><span class="p">,</span> <span class="n">MSIOF1</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR7A / IMCR7A */</span> <span class="mh">0xe694009c</span><span class="p">,</span> <span class="mh">0xe69400dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SDHI0_3</span><span class="p">,</span> <span class="n">SDHI0_2</span><span class="p">,</span> <span class="n">SDHI0_1</span><span class="p">,</span> <span class="n">SDHI0_0</span><span class="p">,</span>
	    <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="n">FLCTL_FLSTEI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR8A / IMCR8A */</span> <span class="mh">0xe69400a0</span><span class="p">,</span> <span class="mh">0xe69400e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SDHI1_3</span><span class="p">,</span> <span class="n">SDHI1_2</span><span class="p">,</span> <span class="n">SDHI1_1</span><span class="p">,</span> <span class="n">SDHI1_0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">USBHSDMAC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AP_ARM_L2CINT</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR9A / IMCR9A */</span> <span class="mh">0xe69400a4</span><span class="p">,</span> <span class="mh">0xe69400e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">CMT1_3</span><span class="p">,</span> <span class="n">CMT1_2</span><span class="p">,</span> <span class="n">CMT1_1</span><span class="p">,</span> <span class="n">CMT1_0</span><span class="p">,</span>
	    <span class="n">CMT2</span><span class="p">,</span> <span class="n">USBF_IXL_INT</span><span class="p">,</span> <span class="n">USBF_OUL_SOF</span><span class="p">,</span> <span class="n">SGX540</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR10A / IMCR10A */</span> <span class="mh">0xe69400a8</span><span class="p">,</span> <span class="mh">0xe69400e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">,</span> <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DEI4</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR11A / IMCR11A */</span> <span class="mh">0xe69400ac</span><span class="p">,</span> <span class="mh">0xe69400ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">IIC1_DTEI</span><span class="p">,</span> <span class="n">IIC1_WAITI</span><span class="p">,</span> <span class="n">IIC1_TACKI</span><span class="p">,</span> <span class="n">IIC1_ALI</span><span class="p">,</span>
	    <span class="n">ICBS0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR12A / IMCR12A */</span> <span class="mh">0xe69400b0</span><span class="p">,</span> <span class="mh">0xe69400f0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TPU0</span><span class="p">,</span> <span class="n">SCIFA6</span><span class="p">,</span>
	    <span class="n">SCIFA7</span><span class="p">,</span> <span class="n">GbEther</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR13A / IMCR13A */</span> <span class="mh">0xe69400b4</span><span class="p">,</span> <span class="mh">0xe69400f4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SDHI2_3</span><span class="p">,</span> <span class="n">SDHI2_2</span><span class="p">,</span> <span class="n">SDHI2_1</span><span class="p">,</span> <span class="n">SDHI2_0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">CMT3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RWDT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR0A3 / IMCR0A3 */</span> <span class="mh">0xe6950080</span><span class="p">,</span> <span class="mh">0xe69500c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR1A3 / IMCR1A3 */</span>
	<span class="p">{</span> <span class="cm">/* IMR2A3 / IMCR2A3 */</span> <span class="mh">0xe6950088</span><span class="p">,</span> <span class="mh">0xe69500c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">USBH_INT</span><span class="p">,</span> <span class="n">USBH_OHCI</span><span class="p">,</span>
	    <span class="n">USBH_EHCI</span><span class="p">,</span> <span class="n">USBH_PME</span><span class="p">,</span> <span class="n">USBH_BIND</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR3A3 / IMCR3A3 */</span>
	<span class="p">{</span> <span class="cm">/* IMR4A3 / IMCR4A3 */</span> <span class="mh">0xe6950090</span><span class="p">,</span> <span class="mh">0xe69500d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">RSPI_OVRF</span><span class="p">,</span> <span class="n">RSPI_SPTEF</span><span class="p">,</span> <span class="n">RSPI_SPRF</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR5A3 / IMCR5A3 */</span> <span class="mh">0xe6950094</span><span class="p">,</span> <span class="mh">0xe69500d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SPU2_0</span><span class="p">,</span> <span class="n">SPU2_1</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR6A3 / IMCR6A3 */</span> <span class="mh">0xe6950098</span><span class="p">,</span> <span class="mh">0xe69500d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPMMU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="n">AP_ARM_PMURQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR7A3 / IMCR7A3 */</span> <span class="mh">0xe695009c</span><span class="p">,</span> <span class="mh">0xe69500dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTR2S</span><span class="p">,</span> <span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">MMCIF_0</span><span class="p">,</span> <span class="n">MMCIF_1</span><span class="p">,</span> <span class="n">MMCIF_2</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR8A3 / IMCR8A3 */</span>
	<span class="p">{</span> <span class="cm">/* IMR9A3 / IMCR9A3 */</span> <span class="mh">0xe69500a4</span><span class="p">,</span> <span class="mh">0xe69500e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">SIM_ERI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span> <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_TEI</span><span class="p">,</span>
	    <span class="n">STPRO_0</span><span class="p">,</span> <span class="n">STPRO_1</span><span class="p">,</span> <span class="n">STPRO_2</span><span class="p">,</span> <span class="n">STPRO_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR10A3 / IMCR10A3 */</span> <span class="mh">0xe69500a8</span><span class="p">,</span> <span class="mh">0xe69500e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">STPRO_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">intca_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xe6940000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAA */</span> <span class="p">{</span> <span class="n">DMAC3_1</span><span class="p">,</span> <span class="n">DMAC3_2</span><span class="p">,</span> <span class="n">CMT2</span><span class="p">,</span> <span class="n">ICBS0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRBA */</span> <span class="p">{</span> <span class="n">IRDA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRCA */</span> <span class="p">{</span> <span class="n">ATAPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT1_1</span><span class="p">,</span> <span class="n">AP_ARM1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRDA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT1_2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPREA */</span> <span class="p">{</span> <span class="n">DMAC1_1</span><span class="p">,</span> <span class="n">MFIS</span><span class="p">,</span> <span class="n">MFI</span><span class="p">,</span> <span class="n">USBF</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRFA */</span> <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC1_2</span><span class="p">,</span>
					      <span class="n">SGX540</span><span class="p">,</span> <span class="n">CMT1_0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGA */</span> <span class="p">{</span> <span class="n">SCIFA0</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span>
					      <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGH */</span> <span class="p">{</span> <span class="n">MSIOF2</span><span class="p">,</span> <span class="n">USBHSDMAC</span><span class="p">,</span>
					      <span class="n">FLCTL</span><span class="p">,</span> <span class="n">SDHI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIA */</span> <span class="p">{</span> <span class="n">MSIOF1</span><span class="p">,</span> <span class="n">SCIFA4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJA */</span> <span class="p">{</span> <span class="n">DMAC2_1</span><span class="p">,</span> <span class="n">DMAC2_2</span><span class="p">,</span>
					      <span class="n">AP_ARM_L2CINT</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT1_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SDHI1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRLA */</span> <span class="p">{</span> <span class="n">TPU0</span><span class="p">,</span> <span class="n">SCIFA6</span><span class="p">,</span>
					      <span class="n">SCIFA7</span><span class="p">,</span> <span class="n">GbEther</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RWDT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNA */</span> <span class="p">{</span> <span class="n">SCIFB</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DDM</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DIRC</span><span class="p">,</span> <span class="n">SDHI2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAA3 */</span> <span class="p">{</span> <span class="n">SHWYSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRBA3 */</span>
				<span class="cm">/* IPRCA3 */</span>
				<span class="cm">/* IPRDA3 */</span>
	<span class="p">{</span> <span class="mh">0xe6950010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPREA3 */</span> <span class="p">{</span> <span class="n">USBH1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRFA3 */</span> <span class="p">{</span> <span class="n">USBH2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRGA3 */</span>
				<span class="cm">/* IPRHA3 */</span>
				<span class="cm">/* IPRIA3 */</span>
	<span class="p">{</span> <span class="mh">0xe6950024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJA3 */</span> <span class="p">{</span> <span class="n">RSPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKA3 */</span> <span class="p">{</span> <span class="n">SPU2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRLA3 */</span>
	<span class="p">{</span> <span class="mh">0xe6950030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMA3 */</span> <span class="p">{</span> <span class="n">IPMMU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNA3 */</span> <span class="p">{</span> <span class="n">AP_ARM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROA3 */</span> <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTR2S</span><span class="p">,</span>
					       <span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe695003c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRPA3 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MMCIF_0</span><span class="p">,</span> <span class="n">MMCIF_1</span><span class="p">,</span> <span class="n">MMCIF_2</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRQA3 */</span>
				<span class="cm">/* IPRRA3 */</span>
	<span class="p">{</span> <span class="mh">0xe6950048</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRSA3 */</span> <span class="p">{</span> <span class="n">SIM_ERI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span>
					       <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_TEI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe695004c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRTA3 */</span> <span class="p">{</span> <span class="n">STPRO_0</span><span class="p">,</span> <span class="n">STPRO_1</span><span class="p">,</span>
					       <span class="n">STPRO_2</span><span class="p">,</span> <span class="n">STPRO_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950050</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRUA3 */</span> <span class="p">{</span> <span class="n">STPRO_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intca_desc</span><span class="p">,</span> <span class="s">&quot;r8a7740-intca&quot;</span><span class="p">,</span>
			 <span class="n">intca_vectors</span><span class="p">,</span> <span class="n">intca_groups</span><span class="p">,</span>
			 <span class="n">intca_mask_registers</span><span class="p">,</span> <span class="n">intca_prio_registers</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">);</span>

<span class="n">INTC_IRQ_PINS_32</span><span class="p">(</span><span class="n">intca_irq_pins</span><span class="p">,</span> <span class="mh">0xe6900000</span><span class="p">,</span>
		 <span class="n">INTC_VECT</span><span class="p">,</span> <span class="s">&quot;r8a7740-intca-irq-pins&quot;</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> *		INTCS</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED_INTCS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">INTCS</span><span class="p">,</span>

	<span class="cm">/* interrupt sources INTCS */</span>

	<span class="cm">/* HUDI */</span>
	<span class="cm">/* STPRO */</span>
	<span class="cm">/* RTDMAC(1) */</span>
	<span class="n">VPU5HA2</span><span class="p">,</span>
	<span class="n">_2DG_TRAP</span><span class="p">,</span> <span class="n">_2DG_GPM_INT</span><span class="p">,</span> <span class="n">_2DG_CER_INT</span><span class="p">,</span>
	<span class="cm">/* MFI */</span>
	<span class="cm">/* BBIF2 */</span>
	<span class="n">VPU5F</span><span class="p">,</span>
	<span class="n">_2DG_BRK_INT</span><span class="p">,</span>
	<span class="cm">/* SGX540 */</span>
	<span class="cm">/* 2DDMAC */</span>
	<span class="cm">/* IPMMU */</span>
	<span class="cm">/* RTDMAC 2 */</span>
	<span class="cm">/* KEYSC */</span>
	<span class="cm">/* MSIOF */</span>
	<span class="n">IIC0_ALI</span><span class="p">,</span> <span class="n">IIC0_TACKI</span><span class="p">,</span> <span class="n">IIC0_WAITI</span><span class="p">,</span> <span class="n">IIC0_DTEI</span><span class="p">,</span>
	<span class="n">TMU0_0</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span> <span class="n">TMU0_2</span><span class="p">,</span>
	<span class="n">CMT0</span><span class="p">,</span>
	<span class="cm">/* CMT2 */</span>
	<span class="n">LMB</span><span class="p">,</span>
	<span class="n">CTI</span><span class="p">,</span>
	<span class="n">VOU</span><span class="p">,</span>
	<span class="cm">/* RWDT0 */</span>
	<span class="n">ICB</span><span class="p">,</span>
	<span class="n">VIO6C</span><span class="p">,</span>
	<span class="n">CEU20</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span>
	<span class="n">JPU</span><span class="p">,</span>
	<span class="n">LCDC0</span><span class="p">,</span>
	<span class="n">LCRC</span><span class="p">,</span>
	<span class="cm">/* RTDMAC2(1) */</span>
	<span class="cm">/* RTDMAC2(2) */</span>
	<span class="n">LCDC1</span><span class="p">,</span>
	<span class="cm">/* SPU2 */</span>
	<span class="cm">/* FSI */</span>
	<span class="cm">/* FMSI */</span>
	<span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span> <span class="n">TMU1_2</span><span class="p">,</span>
	<span class="n">CMT4</span><span class="p">,</span>
	<span class="n">DISP</span><span class="p">,</span>
	<span class="n">DSRV</span><span class="p">,</span>
	<span class="cm">/* MFIS2 */</span>
	<span class="n">CPORTS2R</span><span class="p">,</span>

	<span class="cm">/* interrupt groups INTCS */</span>
	<span class="n">_2DG1</span><span class="p">,</span>
	<span class="n">IIC0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">intcs_vectors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* HUDI */</span>
	<span class="cm">/* STPRO */</span>
	<span class="cm">/* RTDMAC(1) */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VPU5HA2</span><span class="p">,</span>		<span class="mh">0x0880</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DG_TRAP</span><span class="p">,</span>		<span class="mh">0x08A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DG_GPM_INT</span><span class="p">,</span>	<span class="mh">0x08C0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DG_CER_INT</span><span class="p">,</span>	<span class="mh">0x08E0</span><span class="p">),</span>
	<span class="cm">/* MFI */</span>
	<span class="cm">/* BBIF2 */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VPU5F</span><span class="p">,</span>		<span class="mh">0x0980</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DG_BRK_INT</span><span class="p">,</span>	<span class="mh">0x09A0</span><span class="p">),</span>
	<span class="cm">/* SGX540 */</span>
	<span class="cm">/* 2DDMAC */</span>
	<span class="cm">/* IPMMU */</span>
	<span class="cm">/* RTDMAC(2) */</span>
	<span class="cm">/* KEYSC */</span>
	<span class="cm">/* MSIOF */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_ALI</span><span class="p">,</span>		<span class="mh">0x0E00</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_TACKI</span><span class="p">,</span>		<span class="mh">0x0E20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_WAITI</span><span class="p">,</span>		<span class="mh">0x0E40</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_DTEI</span><span class="p">,</span>		<span class="mh">0x0E60</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_0</span><span class="p">,</span>		<span class="mh">0x0E80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_1</span><span class="p">,</span>		<span class="mh">0x0EA0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_2</span><span class="p">,</span>		<span class="mh">0x0EC0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT0</span><span class="p">,</span>		<span class="mh">0x0F00</span><span class="p">),</span>
	<span class="cm">/* CMT2 */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LMB</span><span class="p">,</span>			<span class="mh">0x0F60</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CTI</span><span class="p">,</span>			<span class="mh">0x0400</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VOU</span><span class="p">,</span>			<span class="mh">0x0420</span><span class="p">),</span>
	<span class="cm">/* RWDT0 */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">ICB</span><span class="p">,</span>			<span class="mh">0x0480</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VIO6C</span><span class="p">,</span>		<span class="mh">0x04E0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CEU20</span><span class="p">,</span>		<span class="mh">0x0500</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CEU21</span><span class="p">,</span>		<span class="mh">0x0520</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">JPU</span><span class="p">,</span>			<span class="mh">0x0560</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC0</span><span class="p">,</span>		<span class="mh">0x0580</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCRC</span><span class="p">,</span>		<span class="mh">0x05A0</span><span class="p">),</span>
	<span class="cm">/* RTDMAC2(1) */</span>
	<span class="cm">/* RTDMAC2(2) */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC1</span><span class="p">,</span>		<span class="mh">0x1780</span><span class="p">),</span>
	<span class="cm">/* SPU2 */</span>
	<span class="cm">/* FSI */</span>
	<span class="cm">/* FMSI */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_0</span><span class="p">,</span>		<span class="mh">0x1900</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_1</span><span class="p">,</span>		<span class="mh">0x1920</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_2</span><span class="p">,</span>		<span class="mh">0x1940</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT4</span><span class="p">,</span>		<span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DISP</span><span class="p">,</span>		<span class="mh">0x19A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSRV</span><span class="p">,</span>		<span class="mh">0x19C0</span><span class="p">),</span>
	<span class="cm">/* MFIS2 */</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CPORTS2R</span><span class="p">,</span>		<span class="mh">0x1A20</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTCS</span><span class="p">,</span>		<span class="mh">0xf80</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">intcs_groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">_2DG1</span><span class="p">,</span> <span class="cm">/*FIXME*/</span>
		   <span class="n">_2DG_CER_INT</span><span class="p">,</span> <span class="n">_2DG_GPM_INT</span><span class="p">,</span> <span class="n">_2DG_TRAP</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IIC0</span><span class="p">,</span>
		   <span class="n">IIC0_DTEI</span><span class="p">,</span> <span class="n">IIC0_WAITI</span><span class="p">,</span> <span class="n">IIC0_TACKI</span><span class="p">,</span> <span class="n">IIC0_ALI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span>
		   <span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span> <span class="n">TMU1_2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">intcs_mask_registers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	  <span class="cm">/* IMR0SA / IMCR0SA */</span> <span class="cm">/* all 0 */</span>
	<span class="p">{</span> <span class="cm">/* IMR1SA / IMCR1SA */</span> <span class="mh">0xffd20184</span><span class="p">,</span> <span class="mh">0xffd201c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">_2DG_CER_INT</span><span class="p">,</span> <span class="n">_2DG_GPM_INT</span><span class="p">,</span> <span class="n">_2DG_TRAP</span><span class="p">,</span> <span class="n">VPU5HA2</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="cm">/*STPRO*/</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR2SA / IMCR2SA */</span> <span class="mh">0xffd20188</span><span class="p">,</span> <span class="mh">0xffd201c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="cm">/*STPRO*/</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span> <span class="n">VPU5F</span><span class="p">,</span>
	    <span class="mi">0</span><span class="cm">/*BBIF2*/</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*MFI*/</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR3SA / IMCR3SA */</span> <span class="mh">0xffd2018c</span><span class="p">,</span> <span class="mh">0xffd201cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/*2DDMAC*/</span>
	    <span class="n">VIO6C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR4SA / IMCR4SA */</span> <span class="mh">0xffd20190</span><span class="p">,</span> <span class="mh">0xffd201d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VOU</span><span class="p">,</span> <span class="n">CTI</span><span class="p">,</span>
	    <span class="n">JPU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCRC</span><span class="p">,</span> <span class="n">LCDC0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR5SA / IMCR5SA */</span> <span class="cm">/*KEYSC/RTDMAC2/RTDMAC1*/</span>
	  <span class="cm">/* IMR6SA / IMCR6SA */</span> <span class="cm">/*MSIOF/SGX540*/</span>
	<span class="p">{</span> <span class="cm">/* IMR7SA / IMCR7SA */</span> <span class="mh">0xffd2019c</span><span class="p">,</span> <span class="mh">0xffd201dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU0_2</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span> <span class="n">TMU0_0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR8SA / IMCR8SA */</span> <span class="mh">0xffd201a0</span><span class="p">,</span> <span class="mh">0xffd201e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">CEU20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR9SA / IMCR9SA */</span> <span class="mh">0xffd201a4</span><span class="p">,</span> <span class="mh">0xffd201e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*RWDT0*/</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*CMT2*/</span><span class="p">,</span> <span class="n">CMT0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR10SA / IMCR10SA */</span> <span class="cm">/*IPMMU*/</span>
	<span class="p">{</span> <span class="cm">/* IMR11SA / IMCR11SA */</span> <span class="mh">0xffd201ac</span><span class="p">,</span> <span class="mh">0xffd201ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">IIC0_DTEI</span><span class="p">,</span> <span class="n">IIC0_WAITI</span><span class="p">,</span> <span class="n">IIC0_TACKI</span><span class="p">,</span> <span class="n">IIC0_ALI</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">_2DG_BRK_INT</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR12SA / IMCR12SA */</span>
	  <span class="cm">/* IMR13SA / IMCR13SA */</span>
	  <span class="cm">/* IMR0SA3 / IMCR0SA3 */</span> <span class="cm">/*RTDMAC2(1)/RTDMAC2(2)*/</span>
	  <span class="cm">/* IMR1SA3 / IMCR1SA3 */</span>
	  <span class="cm">/* IMR2SA3 / IMCR2SA3 */</span>
	  <span class="cm">/* IMR3SA3 / IMCR3SA3 */</span>
	<span class="p">{</span> <span class="cm">/* IMR4SA3 / IMCR4SA3 */</span> <span class="mh">0xffd50190</span><span class="p">,</span> <span class="mh">0xffd501d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">LCDC1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	  <span class="cm">/* IMR5SA3 / IMCR5SA3 */</span> <span class="cm">/* SPU2/FSI/FMSI */</span>
	<span class="p">{</span> <span class="cm">/* IMR6SA3 / IMCR6SA3 */</span> <span class="mh">0xffd50198</span><span class="p">,</span> <span class="mh">0xffd501d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">TMU1_0</span><span class="p">,</span> <span class="n">TMU1_1</span><span class="p">,</span> <span class="n">TMU1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">CMT4</span><span class="p">,</span> <span class="n">DISP</span><span class="p">,</span> <span class="n">DSRV</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* IMR7SA3 / IMCR7SA3 */</span> <span class="mh">0xffd5019c</span><span class="p">,</span> <span class="mh">0xffd501dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="cm">/*MFIS2*/</span><span class="p">,</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* INTAMASK */</span> <span class="mh">0xffd20104</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INTCS</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Priority is needed for INTCA to receive the INTCS interrupt */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">intcs_prio_registers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd20000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAS */</span> <span class="p">{</span> <span class="n">CTI</span><span class="p">,</span> <span class="n">VOU</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*2DDMAC*/</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRBS */</span> <span class="p">{</span> <span class="n">JPU</span><span class="p">,</span> <span class="n">LCDC0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCRC</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRCS */</span> <span class="cm">/*BBIF2*/</span>
				<span class="cm">/* IPRDS */</span>
	<span class="p">{</span> <span class="mh">0xffd20010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRES */</span> <span class="p">{</span> <span class="mi">0</span><span class="cm">/*RTDMAC(1)*/</span><span class="p">,</span> <span class="n">VPU5HA2</span><span class="p">,</span>
					      <span class="mi">0</span><span class="cm">/*MFI*/</span><span class="p">,</span> <span class="n">VPU5F</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRFS */</span> <span class="p">{</span> <span class="mi">0</span><span class="cm">/*KEYSC*/</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*RTDMAC(2)*/</span><span class="p">,</span>
					      <span class="mi">0</span><span class="cm">/*CMT2*/</span><span class="p">,</span> <span class="n">CMT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGS */</span> <span class="p">{</span> <span class="n">TMU0_0</span><span class="p">,</span> <span class="n">TMU0_1</span><span class="p">,</span>
					      <span class="n">TMU0_2</span><span class="p">,</span> <span class="n">_2DG1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRHS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*STPRO*/</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*STPRO*/</span><span class="p">,</span>
					      <span class="n">_2DG_BRK_INT</span><span class="cm">/*FIXME*/</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*MSIOF*/</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJS */</span> <span class="p">{</span> <span class="n">CEU20</span><span class="p">,</span> <span class="mi">0</span><span class="cm">/*SGX540*/</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKS */</span> <span class="p">{</span> <span class="n">VIO6C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRLS */</span> <span class="p">{</span> <span class="mi">0</span><span class="cm">/*IPMMU*/</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRMS */</span> <span class="cm">/*RWDT0*/</span>
				<span class="cm">/* IPRAS3 */</span> <span class="cm">/*RTDMAC2(1)*/</span>
				<span class="cm">/* IPRBS3 */</span> <span class="cm">/*RTDMAC2(2)*/</span>
				<span class="cm">/* IPRCS3 */</span>
				<span class="cm">/* IPRDS3 */</span>
				<span class="cm">/* IPRES3 */</span>
				<span class="cm">/* IPRFS3 */</span>
				<span class="cm">/* IPRGS3 */</span>
				<span class="cm">/* IPRHS3 */</span>
				<span class="cm">/* IPRIS3 */</span>
	<span class="p">{</span> <span class="mh">0xffd50024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJS3 */</span> <span class="p">{</span> <span class="n">LCDC1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRKS3 */</span> <span class="cm">/*SPU2/FSI/FMSi*/</span>
				<span class="cm">/* IPRLS3 */</span>
	<span class="p">{</span> <span class="mh">0xffd50030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMS3 */</span> <span class="p">{</span> <span class="n">TMU1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNS3 */</span> <span class="p">{</span> <span class="n">CMT4</span><span class="p">,</span> <span class="n">DISP</span><span class="p">,</span> <span class="n">DSRV</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROS3 */</span> <span class="p">{</span> <span class="mi">0</span><span class="cm">/*MFIS2*/</span><span class="p">,</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
				<span class="cm">/* IPRPS3 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">intcs_resources</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd20000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd201ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd50000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd501ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intcs_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;r8a7740-intcs&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">intcs_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intcs_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">intcs_vectors</span><span class="p">,</span> <span class="n">intcs_groups</span><span class="p">,</span> <span class="n">intcs_mask_registers</span><span class="p">,</span>
			   <span class="n">intcs_prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intcs_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">evtcodeas</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">intcs_evt2irq</span><span class="p">(</span><span class="n">evtcodeas</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">r8a7740_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">intevtsa</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="mh">0xffd20100</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intca_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intca_irq_pins_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intcs_desc</span><span class="p">);</span>

	<span class="cm">/* demux using INTEVTSA */</span>
	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xf80</span><span class="p">),</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">intevtsa</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xf80</span><span class="p">),</span> <span class="n">intcs_demux</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
