
---------- Begin Simulation Statistics ----------
final_tick                                  922345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847360                       # Number of bytes of host memory used
host_op_rate                                   233620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.36                       # Real time elapsed on the host
host_tick_rate                              211306400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1019738                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000922                       # Number of seconds simulated
sim_ticks                                   922345000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.395651                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  116114                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               116820                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               903                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            140255                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               94                       # Number of indirect misses.
system.cpu.branchPred.lookups                  154005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     456                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000000                       # Number of instructions committed
system.cpu.committedOps                       1019738                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.844690                       # CPI: cycles per instruction
system.cpu.discardedOps                          1923                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             428490                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            243312                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           106355                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              74439                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          187927                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.542097                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          1844690                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  10      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  571374     56.03%     56.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6238      0.61%     56.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  4094      0.40%     57.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                 15838      1.55%     58.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  6163      0.60%     59.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                21979      2.16%     61.36% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc             21979      2.16%     63.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     63.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                 2070      0.20%     63.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     32      0.00%     63.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     37      0.00%     63.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     40      0.00%     63.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2082      0.20%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 256025     25.11%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111748     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1019738                       # Class of committed instruction
system.cpu.tickCycles                         1656763                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                694                       # Transaction distribution
system.membus.trans_dist::ReadExReq               701                       # Transaction distribution
system.membus.trans_dist::ReadExResp              701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1940                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2153500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7398750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          599                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           855                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          355                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       125504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 218560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000376                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2658     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3322000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2161000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1282500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  462                       # number of demand (read+write) hits
system.l2.demand_hits::total                      719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 257                       # number of overall hits
system.l2.overall_hits::.cpu.data                 462                       # number of overall hits
system.l2.overall_hits::total                     719                       # number of overall hits
system.l2.demand_misses::.cpu.inst                598                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                797                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               598                       # number of overall misses
system.l2.overall_misses::.cpu.data               797                       # number of overall misses
system.l2.overall_misses::total                  1395                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     60895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        106605000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45710000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     60895000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       106605000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.699415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.633042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.699415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.633042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76438.127090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76405.269762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76419.354839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76438.127090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76405.269762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76419.354839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     52925000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     92655000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     52925000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     92655000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.699415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.633042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.659886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.699415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.633042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.659886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66438.127090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66405.269762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66419.354839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66438.127090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66405.269762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66419.354839                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              702                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          599                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              599                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          599                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          599                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 701                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52735500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.775442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75228.958631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75228.958631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.775442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65228.958631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65228.958631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45710000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45710000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.699415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.699415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76438.127090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76438.127090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.699415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.699415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66438.127090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66438.127090                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.270423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.270423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84994.791667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84994.791667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7199500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7199500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.270423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.270423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74994.791667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74994.791667                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          545                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             545                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10420500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10420500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19120.183486                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19120.183486                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   943.458121                       # Cycle average of tags in use
system.l2.tags.total_refs                        3496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.336898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.555250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       554.504119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       359.398751                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.016922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.028792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1209                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045654                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     33824                       # Number of tag accesses
system.l2.tags.data_accesses                    33824                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1395                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          41494235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          55302517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96796752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     41494235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41494235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         41494235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         55302517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96796752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9402250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35558500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6739.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25489.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.538462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.010541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.590708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     23.93%     23.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     23.08%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41     17.52%     64.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.84%     71.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.14%     73.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      5.13%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      3.85%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.56%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     14.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        96.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     907046000                       # Total gap between requests
system.mem_ctrls.avgGap                     650212.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 41494234.803679749370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55302516.954068161547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15249000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20309500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25482.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6004740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     72527520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         75840780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        290314560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          445759230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.289040                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    753891500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     30680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    137773500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3955560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     72527520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         57999780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        305338560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          441308580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        478.463677                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    793236000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     30680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     98429000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       369748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           369748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       369748                       # number of overall hits
system.cpu.icache.overall_hits::total          369748                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          855                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          855                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50549000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50549000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50549000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50549000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       370603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       370603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       370603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       370603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002307                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002307                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002307                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002307                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59121.637427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59121.637427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59121.637427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59121.637427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          599                       # number of writebacks
system.cpu.icache.writebacks::total               599                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          855                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          855                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          855                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          855                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49694000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49694000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58121.637427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58121.637427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58121.637427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58121.637427                       # average overall mshr miss latency
system.cpu.icache.replacements                    599                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       369748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          369748                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          855                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50549000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50549000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       370603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       370603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59121.637427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59121.637427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58121.637427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58121.637427                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.549541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              370603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            433.453801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   246.549541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            742061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           742061                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       365270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           365270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       365292                       # number of overall hits
system.cpu.dcache.overall_hits::total          365292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2681                       # number of overall misses
system.cpu.dcache.overall_misses::total          2681                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    136348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    136348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    136348500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    136348500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       367949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       367949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       367973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       367973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007286                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50895.296753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50895.296753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50857.329355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50857.329355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          702                       # number of writebacks
system.cpu.dcache.writebacks::total               702                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          877                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1804                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     83953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     84393000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     84393000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004897                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46589.067703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46589.067703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46781.042129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46781.042129                       # average overall mshr miss latency
system.cpu.dcache.replacements                    784                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       255890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          255890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12615500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       256267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       256267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33462.864721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33462.864721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31084.985836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31084.985836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106433500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106433500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60576.835515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60576.835515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62196.902655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62196.902655                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       439500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       439500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       219750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       219750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17299500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17299500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31742.201835                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31742.201835                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16754500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16754500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30742.201835                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30742.201835                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           754.379026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              367192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            203.543237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   754.379026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.736698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            737942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           737942                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    922345000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
