Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May  3 00:00:15 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                 1607        0.037        0.000                      0                 1607        3.750        0.000                       0                   688  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.362        0.000                      0                 1607        0.037        0.000                      0                 1607        3.750        0.000                       0                   688  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 1.448ns (15.292%)  route 8.021ns (84.708%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.494    11.833    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.957 r  U_Core/U_ControlUnit/q[12]_i_4__0/O
                         net (fo=1, routed)           0.817    12.774    U_Core/U_ControlUnit/q[12]_i_4__0_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.124    12.898 r  U_Core/U_ControlUnit/q[12]_i_1__0/O
                         net (fo=2, routed)           0.911    13.809    U_Core/U_ControlUnit/D[10]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.622    14.555    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X6Y14          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.512    14.853    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y14          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y14          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.917    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 1.448ns (15.525%)  route 7.879ns (84.475%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.494    11.833    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.957 r  U_Core/U_ControlUnit/q[12]_i_4__0/O
                         net (fo=1, routed)           0.817    12.774    U_Core/U_ControlUnit/q[12]_i_4__0_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.124    12.898 r  U_Core/U_ControlUnit/q[12]_i_1__0/O
                         net (fo=2, routed)           0.911    13.809    U_Core/U_ControlUnit/D[10]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.933 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.481    14.413    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA0
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.512    14.853    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.917    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 1.448ns (15.669%)  route 7.793ns (84.331%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.325    10.214    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.338 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=62, routed)          1.507    11.845    U_Core/U_ControlUnit/q_reg[30]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    11.969 r  U_Core/U_ControlUnit/q[28]_i_6__0/O
                         net (fo=1, routed)           0.776    12.744    U_Core/U_ControlUnit/q[28]_i_6__0_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    12.868 r  U_Core/U_ControlUnit/q[28]_i_1__0/O
                         net (fo=2, routed)           0.682    13.550    U_Core/U_ControlUnit/D[26]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.674 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.653    14.328    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.904    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 1.448ns (15.811%)  route 7.710ns (84.189%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.300    11.639    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.763 r  U_Core/U_ControlUnit/q[17]_i_4/O
                         net (fo=1, routed)           0.697    12.460    U_Core/U_ControlUnit/q[17]_i_4_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.584 r  U_Core/U_ControlUnit/q[17]_i_1__0/O
                         net (fo=2, routed)           0.914    13.498    U_Core/U_ControlUnit/D[15]
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.622 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.623    14.245    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.512    14.853    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y13          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.829    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 3.517ns (38.481%)  route 5.623ns (61.519%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.489     7.093    U_Core/U_DataPath/U_PC/q_reg[31]_0[7]
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.217 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_76/O
                         net (fo=1, routed)           0.000     7.217    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_76_n_0
    SLICE_X7Y9           MUXF7 (Prop_muxf7_I0_O)      0.238     7.455 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.000     7.455    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X7Y9           MUXF8 (Prop_muxf8_I0_O)      0.104     7.559 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.155     8.714    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA0
    SLICE_X8Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.342     9.056 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           1.047    10.103    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.328    10.431 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.431    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.963 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.963    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.077 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.077    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.191 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.191    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.305 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.305    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.419 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.419    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.533    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.867 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.609    12.476    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.303    12.779 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.696    13.475    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124    13.599 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.627    14.226    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.821    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 1.448ns (15.697%)  route 7.777ns (84.303%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.325    10.214    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.338 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=62, routed)          1.400    11.738    U_Core/U_ControlUnit/q_reg[30]
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124    11.862 r  U_Core/U_ControlUnit/q[24]_i_5/O
                         net (fo=1, routed)           0.703    12.565    U_Core/U_ControlUnit/q[24]_i_5_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.946    13.635    U_Core/U_ControlUnit/D[22]
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    13.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.552    14.311    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.918    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 1.448ns (15.739%)  route 7.752ns (84.261%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.325    10.214    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.338 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=62, routed)          1.421    11.759    U_Core/U_ControlUnit/q_reg[30]
    SLICE_X10Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.883 r  U_Core/U_ControlUnit/q[26]_i_4/O
                         net (fo=1, routed)           0.720    12.604    U_Core/U_ControlUnit/q[26]_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.728 r  U_Core/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           0.950    13.678    U_Core/U_ControlUnit/D[24]
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.485    14.287    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y15          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.894    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.448ns (15.795%)  route 7.720ns (84.205%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.339    11.678    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.802 r  U_Core/U_ControlUnit/q[8]_i_4/O
                         net (fo=1, routed)           0.762    12.564    U_Core/U_ControlUnit/q[8]_i_4_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.688 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.724    13.413    U_Core/U_ControlUnit/D[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.124    13.537 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.717    14.254    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.894    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.448ns (15.754%)  route 7.743ns (84.246%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.523    11.862    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.986 r  U_Core/U_ControlUnit/q[6]_i_4/O
                         net (fo=1, routed)           0.670    12.656    U_Core/U_ControlUnit/q[6]_i_4_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.780 r  U_Core/U_ControlUnit/q[6]_i_1__0/O
                         net (fo=2, routed)           0.658    13.438    U_Core/U_ControlUnit/D[4]
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.124    13.562 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.716    14.278    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.918    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.448ns (15.978%)  route 7.614ns (84.022%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.565     5.086    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.574     7.116    U_Core/U_ControlUnit/Q[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.240 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=118, routed)         1.395     8.635    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114/O
                         net (fo=2, routed)           0.600     9.359    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.483 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.282     9.765    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     9.889 r  U_Core/U_ControlUnit/q[31]_i_20/O
                         net (fo=4, routed)           0.326    10.215    U_Core/U_ControlUnit/q[31]_i_20_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.600    11.939    U_Core/U_ControlUnit/q_reg[30]_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.063 r  U_Core/U_ControlUnit/q[11]_i_4/O
                         net (fo=1, routed)           0.509    12.572    U_Core/U_ControlUnit/q[11]_i_4_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.696 r  U_Core/U_ControlUnit/q[11]_i_1__0/O
                         net (fo=2, routed)           0.752    13.448    U_Core/U_ControlUnit/D[9]
    SLICE_X9Y14          LUT6 (Prop_lut6_I4_O)        0.124    13.572 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.576    14.148    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         1.513    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y12          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.830    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.595     1.478    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_GP_UART/u_uart/U_Rx/data_reg[0]/Q
                         net (fo=1, routed)           0.056     1.675    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/DIA0
    SLICE_X2Y6           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.866     1.993    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y6           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.156     1.745    U_RAM/mem_reg_0[4]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.216     1.805    U_RAM/mem_reg_0[9]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.566     1.449    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X11Y5          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[1]/Q
                         net (fo=1, routed)           0.056     1.646    u_fnd_pp/U_APB_Intf_GPIO/slv_reg0[1]
    SLICE_X10Y5          LUT5 (Prop_lut5_I1_O)        0.045     1.691 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.691    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[1]
    SLICE_X10Y5          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.836     1.963    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.120     1.582    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.578%)  route 0.215ns (60.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.215     1.804    U_RAM/mem_reg_0[6]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.402%)  route 0.217ns (60.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.217     1.806    U_RAM/mem_reg_0[8]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.219     1.808    U_RAM/mem_reg_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.564     1.447    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/Q
                         net (fo=2, routed)           0.056     1.644    U_Core/U_DataPath/U_ExeReg_RFRD2/D[1]
    SLICE_X11Y11         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.834     1.961    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y11         FDCE (Hold_fdce_C_D)         0.075     1.522    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.396%)  route 0.246ns (63.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.246     1.837    U_RAM/mem_reg_0[5]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.594     1.477    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_uart/U_Rx/data_reg[6]/Q
                         net (fo=1, routed)           0.153     1.771    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/DIA0
    SLICE_X2Y7           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=687, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y7           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.640    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y17    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y15    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y16    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[21]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y11    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y11    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y11    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y11    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y14    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y13    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK



