<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2023.1.0.6</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</text>
<text>Date: Thu May 25 13:31:02 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>BaseDesign</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_lt,fast_hv_lt,slow_lv_ht</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>SYS_CLK</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>-0.912</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>0.129</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain SYS_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:D</cell>
 <cell>0.562</cell>
 <cell>0.547</cell>
 <cell>2.271</cell>
 <cell>1.724</cell>
 <cell>0.066</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[28]:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[15]</cell>
 <cell>0.574</cell>
 <cell>0.551</cell>
 <cell>2.200</cell>
 <cell>1.649</cell>
 <cell>-0.146</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/fq/elts_1_pc[23]:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/fq/elts_0_pc[23]:D</cell>
 <cell>0.715</cell>
 <cell>0.607</cell>
 <cell>2.376</cell>
 <cell>1.769</cell>
 <cell>0.062</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/refill_addr[27]:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DIN[14]</cell>
 <cell>0.642</cell>
 <cell>0.628</cell>
 <cell>2.273</cell>
 <cell>1.645</cell>
 <cell>-0.150</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreTimer_C0_0/CoreTimer_C0_0/Count[7]:CLK</cell>
 <cell>CoreTimer_C0_0/CoreTimer_C0_0/iPRDATA[7]:D</cell>
 <cell>0.789</cell>
 <cell>0.628</cell>
 <cell>2.421</cell>
 <cell>1.793</cell>
 <cell>0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.271</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>0.320</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>0.558</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.639</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>0.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>1.017</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>1.269</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.307</cell>
 <cell>1272</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB15_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.402</cell>
 <cell>1.709</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[0]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>+</cell>
 <cell>0.382</cell>
 <cell>2.091</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s1_victim_meta_tag[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.180</cell>
 <cell>2.271</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.271</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>0.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>0.630</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>0.723</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.294</cell>
 <cell>1.017</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>1.138</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.278</cell>
 <cell>1.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>1.459</cell>
 <cell>1272</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB15_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>1.829</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.171</cell>
 <cell>1.658</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>2.029</cell>
 <cell>-0.912</cell>
 <cell>2.029</cell>
 <cell>2.941</cell>
 <cell>0.110</cell>
 <cell>0.912</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SW_7</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>1.017</cell>
 <cell>-0.909</cell>
 <cell>1.017</cell>
 <cell>1.926</cell>
 <cell>0.062</cell>
 <cell>0.909</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SW_8</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>1.003</cell>
 <cell>-0.899</cell>
 <cell>1.003</cell>
 <cell>1.902</cell>
 <cell>0.062</cell>
 <cell>0.899</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>0.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.528</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.851</cell>
 <cell>1.379</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>net</cell>
 <cell>RX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.029</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB17:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>2.206</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB17:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.265</cell>
 <cell>516</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB17_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>2.831</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell>TX</cell>
 <cell>2.290</cell>
 <cell>3.917</cell>
 <cell>3.917</cell>
 <cell>0.000</cell>
 <cell>3.917</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>LED_4</cell>
 <cell>2.329</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell>0.000</cell>
 <cell>3.962</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>LED_7</cell>
 <cell>2.473</cell>
 <cell>4.122</cell>
 <cell>4.122</cell>
 <cell>0.000</cell>
 <cell>4.122</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>LED_6</cell>
 <cell>2.513</cell>
 <cell>4.162</cell>
 <cell>4.162</cell>
 <cell>0.000</cell>
 <cell>4.162</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>LED_5</cell>
 <cell>2.561</cell>
 <cell>4.205</cell>
 <cell>4.205</cell>
 <cell>0.000</cell>
 <cell>4.205</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.917</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.917</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>0.320</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>0.558</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.639</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>0.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>1.017</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.253</cell>
 <cell>1.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB18:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.308</cell>
 <cell>1106</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB18_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>1.627</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>1.709</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>TX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.579</cell>
 <cell>2.288</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>2.583</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TX_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.583</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.334</cell>
 <cell>3.917</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX</cell>
 <cell>net</cell>
 <cell>TX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.917</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.917</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TX</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET TCK to SYS_CLK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2]:ALn</cell>
 <cell>0.991</cell>
 <cell>0.951</cell>
 <cell>2.646</cell>
 <cell>1.695</cell>
 <cell>-0.029</cell>
 <cell>-0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/q:ALn</cell>
 <cell>0.995</cell>
 <cell>0.958</cell>
 <cell>2.650</cell>
 <cell>1.692</cell>
 <cell>-0.032</cell>
 <cell>-0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/regHWRITE:ALn</cell>
 <cell>0.981</cell>
 <cell>0.984</cell>
 <cell>2.636</cell>
 <cell>1.652</cell>
 <cell>-0.029</cell>
 <cell>-0.026</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[7]:ALn</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>2.709</cell>
 <cell>1.655</cell>
 <cell>-0.029</cell>
 <cell>-0.029</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/xmit_bit_sel[0]:ALn</cell>
 <cell>1.094</cell>
 <cell>1.103</cell>
 <cell>2.749</cell>
 <cell>1.646</cell>
 <cell>-0.032</cell>
 <cell>-0.023</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.646</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.695</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.951</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>0.320</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>0.558</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.639</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.268</cell>
 <cell>0.907</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>1.017</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB8:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>1.271</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB8:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.309</cell>
 <cell>136</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB8_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>1.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>1.734</cell>
 <cell>610</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2]:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0_CoreRESET_PF_C0_0_dff</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.912</cell>
 <cell>2.646</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.646</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>0.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>0.630</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>0.723</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.294</cell>
 <cell>1.017</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>1.138</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.275</cell>
 <cell>1.413</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>1.456</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>1.834</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.110</cell>
 <cell>1.724</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/controlReg2[2]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.029</cell>
 <cell>1.695</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.695</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0:ALn</cell>
 <cell>1.957</cell>
 <cell></cell>
 <cell>1.957</cell>
 <cell></cell>
 <cell>-0.032</cell>
 <cell>-0.160</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_2:ALn</cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell>-0.032</cell>
 <cell>-0.257</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:ALn</cell>
 <cell>2.069</cell>
 <cell></cell>
 <cell>2.069</cell>
 <cell></cell>
 <cell>-0.029</cell>
 <cell>-0.262</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_11:ALn</cell>
 <cell>2.168</cell>
 <cell></cell>
 <cell>2.168</cell>
 <cell></cell>
 <cell>-0.032</cell>
 <cell>-0.358</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_13:ALn</cell>
 <cell>2.247</cell>
 <cell></cell>
 <cell>2.247</cell>
 <cell></cell>
 <cell>-0.032</cell>
 <cell>-0.454</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.957</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>0.320</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RST_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.320</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.440</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:B</cell>
 <cell>net</cell>
 <cell>USER_RST_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.100</cell>
 <cell>1.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>1.590</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_INTERNAL_RST_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>1.957</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.957</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.294</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB17:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.281</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB17:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>N/C</cell>
 <cell>516</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB17_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_0:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.032</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:D</cell>
 <cell>0.195</cell>
 <cell>0.129</cell>
 <cell>4.817</cell>
 <cell>4.688</cell>
 <cell>0.066</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q:D</cell>
 <cell>0.202</cell>
 <cell>0.133</cell>
 <cell>4.820</cell>
 <cell>4.687</cell>
 <cell>0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/q:D</cell>
 <cell>0.203</cell>
 <cell>0.134</cell>
 <cell>4.820</cell>
 <cell>4.686</cell>
 <cell>0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q:D</cell>
 <cell>0.204</cell>
 <cell>0.135</cell>
 <cell>4.822</cell>
 <cell>4.687</cell>
 <cell>0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q:D</cell>
 <cell>0.204</cell>
 <cell>0.135</cell>
 <cell>4.821</cell>
 <cell>4.686</cell>
 <cell>0.069</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.817</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.129</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>0.651</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>0.748</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.860</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.284</cell>
 <cell>1.144</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>1.255</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>1.507</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.545</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>1.861</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>1.976</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.932</cell>
 <cell>3.908</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>3.985</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>4.239</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>4.277</cell>
 <cell>67</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.345</cell>
 <cell>4.622</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>4.704</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_RNO:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/DMCONTROL_io_q[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.777</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>4.805</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/N_47_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.012</cell>
 <cell>4.817</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.817</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.067</cell>
 <cell>1.067</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.303</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>1.614</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>1.736</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>2.013</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>2.056</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>2.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>2.564</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.380</cell>
 <cell>4.944</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>5.029</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>5.309</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>5.352</cell>
 <cell>67</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB9_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>5.740</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-1.118</cell>
 <cell>4.622</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>4.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.688</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET SYS_CLK to TCK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell>0.808</cell>
 <cell>0.743</cell>
 <cell>5.416</cell>
 <cell>4.673</cell>
 <cell>-0.032</cell>
 <cell>-0.097</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>0.794</cell>
 <cell>0.762</cell>
 <cell>5.402</cell>
 <cell>4.640</cell>
 <cell>-0.029</cell>
 <cell>-0.061</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q:ALn</cell>
 <cell>0.813</cell>
 <cell>0.769</cell>
 <cell>5.421</cell>
 <cell>4.652</cell>
 <cell>-0.032</cell>
 <cell>-0.076</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>0.988</cell>
 <cell>0.925</cell>
 <cell>5.596</cell>
 <cell>4.671</cell>
 <cell>-0.032</cell>
 <cell>-0.095</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:ALn</cell>
 <cell>1.014</cell>
 <cell>0.974</cell>
 <cell>5.622</cell>
 <cell>4.648</cell>
 <cell>-0.032</cell>
 <cell>-0.072</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>0.651</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>0.748</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>0.860</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.284</cell>
 <cell>1.144</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>1.255</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>1.507</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>1.545</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>1.861</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>1.976</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.932</cell>
 <cell>3.908</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>3.985</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>4.239</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>4.277</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>4.608</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.687</cell>
 <cell>41</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/q</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.729</cell>
 <cell>5.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.416</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.067</cell>
 <cell>1.067</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.174</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>1.303</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>1.614</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>1.736</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>2.013</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>2.056</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>2.416</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>2.564</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.380</cell>
 <cell>4.944</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>5.029</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>5.309</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>5.352</cell>
 <cell>38</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.382</cell>
 <cell>5.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-1.029</cell>
 <cell>4.705</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.032</cell>
 <cell>4.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
