# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../calc_vivado_2023.srcs/sources_1/new/ALU.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/AddALU.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/DM.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/ExtSign.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/IM.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/MUX2_1.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/MainControl.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/PC.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/RegistersBank.v" \
"../../../../calc_vivado_2023.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
