
<EDKSYSTEM EDKVERSION="14.4" EDWVERSION="1.2" TIMESTAMP="Mon Dec 07 20:08:52 2015">

  <SYSTEMINFO ARCH="zynq" DEVICE="xc7z020" PACKAGE="clg484" PART="xc7z020clg484-1" SOURCE="C:/Users/gabil/Documents/inf3610_tp4/implementation/system.xmp" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="53" LSB="0" MHS_INDEX="0" MSB="53" NAME="processing_system7_0_MIO" RIGHT="0" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[PS_REQUIRED_EXTERNAL_IO]" INSTANCE="armCortexA91" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" MHS_INDEX="1" NAME="processing_system7_0_PS_CLK" SIGIS="CLK" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[PS_REQUIRED_EXTERNAL_IO]" INSTANCE="armCortexA91" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="2" NAME="processing_system7_0_PS_PORB" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[PS_REQUIRED_EXTERNAL_IO]" INSTANCE="armCortexA91" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" MHS_INDEX="3" NAME="processing_system7_0_PS_SRSTB" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION BUSINTERFACE="[PS_REQUIRED_EXTERNAL_IO]" INSTANCE="armCortexA91" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="AMBA_AXIBus_LT1" IPTYPE="BUS" MHS_INDEX="0" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="14"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="14"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000200000002"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff000000004100b000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff000000004100a000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff000000004100c000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041008000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041009000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041007000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041005000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041006000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041004000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041002000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041003000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000041001000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff000000004100d000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100bfff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100afff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100cfff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041008fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041009fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041007fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041005fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041006fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041004fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041002fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041003fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041000fff0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041001fff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100dfff"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000100000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0011111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111011"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000080000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="armCortexA91_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="2" MSB="2" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="amba_axibus_lt1_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="3" MSB="13" NAME="M_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="amba_axibus_lt1_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="ARESETN"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="axi_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="5" MSB="2" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="amba_axibus_lt1_S_ACLK" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="6" MSB="41" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="7" MSB="95" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWADDR"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="8" MSB="23" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="9" MSB="8" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="10" MSB="5" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="11" MSB="5" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="12" MSB="11" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="13" MSB="8" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="14" MSB="11" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="15" MSB="2" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="16" MSB="2" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="17" MSB="2" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_AWREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="18" MSB="41" NAME="S_AXI_WID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="19" MSB="95" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WDATA"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="20" MSB="11" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WSTRB"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="21" MSB="2" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="22" MSB="2" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="24" MSB="2" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_WREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="25" MSB="41" NAME="S_AXI_BID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="26" MSB="5" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="amba_axibus_lt1_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_BRESP"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="27" MSB="2" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="28" MSB="2" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_BVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="29" MSB="2" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_BREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="30" MSB="41" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="31" MSB="95" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARADDR"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="23" LSB="0" MPD_INDEX="32" MSB="23" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="33" MSB="8" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="34" MSB="5" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="35" MSB="5" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="36" MSB="11" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="37" MSB="8" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="38" MSB="11" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="39" MSB="2" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="41" MSB="2" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ARREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="42" MSB="41" NAME="S_AXI_RID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="95" LSB="0" MPD_INDEX="43" MSB="95" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RDATA"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="44" MSB="5" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RRESP"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="45" MSB="2" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="46" MSB="2" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="47" MSB="2" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="48" MSB="2" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_RREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="49" MSB="13" NAME="M_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="amba_axibus_lt1_M_ACLK" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWID" DIR="O" ENDIAN="LITTLE" LEFT="195" LSB="0" MPD_INDEX="50" MSB="195" NAME="M_AXI_AWID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="447" LSB="0" MPD_INDEX="51" MSB="447" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="AWADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="111" LSB="0" MPD_INDEX="52" MSB="111" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="53" MSB="41" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="54" MSB="27" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="55" MSB="27" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="56" MSB="55" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="57" MSB="41" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="58" MSB="55" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="59" MSB="55" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="60" MSB="13" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWVALID" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="61" MSB="13" NAME="M_AXI_AWVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="AWVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_AWREADY" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="62" MSB="13" NAME="M_AXI_AWREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="AWREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WID" DIR="O" ENDIAN="LITTLE" LEFT="195" LSB="0" MPD_INDEX="63" MSB="195" NAME="M_AXI_WID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="447" LSB="0" MPD_INDEX="64" MSB="447" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="WDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="65" MSB="55" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="WSTRB"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WLAST" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="66" MSB="13" NAME="M_AXI_WLAST" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WUSER" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="67" MSB="13" NAME="M_AXI_WUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WVALID" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="68" MSB="13" NAME="M_AXI_WVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="WVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_WREADY" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="69" MSB="13" NAME="M_AXI_WREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="WREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_BID" DIR="I" ENDIAN="LITTLE" LEFT="195" LSB="0" MPD_INDEX="70" MSB="195" NAME="M_AXI_BID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="71" MSB="27" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="amba_axibus_lt1_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="BRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_BUSER" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="72" MSB="13" NAME="M_AXI_BUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_BVALID" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="73" MSB="13" NAME="M_AXI_BVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="BVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_BREADY" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="74" MSB="13" NAME="M_AXI_BREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="BREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARID" DIR="O" ENDIAN="LITTLE" LEFT="195" LSB="0" MPD_INDEX="75" MSB="195" NAME="M_AXI_ARID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="447" LSB="0" MPD_INDEX="76" MSB="447" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="ARADDR"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="111" LSB="0" MPD_INDEX="77" MSB="111" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="78" MSB="41" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="79" MSB="27" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="80" MSB="27" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="81" MSB="55" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="41" LSB="0" MPD_INDEX="82" MSB="41" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="83" MSB="55" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="55" LSB="0" MPD_INDEX="84" MSB="55" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="85" MSB="13" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARVALID" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="86" MSB="13" NAME="M_AXI_ARVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="ARVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_ARREADY" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="87" MSB="13" NAME="M_AXI_ARREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="ARREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RID" DIR="I" ENDIAN="LITTLE" LEFT="195" LSB="0" MPD_INDEX="88" MSB="195" NAME="M_AXI_RID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="447" LSB="0" MPD_INDEX="89" MSB="447" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="RDATA"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="27" LSB="0" MPD_INDEX="90" MSB="27" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="RRESP"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RLAST" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="91" MSB="13" NAME="M_AXI_RLAST" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RUSER" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="92" MSB="13" NAME="M_AXI_RUSER" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RVALID" DIR="I" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="93" MSB="13" NAME="M_AXI_RVALID" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="RVALID"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="amba_axibus_lt1_M_RREADY" DIR="O" ENDIAN="LITTLE" LEFT="13" LSB="0" MPD_INDEX="94" MSB="13" NAME="M_AXI_RREADY" RIGHT="0" SIGNAME="amba_axibus_lt1_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="RREADY"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="142" MSB="36" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="144" MSB="36" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="145" MSB="17" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="146" MSB="31" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="147" MSB="18" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="148" MSB="31" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="149" MSB="6" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="151" MSB="36" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="153" MSB="36" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="154" MSB="17" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="155" MSB="31" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="156" MSB="18" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="157" MSB="31" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="158" MSB="6" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="160" MSB="36" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="162" MSB="36" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="163" MSB="17" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="164" MSB="31" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="165" MSB="18" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="166" MSB="31" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="167" MSB="6" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="169" MSB="36" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="171" MSB="36" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="172" MSB="17" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="173" MSB="31" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="174" MSB="18" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="175" MSB="31" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="176" MSB="6" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="178" MSB="36" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="180" MSB="36" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="181" MSB="17" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="182" MSB="31" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="183" MSB="18" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="184" MSB="31" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="185" MSB="6" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="187" MSB="36" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="189" MSB="36" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="190" MSB="17" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="191" MSB="31" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="192" MSB="18" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="193" MSB="31" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="194" MSB="6" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="196" MSB="36" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="36" LSB="0" MPD_INDEX="198" MSB="36" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="17" LSB="0" MPD_INDEX="199" MSB="17" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="200" MSB="31" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="18" LSB="0" MPD_INDEX="201" MSB="18" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="202" MSB="31" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="6" LSB="0" MPD_INDEX="203" MSB="6" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.10.a" INSTANCE="DebugModule1" IPTYPE="PERIPHERAL" MHS_INDEX="1" MODCLASS="DEBUG" MODTYPE="mdm">
      <DESCRIPTION TYPE="SHORT">MicroBlaze Debug Module (MDM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Debug module for MicroBlaze Soft Processor.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_JTAG_CHAIN" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_INTERCONNECT" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="3" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x4100C000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x4100CFFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="6" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="12" NAME="C_MB_DBG_PORTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_USE_UART" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_USE_BSCAN" TYPE="integer" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="4" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" MPD_INDEX="0" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="1" NAME="Debug_SYS_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="Ext_BRK" DIR="O" MPD_INDEX="2" NAME="Ext_BRK" SIGNAME="Ext_BRK">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="Ext_NM_BRK" DIR="O" MPD_INDEX="3" NAME="Ext_NM_BRK" SIGNAME="Ext_NM_BRK">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="5" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="6" MSB="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="9" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[(C_S_AXI_DATA_WIDTH/8-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="11" NAME="S_AXI_WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="12" NAME="S_AXI_WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="13" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="14" NAME="S_AXI_BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="15" NAME="S_AXI_BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="16" MSB="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(C_S_AXI_ADDR_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="17" NAME="S_AXI_ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="18" NAME="S_AXI_ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="21" NAME="S_AXI_RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="22" NAME="S_AXI_RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="23" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="24" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="25" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="26" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="PLB_PAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="28" NAME="PLB_SAValid" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="PLB_rdPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="30" NAME="PLB_wrPrim" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="31" MSB="0" NAME="PLB_masterID" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="32" NAME="PLB_abort" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="33" NAME="PLB_busLock" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="PLB_RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="PLB_BE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="36" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="37" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="39" NAME="PLB_lockErr" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="40" MSB="0" NAME="PLB_wrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="41" NAME="PLB_wrBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="42" NAME="PLB_rdBurst" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="43" NAME="PLB_wrPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="44" NAME="PLB_rdPendReq" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="45" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="47" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="48" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="49" NAME="Sl_addrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="51" NAME="Sl_wait" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="52" NAME="Sl_rearbitrate" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="53" NAME="Sl_wrDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="54" NAME="Sl_wrComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="55" NAME="Sl_wrBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="Sl_rdDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="58" NAME="Sl_rdDAck" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="59" NAME="Sl_rdComp" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="60" NAME="Sl_rdBTerm" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="61" MSB="0" NAME="Sl_MBusy" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="62" MSB="0" NAME="Sl_MWrErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="63" MSB="0" NAME="Sl_MRdErr" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="64" MSB="0" NAME="Sl_MIRQ" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="65" NAME="Dbg_Clk_0" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="66" NAME="Dbg_TDI_0" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="67" NAME="Dbg_TDO_0" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="68" MSB="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="69" NAME="Dbg_Capture_0" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="70" NAME="Dbg_Shift_0" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="71" NAME="Dbg_Update_0" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="72" NAME="Dbg_Rst_0" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="73" NAME="Dbg_Clk_1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="74" NAME="Dbg_TDI_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="75" NAME="Dbg_TDO_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="76" MSB="0" NAME="Dbg_Reg_En_1" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="77" NAME="Dbg_Capture_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="Dbg_Shift_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="79" NAME="Dbg_Update_1" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="Dbg_Rst_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="81" NAME="Dbg_Clk_2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="82" NAME="Dbg_TDI_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="83" NAME="Dbg_TDO_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="84" MSB="0" NAME="Dbg_Reg_En_2" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="85" NAME="Dbg_Capture_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="86" NAME="Dbg_Shift_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="87" NAME="Dbg_Update_2" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="88" NAME="Dbg_Rst_2" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="89" NAME="Dbg_Clk_3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="90" NAME="Dbg_TDI_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="91" NAME="Dbg_TDO_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="92" MSB="0" NAME="Dbg_Reg_En_3" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="93" NAME="Dbg_Capture_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="94" NAME="Dbg_Shift_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="95" NAME="Dbg_Update_3" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="96" NAME="Dbg_Rst_3" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="Dbg_Clk_4" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="98" NAME="Dbg_TDI_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="Dbg_TDO_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="100" MSB="0" NAME="Dbg_Reg_En_4" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="101" NAME="Dbg_Capture_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="Dbg_Shift_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="103" NAME="Dbg_Update_4" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_4" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="104" NAME="Dbg_Rst_4" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="105" NAME="Dbg_Clk_5" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="Dbg_TDI_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="107" NAME="Dbg_TDO_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="108" MSB="0" NAME="Dbg_Reg_En_5" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="Dbg_Capture_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="110" NAME="Dbg_Shift_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="Dbg_Update_5" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_5" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="112" NAME="Dbg_Rst_5" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="113" NAME="Dbg_Clk_6" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="114" NAME="Dbg_TDI_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="115" NAME="Dbg_TDO_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="116" MSB="0" NAME="Dbg_Reg_En_6" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="117" NAME="Dbg_Capture_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="118" NAME="Dbg_Shift_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="119" NAME="Dbg_Update_6" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_6" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="120" NAME="Dbg_Rst_6" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="121" NAME="Dbg_Clk_7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="122" NAME="Dbg_TDI_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="123" NAME="Dbg_TDO_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="124" MSB="0" NAME="Dbg_Reg_En_7" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="125" NAME="Dbg_Capture_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="126" NAME="Dbg_Shift_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="127" NAME="Dbg_Update_7" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_7" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="128" NAME="Dbg_Rst_7" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="129" NAME="Dbg_Clk_8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="130" NAME="Dbg_TDI_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="131" NAME="Dbg_TDO_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="132" MSB="0" NAME="Dbg_Reg_En_8" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="133" NAME="Dbg_Capture_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="134" NAME="Dbg_Shift_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="135" NAME="Dbg_Update_8" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_8" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="136" NAME="Dbg_Rst_8" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="137" NAME="Dbg_Clk_9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="138" NAME="Dbg_TDI_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="139" NAME="Dbg_TDO_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="140" MSB="0" NAME="Dbg_Reg_En_9" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="141" NAME="Dbg_Capture_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="142" NAME="Dbg_Shift_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="143" NAME="Dbg_Update_9" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_9" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="144" NAME="Dbg_Rst_9" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="145" NAME="Dbg_Clk_10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="146" NAME="Dbg_TDI_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="147" NAME="Dbg_TDO_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="148" MSB="0" NAME="Dbg_Reg_En_10" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="149" NAME="Dbg_Capture_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="150" NAME="Dbg_Shift_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="151" NAME="Dbg_Update_10" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_10" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="152" NAME="Dbg_Rst_10" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="153" NAME="Dbg_Clk_11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="154" NAME="Dbg_TDI_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="155" NAME="Dbg_TDO_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="156" MSB="0" NAME="Dbg_Reg_En_11" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="157" NAME="Dbg_Capture_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="158" NAME="Dbg_Shift_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="159" NAME="Dbg_Update_11" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_11" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="160" NAME="Dbg_Rst_11" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="161" NAME="Dbg_Clk_12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="162" NAME="Dbg_TDI_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="163" NAME="Dbg_TDO_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="164" MSB="0" NAME="Dbg_Reg_En_12" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="165" NAME="Dbg_Capture_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="166" NAME="Dbg_Shift_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="167" NAME="Dbg_Update_12" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_12" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="168" NAME="Dbg_Rst_12" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="169" NAME="Dbg_Clk_13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="170" NAME="Dbg_TDI_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="171" NAME="Dbg_TDO_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="172" MSB="0" NAME="Dbg_Reg_En_13" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="173" NAME="Dbg_Capture_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="174" NAME="Dbg_Shift_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="175" NAME="Dbg_Update_13" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_13" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="176" NAME="Dbg_Rst_13" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="177" NAME="Dbg_Clk_14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="178" NAME="Dbg_TDI_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="179" NAME="Dbg_TDO_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="180" MSB="0" NAME="Dbg_Reg_En_14" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="181" NAME="Dbg_Capture_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="182" NAME="Dbg_Shift_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="183" NAME="Dbg_Update_14" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_14" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="184" NAME="Dbg_Rst_14" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="185" NAME="Dbg_Clk_15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="186" NAME="Dbg_TDI_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="187" NAME="Dbg_TDO_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="188" MSB="0" NAME="Dbg_Reg_En_15" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="189" NAME="Dbg_Capture_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="190" NAME="Dbg_Shift_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="191" NAME="Dbg_Update_15" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_15" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="192" NAME="Dbg_Rst_15" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="Dbg_Clk_16" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="Dbg_TDI_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="195" NAME="Dbg_TDO_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="196" MSB="0" NAME="Dbg_Reg_En_16" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="Dbg_Capture_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="198" NAME="Dbg_Shift_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="199" NAME="Dbg_Update_16" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_16" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="Dbg_Rst_16" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="201" NAME="Dbg_Clk_17" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="Dbg_TDI_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="203" NAME="Dbg_TDO_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="204" MSB="0" NAME="Dbg_Reg_En_17" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="Dbg_Capture_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="206" NAME="Dbg_Shift_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="Dbg_Update_17" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_17" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="208" NAME="Dbg_Rst_17" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="209" NAME="Dbg_Clk_18" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="210" NAME="Dbg_TDI_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="211" NAME="Dbg_TDO_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="212" MSB="0" NAME="Dbg_Reg_En_18" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="213" NAME="Dbg_Capture_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="214" NAME="Dbg_Shift_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="215" NAME="Dbg_Update_18" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_18" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="216" NAME="Dbg_Rst_18" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="217" NAME="Dbg_Clk_19" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="218" NAME="Dbg_TDI_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="219" NAME="Dbg_TDO_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="220" MSB="0" NAME="Dbg_Reg_En_19" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="Dbg_Capture_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="Dbg_Shift_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="Dbg_Update_19" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_19" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="Dbg_Rst_19" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="225" NAME="Dbg_Clk_20" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="Dbg_TDI_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="227" NAME="Dbg_TDO_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="228" MSB="0" NAME="Dbg_Reg_En_20" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="229" NAME="Dbg_Capture_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="230" NAME="Dbg_Shift_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="231" NAME="Dbg_Update_20" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_20" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="232" NAME="Dbg_Rst_20" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="233" NAME="Dbg_Clk_21" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="234" NAME="Dbg_TDI_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="Dbg_TDO_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="236" MSB="0" NAME="Dbg_Reg_En_21" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="237" NAME="Dbg_Capture_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="238" NAME="Dbg_Shift_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="239" NAME="Dbg_Update_21" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_21" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="240" NAME="Dbg_Rst_21" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="241" NAME="Dbg_Clk_22" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="242" NAME="Dbg_TDI_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="243" NAME="Dbg_TDO_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="244" MSB="0" NAME="Dbg_Reg_En_22" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="245" NAME="Dbg_Capture_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="246" NAME="Dbg_Shift_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="Dbg_Update_22" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_22" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="248" NAME="Dbg_Rst_22" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="249" NAME="Dbg_Clk_23" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="250" NAME="Dbg_TDI_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="251" NAME="Dbg_TDO_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="252" MSB="0" NAME="Dbg_Reg_En_23" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="253" NAME="Dbg_Capture_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="254" NAME="Dbg_Shift_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="255" NAME="Dbg_Update_23" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_23" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="256" NAME="Dbg_Rst_23" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="257" NAME="Dbg_Clk_24" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="258" NAME="Dbg_TDI_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="259" NAME="Dbg_TDO_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="260" MSB="0" NAME="Dbg_Reg_En_24" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="261" NAME="Dbg_Capture_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="262" NAME="Dbg_Shift_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="Dbg_Update_24" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_24" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="Dbg_Rst_24" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="Dbg_Clk_25" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="266" NAME="Dbg_TDI_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="267" NAME="Dbg_TDO_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="268" MSB="0" NAME="Dbg_Reg_En_25" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="269" NAME="Dbg_Capture_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="270" NAME="Dbg_Shift_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="271" NAME="Dbg_Update_25" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_25" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="272" NAME="Dbg_Rst_25" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="273" NAME="Dbg_Clk_26" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="274" NAME="Dbg_TDI_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="275" NAME="Dbg_TDO_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="276" MSB="0" NAME="Dbg_Reg_En_26" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="277" NAME="Dbg_Capture_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="278" NAME="Dbg_Shift_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="279" NAME="Dbg_Update_26" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_26" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="280" NAME="Dbg_Rst_26" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="281" NAME="Dbg_Clk_27" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="282" NAME="Dbg_TDI_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="283" NAME="Dbg_TDO_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="284" MSB="0" NAME="Dbg_Reg_En_27" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="Dbg_Capture_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="Dbg_Shift_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="Dbg_Update_27" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_27" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="Dbg_Rst_27" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="Dbg_Clk_28" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="290" NAME="Dbg_TDI_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="291" NAME="Dbg_TDO_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="292" MSB="0" NAME="Dbg_Reg_En_28" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="293" NAME="Dbg_Capture_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="294" NAME="Dbg_Shift_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="295" NAME="Dbg_Update_28" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_28" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="296" NAME="Dbg_Rst_28" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="297" NAME="Dbg_Clk_29" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="298" NAME="Dbg_TDI_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="299" NAME="Dbg_TDO_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="300" MSB="0" NAME="Dbg_Reg_En_29" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="301" NAME="Dbg_Capture_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="302" NAME="Dbg_Shift_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="303" NAME="Dbg_Update_29" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_29" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="304" NAME="Dbg_Rst_29" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="305" NAME="Dbg_Clk_30" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="306" NAME="Dbg_TDI_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="307" NAME="Dbg_TDO_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="308" MSB="0" NAME="Dbg_Reg_En_30" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="309" NAME="Dbg_Capture_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="310" NAME="Dbg_Shift_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="311" NAME="Dbg_Update_30" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_30" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="312" NAME="Dbg_Rst_30" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="313" NAME="Dbg_Clk_31" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="314" NAME="Dbg_TDI_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="315" NAME="Dbg_TDO_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="316" MSB="0" NAME="Dbg_Reg_En_31" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="317" NAME="Dbg_Capture_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="318" NAME="Dbg_Shift_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="319" NAME="Dbg_Update_31" SIGNAME="__NOC__"/>
        <PORT BUS="MBDEBUG_31" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="320" NAME="Dbg_Rst_31" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="321" NAME="bscan_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="322" NAME="bscan_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="323" NAME="bscan_shift" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="324" NAME="bscan_update" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="325" NAME="bscan_capture" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="326" NAME="bscan_sel1" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="327" NAME="bscan_drck1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="328" NAME="bscan_tdo1" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="329" NAME="bscan_ext_tdi" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="330" NAME="bscan_ext_reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="331" NAME="bscan_ext_shift" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="332" NAME="bscan_ext_update" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="333" NAME="bscan_ext_capture" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="334" NAME="bscan_ext_sel" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="335" NAME="bscan_ext_drck" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="336" NAME="bscan_ext_tdo" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="337" NAME="Ext_JTAG_DRCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="338" NAME="Ext_JTAG_RESET" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="339" NAME="Ext_JTAG_SEL" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="340" NAME="Ext_JTAG_CAPTURE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="341" NAME="Ext_JTAG_SHIFT" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="342" NAME="Ext_JTAG_UPDATE" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="343" NAME="Ext_JTAG_TDI" SIGNAME="__NOC__"/>
        <PORT BUS="XMTC" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="344" NAME="Ext_JTAG_TDO" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_VALID="FALSE" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="2" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_0"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="3" NAME="MBDEBUG_1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_1"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_1"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="4" NAME="MBDEBUG_2" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_2"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_2"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="5" NAME="MBDEBUG_3" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_3"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_3"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="6" NAME="MBDEBUG_4" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_4"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_4"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_4"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="7" NAME="MBDEBUG_5" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_5"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_5"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_5"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="8" NAME="MBDEBUG_6" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_6"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_6"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_6"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="9" NAME="MBDEBUG_7" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_7"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_7"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="10" NAME="MBDEBUG_8" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_8"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_8"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_8"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="11" NAME="MBDEBUG_9" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_9"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_9"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_9"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="12" NAME="MBDEBUG_10" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_10"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_10"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_10"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="13" NAME="MBDEBUG_11" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_11"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_11"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_11"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="14" NAME="MBDEBUG_12" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_12"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_12"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_12"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="15" NAME="MBDEBUG_13" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_13"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_13"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_13"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="16" NAME="MBDEBUG_14" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_14"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_14"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_14"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="17" NAME="MBDEBUG_15" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_15"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_15"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_15"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="18" NAME="MBDEBUG_16" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_16"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_16"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_16"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="19" NAME="MBDEBUG_17" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_17"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_17"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_17"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="20" NAME="MBDEBUG_18" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_18"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_18"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_18"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="21" NAME="MBDEBUG_19" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_19"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_19"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_19"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="22" NAME="MBDEBUG_20" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_20"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_20"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_20"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="23" NAME="MBDEBUG_21" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_21"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_21"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_21"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="24" NAME="MBDEBUG_22" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_22"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_22"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_22"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="25" NAME="MBDEBUG_23" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_23"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_23"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_23"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="26" NAME="MBDEBUG_24" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_24"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_24"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_24"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="27" NAME="MBDEBUG_25" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_25"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_25"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_25"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="28" NAME="MBDEBUG_26" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_26"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_26"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_26"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="29" NAME="MBDEBUG_27" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_27"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_27"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_27"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="30" NAME="MBDEBUG_28" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_28"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_28"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_28"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="31" NAME="MBDEBUG_29" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_29"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_29"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_29"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="32" NAME="MBDEBUG_30" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_30"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_30"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_30"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBDEBUG3" IS_VALID="FALSE" MPD_INDEX="33" NAME="MBDEBUG_31" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Clk_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_TDI_31"/>
            <PORTMAP DIR="I" PHYSICAL="Dbg_TDO_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Reg_En_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Capture_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Shift_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Update_31"/>
            <PORTMAP DIR="O" PHYSICAL="Dbg_Rst_31"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BSCAN" MPD_INDEX="34" NAME="XMTC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_DRCK"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_RESET"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SEL"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_CAPTURE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_SHIFT"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_UPDATE"/>
            <PORTMAP DIR="O" PHYSICAL="Ext_JTAG_TDI"/>
            <PORTMAP DIR="I" PHYSICAL="Ext_JTAG_TDO"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090568192" BASENAME="C_BASEADDR" BASEVALUE="0x4100C000" HIGHDECIMAL="1090572287" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100CFFF" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="1.03.a" INSTANCE="XilinxPIC1" IPTYPE="PERIPHERAL" MHS_INDEX="2" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc">
      <DESCRIPTION TYPE="SHORT">AXI Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the AXI</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_03_a;d=ds747_axi_intc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_INSTANCE" TYPE="STRING" VALUE="XilinxPIC1"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x4100D000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4100DFFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="9"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_NUM_INTR_INPUTS" TYPE="INTEGER" VALUE="12"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="7" NAME="C_KIND_OF_INTR" TYPE="std_logic_vector" VALUE="0xffffffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="8" NAME="C_KIND_OF_EDGE" TYPE="std_logic_vector" VALUE="0xffffffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="9" NAME="C_KIND_OF_LVL" TYPE="std_logic_vector" VALUE="0xffffffff"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_HAS_IPR" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_HAS_SIE" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_HAS_CIE" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_HAS_IVR" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_IRQ_IS_LEVEL" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_DISABLE_SYNCHRONIZERS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_MB_CLK_NOT_CONNECTED" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_HAS_FAST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="19" NAME="C_S_AXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="20" NAME="C_IVAR_RESET_VALUE" TYPE="std_logic_vector" VALUE="0x00000010"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="21" NAME="C_ENABLE_ASYNC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="22" NAME="C_EN_CASCADE_MODE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_CASCADE_MASTER" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="0" MPD_INDEX="19" MSB="11" NAME="Intr" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="dma_controller1_matrix_mul1_s2mm_introut &amp; dma_controller1_matrix_mul1_mm2s_introut &amp; fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom" VECFORMULA="[(C_NUM_INTR_INPUTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="dma_controller1_matrix_mul1_s2mm_introut"/>
            <SIGNAL NAME="dma_controller1_matrix_mul1_mm2s_introut"/>
            <SIGNAL NAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
            <SIGNAL NAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
            <SIGNAL NAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
            <SIGNAL NAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
            <SIGNAL NAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
            <SIGNAL NAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
            <SIGNAL NAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
            <SIGNAL NAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
            <SIGNAL NAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
            <SIGNAL NAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
          </SIGNALS>
          <DESCRIPTION>Interrupt Inputs</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_controller1_matrix_mul1_s2mm_introut &amp; dma_controller1_matrix_mul1_mm2s_introut &amp; fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom &amp; fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData &amp; fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="Interrupt" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="22" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="XilinxPIC1_Irq">
          <DESCRIPTION>Interrupt Request Output</DESCRIPTION>
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="1" NAME="S_AXI_ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="2" MSB="8" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="3" NAME="S_AXI_AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="4" NAME="S_AXI_AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="5" MSB="31" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="6" MSB="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((C_S_AXI_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="7" NAME="S_AXI_WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="8" NAME="S_AXI_WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="9" MSB="1" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="10" NAME="S_AXI_BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="11" NAME="S_AXI_BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="8" LSB="0" MPD_INDEX="12" MSB="8" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[8:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="13" NAME="S_AXI_ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="14" NAME="S_AXI_ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="15" MSB="31" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(C_S_AXI_DATA_WIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="17" NAME="S_AXI_RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="18" NAME="S_AXI_RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" MPD_INDEX="20" NAME="Processor_clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="21" NAME="Processor_rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="23" MSB="31" NAME="Interrupt_address" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt Vector Address Output</DESCRIPTION>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="Processor_ack" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt Acknowledgement Input</DESCRIPTION>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="25" MSB="31" NAME="Interrupt_address_in" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]">
          <DESCRIPTION>Interrupt_Address_from_downstream_core</DESCRIPTION>
        </PORT>
        <PORT BUS="INTERRUPT" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="26" MSB="1" NAME="Processor_ack_out" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]">
          <DESCRIPTION>Interrupt_Ack_to_downstream_core</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MBINTERRUPT" MPD_INDEX="1" NAME="INTERRUPT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Irq"/>
            <PORTMAP DIR="O" PHYSICAL="Interrupt_address"/>
            <PORTMAP DIR="I" PHYSICAL="Processor_ack"/>
            <PORTMAP DIR="I" PHYSICAL="Interrupt_address_in"/>
            <PORTMAP DIR="O" PHYSICAL="Processor_ack_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="S_AXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090572288" BASENAME="C_BASEADDR" BASEVALUE="0x4100D000" HIGHDECIMAL="1090576383" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100DFFF" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="dma_controller1_matrix_mul1" PRIORITY="0" SIGNAME="dma_controller1_matrix_mul1_s2mm_introut"/>
        <SOURCE INSTANCE="dma_controller1_matrix_mul1" PRIORITY="1" SIGNAME="dma_controller1_matrix_mul1_mm2s_introut"/>
        <SOURCE INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PRIORITY="2" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
        <SOURCE INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PRIORITY="3" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
        <SOURCE INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PRIORITY="4" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
        <SOURCE INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PRIORITY="5" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
        <SOURCE INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PRIORITY="6" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
        <SOURCE INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PRIORITY="7" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
        <SOURCE INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PRIORITY="8" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
        <SOURCE INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PRIORITY="9" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
        <SOURCE INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PRIORITY="10" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData"/>
        <SOURCE INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PRIORITY="11" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom"/>
        <TARGET INSTANCE="armCortexA91"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter1" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter1_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter1_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter1_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter1" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter1_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter1_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter1" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" IPTYPE="PERIPHERAL" MHS_INDEX="4" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter0_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter0_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter0_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter0" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter0_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter0_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter0" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" IPTYPE="PERIPHERAL" MHS_INDEX="5" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter3" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter3_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter3_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter3_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter3" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter3_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter3_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter3" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter2" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter2_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter2_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter2_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter2" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter2_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter2_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter2" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" IPTYPE="PERIPHERAL" MHS_INDEX="7" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter4" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter4_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter4_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter4_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter4" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter4_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter4_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter4" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter6" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter6_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter6_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter6_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter6" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter6_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter6_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter6" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" IPTYPE="PERIPHERAL" MHS_INDEX="9" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter5" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter5_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter5_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter5_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter5" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter5_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter5_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter5" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="7"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter7" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter7_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter7_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter7_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter7" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter7_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter7_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter7" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter9" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter9_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter9_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter9_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter9" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter9_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter9_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter9" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="IP" MODTYPE="module_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="9"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="3" NAME="N" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="14" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="15" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="13" NAME="SBI_MS_MUX_Ack" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack" VECFORMULA="[0:N-1]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="7" MSB="0" NAME="SBI_MS_MUX_Address" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address" VECFORMULA="[0:(N*AWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="12" MSB="0" NAME="SBI_MS_MUX_ByteEnable" RIGHT="3" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable" VECFORMULA="[0:((DWIDTH/8)*N)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="9" MSB="0" NAME="SBI_MS_MUX_ReadData" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31]" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="8" NAME="SBI_MS_MUX_ReadEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="11" MSB="0" NAME="SBI_MS_MUX_WriteData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData" VECFORMULA="[0:(N*DWIDTH)-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="10" NAME="SBI_MS_MUX_WriteEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable" VECFORMULA="[0:N-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter8" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="10" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter8_SBI_S_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="11" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter8_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="12" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter8_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter8" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="14" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter8_SBI_S_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter8_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter8" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="adder1" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="IP" MODTYPE="adder_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="6" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="adder1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="adder1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="3" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="SDL0_S_Empty" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="SDL0_S_Read" SIGNAME="adder1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="4.02.a" INSTANCE="armCortexA91" IPTYPE="PROCESSOR" MHS_INDEX="14" MODCLASS="PROCESSOR" MODTYPE="processing_system7" PROCTYPE="ARM">
      <DESCRIPTION TYPE="SHORT">Processing System</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processing System wrapper for Series 7</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Logiciels/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_02_a/doc/pg082-processing_system7.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_EN_EMIO_CAN0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="1" NAME="C_EN_EMIO_CAN1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="2" NAME="C_EN_EMIO_ENET0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="3" NAME="C_EN_EMIO_ENET1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_EN_EMIO_GPIO" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="5" NAME="C_EN_EMIO_I2C0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_EN_EMIO_I2C1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="7" NAME="C_EN_EMIO_PJTAG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="8" NAME="C_EN_EMIO_SDIO0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_EN_EMIO_CD_SDIO0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_EN_EMIO_WP_SDIO0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_EN_EMIO_SDIO1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_EN_EMIO_CD_SDIO1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="13" NAME="C_EN_EMIO_WP_SDIO1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="14" NAME="C_EN_EMIO_SPI0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="15" NAME="C_EN_EMIO_SPI1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="16" NAME="C_EN_EMIO_UART0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="17" NAME="C_EN_EMIO_UART1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_EN_EMIO_MODEM_UART0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_EN_EMIO_MODEM_UART1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_EN_EMIO_TTC0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="21" NAME="C_EN_EMIO_TTC1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="22" NAME="C_EN_EMIO_WDT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="23" NAME="C_EN_EMIO_TRACE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="24" NAME="C_USE_M_AXI_GP0" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_USE_M_AXI_GP1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_USE_S_AXI_GP0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_USE_S_AXI_GP1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="28" NAME="C_USE_S_AXI_ACP" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="29" NAME="C_USE_S_AXI_HP0" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="30" NAME="C_USE_S_AXI_HP1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_USE_S_AXI_HP2" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_USE_S_AXI_HP3" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_S_AXI_GP0_ENABLE_LOWOCM_DDR" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="34" NAME="C_S_AXI_GP1_ENABLE_LOWOCM_DDR" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="35" NAME="C_S_AXI_ACP_ENABLE_HIGHOCM" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="36" NAME="C_S_AXI_HP0_ENABLE_HIGHOCM" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="37" NAME="C_S_AXI_HP1_ENABLE_HIGHOCM" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="38" NAME="C_S_AXI_HP2_ENABLE_HIGHOCM" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="39" NAME="C_S_AXI_HP3_ENABLE_HIGHOCM" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="40" NAME="C_USE_DMA0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="41" NAME="C_USE_DMA1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="42" NAME="C_USE_DMA2" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="43" NAME="C_USE_DMA3" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="44" NAME="C_USE_TRACE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="45" NAME="C_INCLUDE_TRACE_BUFFER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="46" NAME="C_TRACE_BUFFER_FIFO_SIZE" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="47" NAME="USE_TRACE_DATA_EDGE_DETECTOR" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_TRACE_BUFFER_CLOCK_DELAY" TYPE="INTEGER" VALUE="12"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="49" NAME="C_USE_CROSS_TRIGGER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="50" NAME="C_USE_CR_FABRIC" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="51" NAME="C_USE_AXI_FABRIC_IDLE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="52" NAME="C_USE_DDR_BYPASS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="53" NAME="C_USE_FABRIC_INTERRUPT" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_USE_PROC_EVENT_BUS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="55" NAME="C_EN_EMIO_SRAM_INT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_EMIO_GPIO_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="57" NAME="C_INCLUDE_ACP_TRANS_CHECK" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="58" NAME="C_USE_DEFAULT_ACP_USER_VAL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="59" NAME="C_S_AXI_ACP_ARUSER_VAL" TYPE="INTEGER" VALUE="31"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="60" NAME="C_S_AXI_ACP_AWUSER_VAL" TYPE="INTEGER" VALUE="31"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="61" NAME="C_DQ_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="62" NAME="C_DQS_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="63" NAME="C_DM_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="64" NAME="C_MIO_PRIMITIVE" TYPE="INTEGER" VALUE="54"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="65" NAME="C_PACKAGE_NAME" TYPE="STRING" VALUE="clg484"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="66" NAME="C_PS7_SI_REV" TYPE="STRING" VALUE="PRODUCTION"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_UART_BAUD_RATE" TYPE="STRING" VALUE="115200"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_DDR_RAM_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" ASSIGNMENT="OPTIONAL" MPD_INDEX="69" NAME="C_DDR_RAM_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_UART0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_UART0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0000FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_UART1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0001000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="73" NAME="C_UART1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0001FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="74" NAME="C_I2C0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0004000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="75" NAME="C_I2C0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0004FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="76" NAME="C_I2C1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0005000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="77" NAME="C_I2C1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0005FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="78" NAME="C_SPI0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0006000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="79" NAME="C_SPI0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0006FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="80" NAME="C_SPI1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0007000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="81" NAME="C_SPI1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0007FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="82" NAME="C_CAN0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0008000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="83" NAME="C_CAN0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0008FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="84" NAME="C_CAN1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0009000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="85" NAME="C_CAN1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0009FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="86" NAME="C_GPIO_BASEADDR" TYPE="std_logic_vector" VALUE="0xE000A000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="87" NAME="C_GPIO_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE000AFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="88" NAME="C_ENET0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE000B000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="89" NAME="C_ENET0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE000BFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="90" NAME="C_ENET1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE000C000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="91" NAME="C_ENET1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE000CFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="92" NAME="C_SDIO0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0100000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="93" NAME="C_SDIO0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0100FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="94" NAME="C_SDIO1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0101000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="95" NAME="C_SDIO1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0101FFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="96" NAME="C_USB0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0102000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="97" NAME="C_USB0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0102fff"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="98" NAME="C_USB1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0103000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="99" NAME="C_USB1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0103fff"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="100" NAME="C_TTC0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0104000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="101" NAME="C_TTC0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0104fff"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="102" NAME="C_TTC1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0105000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="103" NAME="C_TTC1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xE0105fff"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="104" NAME="C_M_AXI_GP0_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="105" NAME="C_M_AXI_GP0_ID_WIDTH" TYPE="INTEGER" VALUE="12"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="106" NAME="C_M_AXI_GP0_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="107" NAME="C_M_AXI_GP0_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="108" NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="109" NAME="C_M_AXI_GP0_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="110" NAME="C_M_AXI_GP0_SUPPORTS_REORDERING" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="111" NAME="C_INTERCONNECT_M_AXI_GP0_WRITE_ISSUING" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="112" NAME="C_INTERCONNECT_M_AXI_GP0_READ_ISSUING" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="113" NAME="C_M_AXI_GP1_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="114" NAME="C_M_AXI_GP1_ID_WIDTH" TYPE="INTEGER" VALUE="12"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="115" NAME="C_M_AXI_GP1_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="116" NAME="C_M_AXI_GP1_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="117" NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="118" NAME="C_M_AXI_GP1_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="119" NAME="C_M_AXI_GP1_SUPPORTS_REORDERING" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="120" NAME="C_INTERCONNECT_M_AXI_GP1_WRITE_ISSUING" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="121" NAME="C_INTERCONNECT_M_AXI_GP1_READ_ISSUING" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="122" NAME="C_S_AXI_GP0_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="123" NAME="C_S_AXI_GP0_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="124" NAME="C_S_AXI_GP0_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="125" NAME="C_S_AXI_GP0_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="126" NAME="C_INTERCONNECT_S_AXI_GP0_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="127" NAME="C_INTERCONNECT_S_AXI_GP0_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="128" NAME="C_S_AXI_GP1_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="129" NAME="C_S_AXI_GP1_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="130" NAME="C_S_AXI_GP1_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="131" NAME="C_S_AXI_GP1_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="132" NAME="C_INTERCONNECT_S_AXI_GP1_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="133" NAME="C_INTERCONNECT_S_AXI_GP1_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="134" NAME="C_S_AXI_ACP_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="135" NAME="C_S_AXI_ACP_ID_WIDTH" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="136" NAME="C_S_AXI_ACP_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="137" NAME="C_S_AXI_ACP_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="138" NAME="C_S_AXI_ACP_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="139" NAME="C_S_AXI_ACP_ARUSER_WIDTH" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="140" NAME="C_S_AXI_ACP_AWUSER_WIDTH" TYPE="INTEGER" VALUE="5"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="141" NAME="C_INTERCONNECT_S_AXI_ACP_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="142" NAME="C_INTERCONNECT_S_AXI_ACP_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="143" NAME="C_S_AXI_HP0_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="144" NAME="C_S_AXI_HP0_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="145" NAME="C_S_AXI_HP0_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="146" NAME="C_S_AXI_HP0_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="147" NAME="C_INTERCONNECT_S_AXI_HP0_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="148" NAME="C_INTERCONNECT_S_AXI_HP0_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="149" NAME="C_S_AXI_HP1_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="150" NAME="C_S_AXI_HP1_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="151" NAME="C_S_AXI_HP1_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="152" NAME="C_S_AXI_HP1_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="153" NAME="C_INTERCONNECT_S_AXI_HP1_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="154" NAME="C_INTERCONNECT_S_AXI_HP1_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="155" NAME="C_S_AXI_HP2_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="156" NAME="C_S_AXI_HP2_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="157" NAME="C_S_AXI_HP2_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="158" NAME="C_S_AXI_HP2_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="159" NAME="C_INTERCONNECT_S_AXI_HP2_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="160" NAME="C_INTERCONNECT_S_AXI_HP2_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="161" NAME="C_S_AXI_HP3_PROTOCOL" TYPE="STRING" VALUE="AXI3"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="162" NAME="C_S_AXI_HP3_ID_WIDTH" TYPE="INTEGER" VALUE="6"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="163" NAME="C_S_AXI_HP3_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="164" NAME="C_S_AXI_HP3_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="165" NAME="C_INTERCONNECT_S_AXI_HP3_WRITE_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="166" NAME="C_INTERCONNECT_S_AXI_HP3_READ_ACCEPTANCE" TYPE="INTEGER" VALUE="8"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="167" NAME="C_S_AXI_GP0_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="168" NAME="C_S_AXI_GP0_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="169" NAME="C_S_AXI_GP0_LOWOCM_DDR_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="170" NAME="C_S_AXI_GP0_LOWOCM_DDR_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="171" NAME="C_S_AXI_GP1_BASEADDR" TYPE="std_logic_vector" VALUE="0xE0000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="172" NAME="C_S_AXI_GP1_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="173" NAME="C_S_AXI_GP1_LOWOCM_DDR_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="174" NAME="C_S_AXI_GP1_LOWOCM_DDR_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="175" NAME="C_S_AXI_ACP_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="176" NAME="C_S_AXI_ACP_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="177" NAME="C_S_AXI_ACP_HIGHOCM_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="178" NAME="C_S_AXI_ACP_HIGHOCM_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="179" NAME="C_S_AXI_HP0_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="180" NAME="C_S_AXI_HP0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="181" NAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="182" NAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="183" NAME="C_S_AXI_HP1_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="184" NAME="C_S_AXI_HP1_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="185" NAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="186" NAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="187" NAME="C_S_AXI_HP2_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="188" NAME="C_S_AXI_HP2_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="189" NAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="190" NAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="191" NAME="C_S_AXI_HP3_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="192" NAME="C_S_AXI_HP3_HIGHADDR" TYPE="std_logic_vector" VALUE="0x3FFFFFFF"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="193" NAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" TYPE="std_logic_vector" VALUE="0xFFFC0000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="CONSTANT" MPD_INDEX="194" NAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" TYPE="std_logic_vector" VALUE="0xFFFFFFFF"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="195" NAME="C_M_AXI_GP0_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="196" NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="197" NAME="C_M_AXI_GP1_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="198" NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="199" NAME="C_NUM_F2P_INTR_INPUTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="200" NAME="C_EN_DDR" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="201" NAME="C_EN_SMC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="202" NAME="C_EN_QSPI" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="203" NAME="C_EN_CAN0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="204" NAME="C_EN_CAN1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="205" NAME="C_EN_ENET0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="206" NAME="C_EN_ENET1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="207" NAME="C_EN_GPIO" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="208" NAME="C_EN_I2C0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="209" NAME="C_EN_I2C1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="210" NAME="C_EN_PJTAG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="211" NAME="C_EN_SDIO0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="212" NAME="C_EN_SDIO1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="213" NAME="C_EN_SPI0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="214" NAME="C_EN_SPI1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="215" NAME="C_EN_UART0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="216" NAME="C_EN_UART1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="217" NAME="C_EN_MODEM_UART0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="218" NAME="C_EN_MODEM_UART1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="219" NAME="C_EN_TTC0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="220" NAME="C_EN_TTC1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="221" NAME="C_EN_WDT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="222" NAME="C_EN_TRACE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="223" NAME="C_EN_USB0" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="224" NAME="C_EN_USB1" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="225" NAME="C_EN_4K_TIMER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="226" NAME="C_FCLK_CLK0_FREQ" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="227" NAME="C_FCLK_CLK1_FREQ" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="228" NAME="C_FCLK_CLK2_FREQ" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="229" NAME="C_FCLK_CLK3_FREQ" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="230" NAME="C_FCLK_CLK0_BUF" TYPE="STRING" VALUE="TRUE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="231" NAME="C_FCLK_CLK1_BUF" TYPE="STRING" VALUE="TRUE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="232" NAME="C_FCLK_CLK2_BUF" TYPE="STRING" VALUE="TRUE"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="233" NAME="C_FCLK_CLK3_BUF" TYPE="STRING" VALUE="TRUE"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="603" NAME="FCLK_CLK0" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="AMBA_AXIBus_LT1" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="DebugModule1" PORT="S_AXI_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI]" INSTANCE="XilinxPIC1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="Clk"/>
            <CONNECTION INSTANCE="adder1" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_GP0]" INSTANCE="armCortexA91" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION BUSINTERFACE="[S_AXI_CTRL]" INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="INTERCONNECT_ACLK"/>
            <CONNECTION INSTANCE="axi_master_adapter10" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter10" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_master_adapter11" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[MAXI]" INSTANCE="axi_master_adapter11" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter0" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter1" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter15" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter15" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter2" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter2" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter3" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter3" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter4" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter4" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter5" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter5" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter6" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter6" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter7" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter7" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter8" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter8" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_slave_adapter9" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[SAXI]" INSTANCE="axi_slave_adapter9" PORT="ACLK"/>
            <CONNECTION INSTANCE="divider1" PORT="Clk"/>
            <CONNECTION BUSINTERFACE="[S_AXI_LITE]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axi_lite_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S:M_AXIS_MM2S_CNTRL]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM:S_AXIS_S2MM_STS]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Clk"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="SBI_S_Clk"/>
            <CONNECTION INSTANCE="input_reader1" PORT="Clk"/>
            <CONNECTION INSTANCE="matrix_mul1" PORT="Clk"/>
            <CONNECTION INSTANCE="multiplier1" PORT="Clk"/>
            <CONNECTION INSTANCE="output_writer1" PORT="Clk"/>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="Clk"/>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="Clk"/>
            <CONNECTION INSTANCE="subtractor1" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="196" NAME="M_AXI_GP0_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="386" NAME="S_AXI_HP0_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="611" NAME="FCLK_RESET0_N" SIGIS="RST" SIGNAME="armCortexA91_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="INTERCONNECT_ARESETN"/>
            <CONNECTION INSTANCE="signal_inverter18" PORT="input_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="614" NAME="IRQ_F2P" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="XilinxPIC1_Irq" VECFORMULA="[(C_NUM_F2P_INTR_INPUTS-1) :0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[INTERRUPT]" INSTANCE="XilinxPIC1" PORT="Irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="PS_REQUIRED_EXTERNAL_IO" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="53" LSB="0" MHS_INDEX="5" MPD_INDEX="623" MSB="53" NAME="MIO" RIGHT="0" SIGNAME="processing_system7_0_MIO" VECFORMULA="[C_MIO_PRIMITIVE - 1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="processing_system7_0_MIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" IOS="PS_REQUIRED_EXTERNAL_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="642" NAME="PS_CLK" SIGIS="CLK" SIGNAME="processing_system7_0_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="processing_system7_0_PS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="PS_REQUIRED_EXTERNAL_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="643" NAME="PS_PORB" SIGNAME="processing_system7_0_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="processing_system7_0_PS_PORB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="PS_REQUIRED_EXTERNAL_IO" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="641" NAME="PS_SRSTB" SIGNAME="processing_system7_0_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External Ports" PORT="processing_system7_0_PS_SRSTB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IOS="CAN_0" IS_VALID="FALSE" MPD_INDEX="0" NAME="CAN0_PHY_TX" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="CAN_0" IS_VALID="FALSE" MPD_INDEX="1" NAME="CAN0_PHY_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="CAN_1" IS_VALID="FALSE" MPD_INDEX="2" NAME="CAN1_PHY_TX" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="CAN_1" IS_VALID="FALSE" MPD_INDEX="3" NAME="CAN1_PHY_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="4" NAME="ENET0_GMII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="5" NAME="ENET0_GMII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="6" NAME="ENET0_MDIO_MDC" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="7" NAME="ENET0_MDIO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="8" NAME="ENET0_MDIO_T" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="9" NAME="ENET0_PTP_DELAY_REQ_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="10" NAME="ENET0_PTP_DELAY_REQ_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="11" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="12" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="13" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="14" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="15" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="16" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="17" NAME="ENET0_SOF_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="18" NAME="ENET0_SOF_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ETHERNETIF_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="19" MSB="7" NAME="ENET0_GMII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="20" NAME="ENET0_GMII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="21" NAME="ENET0_GMII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="22" NAME="ENET0_EXT_INTIN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="23" NAME="ENET0_GMII_RX_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="24" NAME="ENET0_GMII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="25" NAME="ENET0_GMII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="26" NAME="ENET0_GMII_TX_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_0" IS_VALID="FALSE" MPD_INDEX="27" NAME="ENET0_MDIO_I" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ETHERNETIF_0" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="28" MSB="7" NAME="ENET0_GMII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="29" NAME="ENET1_GMII_TX_EN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="30" NAME="ENET1_GMII_TX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="31" NAME="ENET1_MDIO_MDC" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="32" NAME="ENET1_MDIO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="33" NAME="ENET1_MDIO_T" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="34" NAME="ENET1_PTP_DELAY_REQ_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="35" NAME="ENET1_PTP_DELAY_REQ_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="36" NAME="ENET1_PTP_PDELAY_REQ_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="37" NAME="ENET1_PTP_PDELAY_REQ_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="38" NAME="ENET1_PTP_PDELAY_RESP_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="39" NAME="ENET1_PTP_PDELAY_RESP_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="40" NAME="ENET1_PTP_SYNC_FRAME_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="41" NAME="ENET1_PTP_SYNC_FRAME_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="42" NAME="ENET1_SOF_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="43" NAME="ENET1_SOF_TX" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="ETHERNETIF_1" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="44" MSB="7" NAME="ENET1_GMII_TXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="45" NAME="ENET1_GMII_COL" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="46" NAME="ENET1_GMII_CRS" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="47" NAME="ENET1_EXT_INTIN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="48" NAME="ENET1_GMII_RX_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="49" NAME="ENET1_GMII_RX_DV" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="50" NAME="ENET1_GMII_RX_ER" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="51" NAME="ENET1_GMII_TX_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="ETHERNETIF_1" IS_VALID="FALSE" MPD_INDEX="52" NAME="ENET1_MDIO_I" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="ETHERNETIF_1" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="53" MSB="7" NAME="ENET1_GMII_RXD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="GPIO_0" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="54" MSB="63" NAME="GPIO_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_EMIO_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="GPIO_0" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="55" MSB="63" NAME="GPIO_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_EMIO_GPIO_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="GPIO_0" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="56" MSB="63" NAME="GPIO_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_EMIO_GPIO_WIDTH-1):0]"/>
        <PORT DIR="I" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="57" NAME="I2C0_SDA_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="58" NAME="I2C0_SDA_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="59" NAME="I2C0_SDA_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="60" NAME="I2C0_SCL_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="61" NAME="I2C0_SCL_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_0" IS_VALID="FALSE" MPD_INDEX="62" NAME="I2C0_SCL_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="63" NAME="I2C1_SDA_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="64" NAME="I2C1_SDA_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="65" NAME="I2C1_SDA_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="66" NAME="I2C1_SCL_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="67" NAME="I2C1_SCL_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="IIC_1" IS_VALID="FALSE" MPD_INDEX="68" NAME="I2C1_SCL_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="PJTAG" IS_VALID="FALSE" MPD_INDEX="69" NAME="PJTAG_TCK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="PJTAG" IS_VALID="FALSE" MPD_INDEX="70" NAME="PJTAG_TMS" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="PJTAG" IS_VALID="FALSE" MPD_INDEX="71" NAME="PJTAG_TD_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="PJTAG" IS_VALID="FALSE" MPD_INDEX="72" NAME="PJTAG_TD_T" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="PJTAG" IS_VALID="FALSE" MPD_INDEX="73" NAME="PJTAG_TD_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="74" NAME="SDIO0_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="75" NAME="SDIO0_CLK_FB" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="76" NAME="SDIO0_CMD_O" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="77" NAME="SDIO0_CMD_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="78" NAME="SDIO0_CMD_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="SDIO_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="79" MSB="3" NAME="SDIO0_DATA_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="80" MSB="3" NAME="SDIO0_DATA_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_0" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="SDIO0_DATA_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="82" NAME="SDIO0_LED" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="83" NAME="SDIO0_CDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="84" NAME="SDIO0_WP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_0" IS_VALID="FALSE" MPD_INDEX="85" NAME="SDIO0_BUSPOW" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_0" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="86" MSB="2" NAME="SDIO0_BUSVOLT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="O" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="87" NAME="SDIO1_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="88" NAME="SDIO1_CLK_FB" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="89" NAME="SDIO1_CMD_O" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="90" NAME="SDIO1_CMD_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="91" NAME="SDIO1_CMD_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="SDIO_1" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="92" MSB="3" NAME="SDIO1_DATA_I" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_1" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="93" MSB="3" NAME="SDIO1_DATA_O" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_1" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="94" MSB="3" NAME="SDIO1_DATA_T" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="95" NAME="SDIO1_LED" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="96" NAME="SDIO1_CDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="97" NAME="SDIO1_WP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SDIO_1" IS_VALID="FALSE" MPD_INDEX="98" NAME="SDIO1_BUSPOW" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="SDIO_1" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="99" MSB="2" NAME="SDIO1_BUSVOLT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="I" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="100" NAME="SPI0_SCLK_I" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="101" NAME="SPI0_SCLK_O" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="102" NAME="SPI0_SCLK_T" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="103" NAME="SPI0_MOSI_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="104" NAME="SPI0_MOSI_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="105" NAME="SPI0_MOSI_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="106" NAME="SPI0_MISO_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="107" NAME="SPI0_MISO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="108" NAME="SPI0_MISO_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="109" NAME="SPI0_SS_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="110" NAME="SPI0_SS_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="111" NAME="SPI0_SS1_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="112" NAME="SPI0_SS2_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_0" IS_VALID="FALSE" MPD_INDEX="113" NAME="SPI0_SS_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="114" NAME="SPI1_SCLK_I" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="115" NAME="SPI1_SCLK_O" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="116" NAME="SPI1_SCLK_T" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="117" NAME="SPI1_MOSI_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="118" NAME="SPI1_MOSI_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="119" NAME="SPI1_MOSI_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="120" NAME="SPI1_MISO_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="121" NAME="SPI1_MISO_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="122" NAME="SPI1_MISO_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="123" NAME="SPI1_SS_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="124" NAME="SPI1_SS_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="125" NAME="SPI1_SS1_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="126" NAME="SPI1_SS2_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="SPI_1" IS_VALID="FALSE" MPD_INDEX="127" NAME="SPI1_SS_T" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="128" NAME="UART0_DTRN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="129" NAME="UART0_RTSN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="130" NAME="UART0_TX" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="131" NAME="UART0_CTSN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="132" NAME="UART0_DCDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="133" NAME="UART0_DSRN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="134" NAME="UART0_RIN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_0" IS_VALID="FALSE" MPD_INDEX="135" NAME="UART0_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="136" NAME="UART1_DTRN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="137" NAME="UART1_RTSN" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="138" NAME="UART1_TX" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="139" NAME="UART1_CTSN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="140" NAME="UART1_DCDN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="141" NAME="UART1_DSRN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="142" NAME="UART1_RIN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="UART_1" IS_VALID="FALSE" MPD_INDEX="143" NAME="UART1_RX" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="144" NAME="TTC0_WAVE0_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="145" NAME="TTC0_WAVE1_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="146" NAME="TTC0_WAVE2_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="147" NAME="TTC0_CLK0_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="148" NAME="TTC0_CLK1_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_0" IS_VALID="FALSE" MPD_INDEX="149" NAME="TTC0_CLK2_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="150" NAME="TTC1_WAVE0_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="151" NAME="TTC1_WAVE1_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="152" NAME="TTC1_WAVE2_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="153" NAME="TTC1_CLK0_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="154" NAME="TTC1_CLK1_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TTC_1" IS_VALID="FALSE" MPD_INDEX="155" NAME="TTC1_CLK2_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="WDT_0" IS_VALID="FALSE" MPD_INDEX="156" NAME="WDT_CLK_IN" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="WDT_0" IS_VALID="FALSE" MPD_INDEX="157" NAME="WDT_RST_OUT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="TRACE_0" IS_VALID="FALSE" MPD_INDEX="158" NAME="TRACE_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="TRACE_0" IS_VALID="FALSE" MPD_INDEX="159" NAME="TRACE_CTL" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="TRACE_0" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="160" MSB="31" NAME="TRACE_DATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="USBIND_0" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="161" MSB="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="USBIND_1" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="162" MSB="1" NAME="USB1_PORT_INDCTL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" IOS="USBIND_0" IS_VALID="FALSE" MPD_INDEX="163" NAME="USB0_VBUS_PWRSELECT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="USBIND_1" IS_VALID="FALSE" MPD_INDEX="164" NAME="USB1_VBUS_PWRSELECT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="USBIND_0" IS_VALID="FALSE" MPD_INDEX="165" NAME="USB0_VBUS_PWRFAULT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="USBIND_1" IS_VALID="FALSE" MPD_INDEX="166" NAME="USB1_VBUS_PWRFAULT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="167" NAME="SRAM_INTIN" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="168" NAME="M_AXI_GP0_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARVALID" DIR="O" MPD_INDEX="169" NAME="M_AXI_GP0_ARVALID" SIGNAME="AMBA_AXIBus_LT1_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWVALID" DIR="O" MPD_INDEX="170" NAME="M_AXI_GP0_AWVALID" SIGNAME="AMBA_AXIBus_LT1_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BREADY" DIR="O" MPD_INDEX="171" NAME="M_AXI_GP0_BREADY" SIGNAME="AMBA_AXIBus_LT1_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RREADY" DIR="O" MPD_INDEX="172" NAME="M_AXI_GP0_RREADY" SIGNAME="AMBA_AXIBus_LT1_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WLAST" DIR="O" MPD_INDEX="173" NAME="M_AXI_GP0_WLAST" SIGNAME="AMBA_AXIBus_LT1_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WVALID" DIR="O" MPD_INDEX="174" NAME="M_AXI_GP0_WVALID" SIGNAME="AMBA_AXIBus_LT1_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARID" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="175" MSB="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARID" VECFORMULA="[C_M_AXI_GP0_THREAD_ID_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWID" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="176" MSB="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWID" VECFORMULA="[C_M_AXI_GP0_THREAD_ID_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WID" DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="177" MSB="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WID" VECFORMULA="[C_M_AXI_GP0_THREAD_ID_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="178" MSB="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="179" MSB="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="180" MSB="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="181" MSB="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="182" MSB="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="183" MSB="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="184" MSB="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="185" MSB="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="187" MSB="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="189" MSB="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="190" MSB="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="191" MSB="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="192" MSB="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="193" MSB="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="194" MSB="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="195" MSB="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARREADY" DIR="I" MPD_INDEX="197" NAME="M_AXI_GP0_ARREADY" SIGNAME="AMBA_AXIBus_LT1_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWREADY" DIR="I" MPD_INDEX="198" NAME="M_AXI_GP0_AWREADY" SIGNAME="AMBA_AXIBus_LT1_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BVALID" DIR="I" MPD_INDEX="199" NAME="M_AXI_GP0_BVALID" SIGNAME="AMBA_AXIBus_LT1_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RLAST" DIR="I" MPD_INDEX="200" NAME="M_AXI_GP0_RLAST" SIGNAME="AMBA_AXIBus_LT1_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RVALID" DIR="I" MPD_INDEX="201" NAME="M_AXI_GP0_RVALID" SIGNAME="AMBA_AXIBus_LT1_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WREADY" DIR="I" MPD_INDEX="202" NAME="M_AXI_GP0_WREADY" SIGNAME="AMBA_AXIBus_LT1_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BID" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="203" MSB="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_BID" VECFORMULA="[C_M_AXI_GP0_THREAD_ID_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RID" DIR="I" ENDIAN="LITTLE" LEFT="11" LSB="0" MPD_INDEX="204" MSB="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RID" VECFORMULA="[C_M_AXI_GP0_THREAD_ID_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="205" MSB="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="206" MSB="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_GP0" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="207" MSB="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RDATA" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="208" NAME="M_AXI_GP1_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="209" NAME="M_AXI_GP1_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="210" NAME="M_AXI_GP1_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="211" NAME="M_AXI_GP1_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="212" NAME="M_AXI_GP1_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="213" NAME="M_AXI_GP1_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="214" NAME="M_AXI_GP1_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="11" LSB="0" MPD_INDEX="215" MSB="11" NAME="M_AXI_GP1_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_GP1_THREAD_ID_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="11" LSB="0" MPD_INDEX="216" MSB="11" NAME="M_AXI_GP1_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_GP1_THREAD_ID_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="11" LSB="0" MPD_INDEX="217" MSB="11" NAME="M_AXI_GP1_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_GP1_THREAD_ID_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="218" MSB="1" NAME="M_AXI_GP1_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="219" MSB="1" NAME="M_AXI_GP1_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="220" MSB="2" NAME="M_AXI_GP1_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="221" MSB="1" NAME="M_AXI_GP1_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="222" MSB="1" NAME="M_AXI_GP1_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="223" MSB="2" NAME="M_AXI_GP1_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="224" MSB="2" NAME="M_AXI_GP1_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="225" MSB="2" NAME="M_AXI_GP1_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="226" MSB="31" NAME="M_AXI_GP1_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="227" MSB="31" NAME="M_AXI_GP1_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="228" MSB="31" NAME="M_AXI_GP1_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="229" MSB="3" NAME="M_AXI_GP1_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="230" MSB="3" NAME="M_AXI_GP1_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="231" MSB="3" NAME="M_AXI_GP1_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="232" MSB="3" NAME="M_AXI_GP1_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="233" MSB="3" NAME="M_AXI_GP1_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="234" MSB="3" NAME="M_AXI_GP1_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="235" MSB="3" NAME="M_AXI_GP1_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="236" NAME="M_AXI_GP1_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="237" NAME="M_AXI_GP1_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="238" NAME="M_AXI_GP1_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="239" NAME="M_AXI_GP1_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="240" NAME="M_AXI_GP1_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="241" NAME="M_AXI_GP1_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="242" NAME="M_AXI_GP1_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="11" LSB="0" MPD_INDEX="243" MSB="11" NAME="M_AXI_GP1_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_GP1_THREAD_ID_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="11" LSB="0" MPD_INDEX="244" MSB="11" NAME="M_AXI_GP1_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_GP1_THREAD_ID_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="245" MSB="1" NAME="M_AXI_GP1_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="246" MSB="1" NAME="M_AXI_GP1_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="247" MSB="31" NAME="M_AXI_GP1_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="248" NAME="S_AXI_GP0_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="249" NAME="S_AXI_GP0_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="250" NAME="S_AXI_GP0_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="251" NAME="S_AXI_GP0_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="252" NAME="S_AXI_GP0_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="253" NAME="S_AXI_GP0_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="254" NAME="S_AXI_GP0_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="255" MSB="1" NAME="S_AXI_GP0_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="256" MSB="1" NAME="S_AXI_GP0_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="257" MSB="31" NAME="S_AXI_GP0_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="258" MSB="5" NAME="S_AXI_GP0_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP0_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="259" MSB="5" NAME="S_AXI_GP0_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP0_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="260" NAME="S_AXI_GP0_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="261" NAME="S_AXI_GP0_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="262" NAME="S_AXI_GP0_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="263" NAME="S_AXI_GP0_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="264" NAME="S_AXI_GP0_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="265" NAME="S_AXI_GP0_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="266" NAME="S_AXI_GP0_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="267" MSB="1" NAME="S_AXI_GP0_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="268" MSB="1" NAME="S_AXI_GP0_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="269" MSB="2" NAME="S_AXI_GP0_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="270" MSB="1" NAME="S_AXI_GP0_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="271" MSB="1" NAME="S_AXI_GP0_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="272" MSB="2" NAME="S_AXI_GP0_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="273" MSB="2" NAME="S_AXI_GP0_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="274" MSB="2" NAME="S_AXI_GP0_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="275" MSB="31" NAME="S_AXI_GP0_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="276" MSB="31" NAME="S_AXI_GP0_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="277" MSB="31" NAME="S_AXI_GP0_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="278" MSB="3" NAME="S_AXI_GP0_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="279" MSB="3" NAME="S_AXI_GP0_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="280" MSB="3" NAME="S_AXI_GP0_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="281" MSB="3" NAME="S_AXI_GP0_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="282" MSB="3" NAME="S_AXI_GP0_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="283" MSB="3" NAME="S_AXI_GP0_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="284" MSB="3" NAME="S_AXI_GP0_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="285" MSB="5" NAME="S_AXI_GP0_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP0_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="286" MSB="5" NAME="S_AXI_GP0_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP0_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="287" MSB="5" NAME="S_AXI_GP0_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP0_ID_WIDTH - 1) : 0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="288" NAME="S_AXI_GP1_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="289" NAME="S_AXI_GP1_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="290" NAME="S_AXI_GP1_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="291" NAME="S_AXI_GP1_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="292" NAME="S_AXI_GP1_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="293" NAME="S_AXI_GP1_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="294" NAME="S_AXI_GP1_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="295" MSB="1" NAME="S_AXI_GP1_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="296" MSB="1" NAME="S_AXI_GP1_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="297" MSB="31" NAME="S_AXI_GP1_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="298" MSB="5" NAME="S_AXI_GP1_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="299" MSB="5" NAME="S_AXI_GP1_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="300" NAME="S_AXI_GP1_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="301" NAME="S_AXI_GP1_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="302" NAME="S_AXI_GP1_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="303" NAME="S_AXI_GP1_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="304" NAME="S_AXI_GP1_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="305" NAME="S_AXI_GP1_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="306" NAME="S_AXI_GP1_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="307" MSB="1" NAME="S_AXI_GP1_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="308" MSB="1" NAME="S_AXI_GP1_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="309" MSB="2" NAME="S_AXI_GP1_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="310" MSB="1" NAME="S_AXI_GP1_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="311" MSB="1" NAME="S_AXI_GP1_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="312" MSB="2" NAME="S_AXI_GP1_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="313" MSB="2" NAME="S_AXI_GP1_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="314" MSB="2" NAME="S_AXI_GP1_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="315" MSB="31" NAME="S_AXI_GP1_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="316" MSB="31" NAME="S_AXI_GP1_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="317" MSB="31" NAME="S_AXI_GP1_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="318" MSB="3" NAME="S_AXI_GP1_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="319" MSB="3" NAME="S_AXI_GP1_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="320" MSB="3" NAME="S_AXI_GP1_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="321" MSB="3" NAME="S_AXI_GP1_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="322" MSB="3" NAME="S_AXI_GP1_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="323" MSB="3" NAME="S_AXI_GP1_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="324" MSB="3" NAME="S_AXI_GP1_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="325" MSB="5" NAME="S_AXI_GP1_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="326" MSB="5" NAME="S_AXI_GP1_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_GP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="327" MSB="5" NAME="S_AXI_GP1_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_GP1_ID_WIDTH - 1) : 0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="328" NAME="S_AXI_ACP_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="329" NAME="S_AXI_ACP_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="330" NAME="S_AXI_ACP_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="331" NAME="S_AXI_ACP_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="332" NAME="S_AXI_ACP_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="333" NAME="S_AXI_ACP_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="334" NAME="S_AXI_ACP_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="335" MSB="1" NAME="S_AXI_ACP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="336" MSB="1" NAME="S_AXI_ACP_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="337" MSB="2" NAME="S_AXI_ACP_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ACP_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="338" MSB="2" NAME="S_AXI_ACP_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ACP_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="339" MSB="63" NAME="S_AXI_ACP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="340" NAME="S_AXI_ACP_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="341" NAME="S_AXI_ACP_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="342" NAME="S_AXI_ACP_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="343" NAME="S_AXI_ACP_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="344" NAME="S_AXI_ACP_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="345" NAME="S_AXI_ACP_WLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="346" NAME="S_AXI_ACP_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="347" MSB="2" NAME="S_AXI_ACP_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ACP_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="348" MSB="2" NAME="S_AXI_ACP_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="349" MSB="2" NAME="S_AXI_ACP_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ACP_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="350" MSB="2" NAME="S_AXI_ACP_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="351" MSB="2" NAME="S_AXI_ACP_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_ACP_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="352" MSB="31" NAME="S_AXI_ACP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="353" MSB="31" NAME="S_AXI_ACP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="354" MSB="3" NAME="S_AXI_ACP_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="355" MSB="3" NAME="S_AXI_ACP_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="356" MSB="3" NAME="S_AXI_ACP_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="357" MSB="3" NAME="S_AXI_ACP_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="358" MSB="3" NAME="S_AXI_ACP_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="359" MSB="3" NAME="S_AXI_ACP_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="360" MSB="1" NAME="S_AXI_ACP_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="361" MSB="1" NAME="S_AXI_ACP_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="362" MSB="2" NAME="S_AXI_ACP_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="363" MSB="1" NAME="S_AXI_ACP_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="364" MSB="1" NAME="S_AXI_ACP_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="365" MSB="2" NAME="S_AXI_ACP_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="366" MSB="4" NAME="S_AXI_ACP_ARUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="367" MSB="4" NAME="S_AXI_ACP_AWUSER" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[4:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="368" MSB="63" NAME="S_AXI_ACP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[63:0]"/>
        <PORT BUS="S_AXI_ACP" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="369" MSB="7" NAME="S_AXI_ACP_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" MPD_INDEX="370" NAME="S_AXI_HP0_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="371" NAME="S_AXI_HP0_ARREADY" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="372" NAME="S_AXI_HP0_AWREADY" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="373" NAME="S_AXI_HP0_BVALID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RLAST" DIR="O" MPD_INDEX="374" NAME="S_AXI_HP0_RLAST" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="375" NAME="S_AXI_HP0_RVALID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="376" NAME="S_AXI_HP0_WREADY" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="377" MSB="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="378" MSB="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BID" DIR="O" MPD_INDEX="379" NAME="S_AXI_HP0_BID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BID" VECFORMULA="[(C_S_AXI_HP0_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RID" DIR="O" MPD_INDEX="380" NAME="S_AXI_HP0_RID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RID" VECFORMULA="[(C_S_AXI_HP0_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="381" MSB="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(C_S_AXI_HP0_DATA_WIDTH - 1) :0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP0_FIFO_CTRL" LEFT="7" LSB="0" MPD_INDEX="382" MSB="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP0_FIFO_CTRL" LEFT="7" LSB="0" MPD_INDEX="383" MSB="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP0_FIFO_CTRL" LEFT="2" LSB="0" MPD_INDEX="384" MSB="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP0_FIFO_CTRL" LEFT="5" LSB="0" MPD_INDEX="385" MSB="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="387" NAME="S_AXI_HP0_ARVALID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="388" NAME="S_AXI_HP0_AWVALID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="389" NAME="S_AXI_HP0_BREADY" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="S_AXI_HP0_FIFO_CTRL" MPD_INDEX="390" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="391" NAME="S_AXI_HP0_RREADY" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WLAST" DIR="I" MPD_INDEX="392" NAME="S_AXI_HP0_WLAST" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IOS="S_AXI_HP0_FIFO_CTRL" MPD_INDEX="393" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="394" NAME="S_AXI_HP0_WVALID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="395" MSB="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="396" MSB="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="397" MSB="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="398" MSB="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="399" MSB="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWLOCK" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="400" MSB="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="401" MSB="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="402" MSB="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="403" MSB="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="404" MSB="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[31:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="405" MSB="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="406" MSB="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARLEN" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="407" MSB="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="408" MSB="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="409" MSB="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWLEN" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="410" MSB="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWQOS" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARID" DIR="I" MPD_INDEX="411" NAME="S_AXI_HP0_ARID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_ARID" VECFORMULA="[(C_S_AXI_HP0_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWID" DIR="I" MPD_INDEX="412" NAME="S_AXI_HP0_AWID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_AWID" VECFORMULA="[(C_S_AXI_HP0_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WID" DIR="I" MPD_INDEX="413" NAME="S_AXI_HP0_WID" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WID" VECFORMULA="[(C_S_AXI_HP0_ID_WIDTH - 1) : 0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="414" MSB="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(C_S_AXI_HP0_DATA_WIDTH - 1) :0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_HP0" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="415" MSB="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((C_S_AXI_HP0_DATA_WIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="416" NAME="S_AXI_HP1_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="417" NAME="S_AXI_HP1_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="418" NAME="S_AXI_HP1_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="419" NAME="S_AXI_HP1_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="420" NAME="S_AXI_HP1_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="421" NAME="S_AXI_HP1_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="422" NAME="S_AXI_HP1_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="423" MSB="1" NAME="S_AXI_HP1_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="424" MSB="1" NAME="S_AXI_HP1_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="425" MSB="5" NAME="S_AXI_HP1_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="426" MSB="5" NAME="S_AXI_HP1_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="427" MSB="63" NAME="S_AXI_HP1_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_DATA_WIDTH - 1) :0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="428" MSB="7" NAME="S_AXI_HP1_RCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="429" MSB="7" NAME="S_AXI_HP1_WCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="430" MSB="2" NAME="S_AXI_HP1_RACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="431" MSB="5" NAME="S_AXI_HP1_WACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="432" NAME="S_AXI_HP1_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="433" NAME="S_AXI_HP1_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="434" NAME="S_AXI_HP1_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="435" NAME="S_AXI_HP1_BREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="436" NAME="S_AXI_HP1_RDISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="437" NAME="S_AXI_HP1_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="438" NAME="S_AXI_HP1_WLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP1_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="439" NAME="S_AXI_HP1_WRISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="440" NAME="S_AXI_HP1_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="441" MSB="1" NAME="S_AXI_HP1_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="442" MSB="1" NAME="S_AXI_HP1_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="443" MSB="2" NAME="S_AXI_HP1_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="444" MSB="1" NAME="S_AXI_HP1_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="445" MSB="1" NAME="S_AXI_HP1_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="446" MSB="2" NAME="S_AXI_HP1_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="447" MSB="2" NAME="S_AXI_HP1_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="448" MSB="2" NAME="S_AXI_HP1_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="449" MSB="31" NAME="S_AXI_HP1_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="450" MSB="31" NAME="S_AXI_HP1_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="451" MSB="3" NAME="S_AXI_HP1_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="452" MSB="3" NAME="S_AXI_HP1_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="453" MSB="3" NAME="S_AXI_HP1_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="454" MSB="3" NAME="S_AXI_HP1_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="455" MSB="3" NAME="S_AXI_HP1_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="456" MSB="3" NAME="S_AXI_HP1_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="457" MSB="5" NAME="S_AXI_HP1_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="458" MSB="5" NAME="S_AXI_HP1_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="459" MSB="5" NAME="S_AXI_HP1_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="460" MSB="63" NAME="S_AXI_HP1_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP1_DATA_WIDTH - 1) :0]"/>
        <PORT BUS="S_AXI_HP1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="461" MSB="7" NAME="S_AXI_HP1_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_HP1_DATA_WIDTH/8)-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="462" NAME="S_AXI_HP2_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="463" NAME="S_AXI_HP2_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="464" NAME="S_AXI_HP2_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="465" NAME="S_AXI_HP2_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="466" NAME="S_AXI_HP2_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="467" NAME="S_AXI_HP2_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="468" NAME="S_AXI_HP2_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="469" MSB="1" NAME="S_AXI_HP2_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="470" MSB="1" NAME="S_AXI_HP2_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="471" MSB="5" NAME="S_AXI_HP2_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="472" MSB="5" NAME="S_AXI_HP2_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="473" MSB="63" NAME="S_AXI_HP2_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_DATA_WIDTH - 1) :0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="474" MSB="7" NAME="S_AXI_HP2_RCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="475" MSB="7" NAME="S_AXI_HP2_WCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="476" MSB="2" NAME="S_AXI_HP2_RACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="477" MSB="5" NAME="S_AXI_HP2_WACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="478" NAME="S_AXI_HP2_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="479" NAME="S_AXI_HP2_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="480" NAME="S_AXI_HP2_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="481" NAME="S_AXI_HP2_BREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="482" NAME="S_AXI_HP2_RDISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="483" NAME="S_AXI_HP2_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="484" NAME="S_AXI_HP2_WLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP2_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="485" NAME="S_AXI_HP2_WRISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="486" NAME="S_AXI_HP2_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="487" MSB="1" NAME="S_AXI_HP2_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="488" MSB="1" NAME="S_AXI_HP2_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="489" MSB="2" NAME="S_AXI_HP2_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="490" MSB="1" NAME="S_AXI_HP2_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="491" MSB="1" NAME="S_AXI_HP2_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="492" MSB="2" NAME="S_AXI_HP2_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="493" MSB="2" NAME="S_AXI_HP2_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="494" MSB="2" NAME="S_AXI_HP2_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="495" MSB="31" NAME="S_AXI_HP2_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="496" MSB="31" NAME="S_AXI_HP2_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="497" MSB="3" NAME="S_AXI_HP2_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="498" MSB="3" NAME="S_AXI_HP2_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="499" MSB="3" NAME="S_AXI_HP2_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="500" MSB="3" NAME="S_AXI_HP2_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="501" MSB="3" NAME="S_AXI_HP2_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="502" MSB="3" NAME="S_AXI_HP2_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="503" MSB="5" NAME="S_AXI_HP2_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="504" MSB="5" NAME="S_AXI_HP2_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="505" MSB="5" NAME="S_AXI_HP2_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="506" MSB="63" NAME="S_AXI_HP2_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP2_DATA_WIDTH - 1) :0]"/>
        <PORT BUS="S_AXI_HP2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="507" MSB="7" NAME="S_AXI_HP2_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_HP2_DATA_WIDTH/8)-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="508" NAME="S_AXI_HP3_ARESETN" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="509" NAME="S_AXI_HP3_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="510" NAME="S_AXI_HP3_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="511" NAME="S_AXI_HP3_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="512" NAME="S_AXI_HP3_RLAST" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="513" NAME="S_AXI_HP3_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="514" NAME="S_AXI_HP3_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="515" MSB="1" NAME="S_AXI_HP3_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="516" MSB="1" NAME="S_AXI_HP3_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="517" MSB="5" NAME="S_AXI_HP3_BID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="518" MSB="5" NAME="S_AXI_HP3_RID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="519" MSB="63" NAME="S_AXI_HP3_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_DATA_WIDTH - 1) :0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="520" MSB="7" NAME="S_AXI_HP3_RCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="521" MSB="7" NAME="S_AXI_HP3_WCOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="522" MSB="2" NAME="S_AXI_HP3_RACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="523" MSB="5" NAME="S_AXI_HP3_WACOUNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="524" NAME="S_AXI_HP3_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="525" NAME="S_AXI_HP3_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="526" NAME="S_AXI_HP3_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="527" NAME="S_AXI_HP3_BREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="528" NAME="S_AXI_HP3_RDISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="529" NAME="S_AXI_HP3_RREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="530" NAME="S_AXI_HP3_WLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="S_AXI_HP3_FIFO_CTRL" IS_VALID="FALSE" MPD_INDEX="531" NAME="S_AXI_HP3_WRISSUECAP1_EN" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" IS_VALID="FALSE" MPD_INDEX="532" NAME="S_AXI_HP3_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="533" MSB="1" NAME="S_AXI_HP3_ARBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="534" MSB="1" NAME="S_AXI_HP3_ARLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="535" MSB="2" NAME="S_AXI_HP3_ARSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="536" MSB="1" NAME="S_AXI_HP3_AWBURST" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="537" MSB="1" NAME="S_AXI_HP3_AWLOCK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="538" MSB="2" NAME="S_AXI_HP3_AWSIZE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="539" MSB="2" NAME="S_AXI_HP3_ARPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="2" LSB="0" MPD_INDEX="540" MSB="2" NAME="S_AXI_HP3_AWPROT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="541" MSB="31" NAME="S_AXI_HP3_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="542" MSB="31" NAME="S_AXI_HP3_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="543" MSB="3" NAME="S_AXI_HP3_ARCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="544" MSB="3" NAME="S_AXI_HP3_ARLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="545" MSB="3" NAME="S_AXI_HP3_ARQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="546" MSB="3" NAME="S_AXI_HP3_AWCACHE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="547" MSB="3" NAME="S_AXI_HP3_AWLEN" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="548" MSB="3" NAME="S_AXI_HP3_AWQOS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="549" MSB="5" NAME="S_AXI_HP3_ARID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="550" MSB="5" NAME="S_AXI_HP3_AWID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="551" MSB="5" NAME="S_AXI_HP3_WID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_ID_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="552" MSB="63" NAME="S_AXI_HP3_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_HP3_DATA_WIDTH - 1) :0]"/>
        <PORT BUS="S_AXI_HP3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="553" MSB="7" NAME="S_AXI_HP3_WSTRB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_S_AXI_HP3_DATA_WIDTH/8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="DMA0_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="554" MSB="1" NAME="DMA0_DATYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="555" NAME="DMA0_DAVALID" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="556" NAME="DMA0_DRREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="557" NAME="DMA0_RSTN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="558" NAME="DMA0_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="559" NAME="DMA0_DAREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="560" NAME="DMA0_DRLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA0_REQ" IS_VALID="FALSE" MPD_INDEX="561" NAME="DMA0_DRVALID" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="DMA0_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="562" MSB="1" NAME="DMA0_DRTYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="DMA1_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="563" MSB="1" NAME="DMA1_DATYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="564" NAME="DMA1_DAVALID" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="565" NAME="DMA1_DRREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="566" NAME="DMA1_RSTN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="567" NAME="DMA1_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="568" NAME="DMA1_DAREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="569" NAME="DMA1_DRLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA1_REQ" IS_VALID="FALSE" MPD_INDEX="570" NAME="DMA1_DRVALID" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="DMA1_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="571" MSB="1" NAME="DMA1_DRTYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="DMA2_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="572" MSB="1" NAME="DMA2_DATYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="573" NAME="DMA2_DAVALID" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="574" NAME="DMA2_DRREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="575" NAME="DMA2_RSTN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="576" NAME="DMA2_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="577" NAME="DMA2_DAREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="578" NAME="DMA2_DRLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA2_REQ" IS_VALID="FALSE" MPD_INDEX="579" NAME="DMA2_DRVALID" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="580" NAME="DMA3_DRVALID" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="DMA3_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="581" MSB="1" NAME="DMA3_DATYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="582" NAME="DMA3_DAVALID" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="583" NAME="DMA3_DRREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="584" NAME="DMA3_RSTN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="585" NAME="DMA3_ACLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="586" NAME="DMA3_DAREADY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="DMA3_REQ" IS_VALID="FALSE" MPD_INDEX="587" NAME="DMA3_DRLAST" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="DMA2_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="588" MSB="1" NAME="DMA2_DRTYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="DMA3_REQ" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="589" MSB="1" NAME="DMA3_DRTYPE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="FTM_TRACE_DATA" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="590" MSB="31" NAME="FTMD_TRACEIN_DATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="I" IOS="FTM_TRACE_DATA" IS_VALID="FALSE" MPD_INDEX="591" NAME="FTMD_TRACEIN_VALID" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="FTM_TRACE_DATA" IS_VALID="FALSE" MPD_INDEX="592" NAME="FTMD_TRACEIN_CLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="FTM_TRACE_DATA" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="593" MSB="3" NAME="FTMD_TRACEIN_ATID" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="594" MSB="3" NAME="FTMT_F2P_TRIG" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="595" MSB="3" NAME="FTMT_F2P_TRIGACK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="596" MSB="31" NAME="FTMT_F2P_DEBUG" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="I" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="597" MSB="3" NAME="FTMT_P2F_TRIGACK" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="598" MSB="3" NAME="FTMT_P2F_TRIG" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="FTM_TRIG" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="599" MSB="31" NAME="FTMT_P2F_DEBUG" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
        <PORT DIR="O" MPD_INDEX="600" NAME="FCLK_CLK3" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="601" NAME="FCLK_CLK2" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="602" NAME="FCLK_CLK1" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="604" NAME="FCLK_CLKTRIG3_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="605" NAME="FCLK_CLKTRIG2_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="606" NAME="FCLK_CLKTRIG1_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="607" NAME="FCLK_CLKTRIG0_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="608" NAME="FCLK_RESET3_N" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="609" NAME="FCLK_RESET2_N" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="610" NAME="FCLK_RESET1_N" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="612" NAME="FPGA_IDLE_N" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="613" MSB="3" NAME="DDR_ARB" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT DIR="I" MPD_INDEX="615" NAME="Core0_nFIQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="616" NAME="Core0_nIRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="617" NAME="Core1_nFIQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="618" NAME="Core1_nIRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="619" NAME="EVENT_EVENTO" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="620" MSB="1" NAME="EVENT_STANDBYWFE" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="1" LSB="0" MPD_INDEX="621" MSB="1" NAME="EVENT_STANDBYWFI" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="622" NAME="EVENT_EVENTI" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="624" NAME="DDR_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="625" NAME="DDR_Clk_n" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="626" NAME="DDR_CKE" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="627" NAME="DDR_CS_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="628" NAME="DDR_RAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="629" NAME="DDR_CAS_n" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="MEMORY_0" MPD_INDEX="630" NAME="DDR_WEB" SIGNAME="__NOC__"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="2" LSB="0" MPD_INDEX="631" MSB="2" NAME="DDR_BankAddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="14" LSB="0" MPD_INDEX="632" MSB="14" NAME="DDR_Addr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[14:0]"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="633" NAME="DDR_ODT" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="634" NAME="DDR_DRSTB" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="31" LSB="0" MPD_INDEX="635" MSB="31" NAME="DDR_DQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_DQ_WIDTH - 1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MPD_INDEX="636" MSB="3" NAME="DDR_DM" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_DM_WIDTH - 1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MPD_INDEX="637" MSB="3" NAME="DDR_DQS" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_DQS_WIDTH - 1:0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="MEMORY_0" IS_THREE_STATE="FALSE" LEFT="3" LSB="0" MPD_INDEX="638" MSB="3" NAME="DDR_DQS_n" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_DQS_WIDTH - 1:0]"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="639" NAME="DDR_VRN" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="MEMORY_0" IS_THREE_STATE="FALSE" MPD_INDEX="640" NAME="DDR_VRP" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="644" NAME="IRQ_P2F_DMAC_ABORT" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="645" NAME="IRQ_P2F_DMAC0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="646" NAME="IRQ_P2F_DMAC1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="647" NAME="IRQ_P2F_DMAC2" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="648" NAME="IRQ_P2F_DMAC3" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="649" NAME="IRQ_P2F_DMAC4" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="650" NAME="IRQ_P2F_DMAC5" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="651" NAME="IRQ_P2F_DMAC6" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="652" NAME="IRQ_P2F_DMAC7" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="653" NAME="IRQ_P2F_SMC" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="654" NAME="IRQ_P2F_QSPI" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="655" NAME="IRQ_P2F_CTI" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="656" NAME="IRQ_P2F_GPIO" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="657" NAME="IRQ_P2F_USB0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="658" NAME="IRQ_P2F_ENET0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="659" NAME="IRQ_P2F_ENET_WAKE0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="660" NAME="IRQ_P2F_SDIO0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="661" NAME="IRQ_P2F_I2C0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="662" NAME="IRQ_P2F_SPI0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="663" NAME="IRQ_P2F_UART0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="664" NAME="IRQ_P2F_CAN0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="665" NAME="IRQ_P2F_USB1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="666" NAME="IRQ_P2F_ENET1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="667" NAME="IRQ_P2F_ENET_WAKE1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="668" NAME="IRQ_P2F_SDIO1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="669" NAME="IRQ_P2F_I2C1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="670" NAME="IRQ_P2F_SPI1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="671" NAME="IRQ_P2F_UART1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="672" NAME="IRQ_P2F_CAN1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="IO" IOS="ETHERNETIF_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="673" NAME="ENET0_MDIO" SIGNAME="__NOC__" TRI_I="ENET0_MDIO_I" TRI_O="ENET0_MDIO_O" TRI_T="ENET0_MDIO_T"/>
        <PORT DIR="IO" IOS="ETHERNETIF_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="674" NAME="ENET1_MDIO" SIGNAME="__NOC__" TRI_I="ENET1_MDIO_I" TRI_O="ENET1_MDIO_O" TRI_T="ENET1_MDIO_T"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="GPIO_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="675" MSB="63" NAME="GPIO" RIGHT="0" SIGNAME="__NOC__" TRI_I="GPIO_I" TRI_O="GPIO_O" TRI_T="GPIO_T" VECFORMULA="[(C_EMIO_GPIO_WIDTH-1):0]"/>
        <PORT DIR="IO" IOS="IIC_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="676" NAME="I2C0_SDA" SIGNAME="__NOC__" TRI_I="I2C0_SDA_I" TRI_O="I2C0_SDA_O" TRI_T="I2C0_SDA_T"/>
        <PORT DIR="IO" IOS="IIC_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="677" NAME="I2C0_SCL" SIGNAME="__NOC__" TRI_I="I2C0_SCL_I" TRI_O="I2C0_SCL_O" TRI_T="I2C0_SCL_T"/>
        <PORT DIR="IO" IOS="IIC_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="678" NAME="I2C1_SDA" SIGNAME="__NOC__" TRI_I="I2C1_SDA_I" TRI_O="I2C1_SDA_O" TRI_T="I2C1_SDA_T"/>
        <PORT DIR="IO" IOS="IIC_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="679" NAME="I2C1_SCL" SIGNAME="__NOC__" TRI_I="I2C1_SCL_I" TRI_O="I2C1_SCL_O" TRI_T="I2C1_SCL_T"/>
        <PORT DIR="IO" IOS="SDIO_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="680" NAME="SDIO0_CMD" SIGNAME="__NOC__" TRI_I="SDIO0_CMD_I" TRI_O="SDIO0_CMD_O" TRI_T="SDIO0_CMD_T"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="SDIO_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="681" MSB="3" NAME="SDIO0_DATA" RIGHT="0" SIGNAME="__NOC__" TRI_I="SDIO0_DATA_I" TRI_O="SDIO0_DATA_O" TRI_T="SDIO0_DATA_T" VECFORMULA="[3:0]"/>
        <PORT DIR="IO" IOS="SDIO_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="682" NAME="SDIO1_CMD" SIGNAME="__NOC__" TRI_I="SDIO1_CMD_I" TRI_O="SDIO1_CMD_O" TRI_T="SDIO1_CMD_T"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="SDIO_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="3" LSB="0" MPD_INDEX="683" MSB="3" NAME="SDIO1_DATA" RIGHT="0" SIGNAME="__NOC__" TRI_I="SDIO1_DATA_I" TRI_O="SDIO1_DATA_O" TRI_T="SDIO1_DATA_T" VECFORMULA="[3:0]"/>
        <PORT DIR="IO" IOS="SPI_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="684" NAME="SPI0_SCLK" SIGIS="CLK" SIGNAME="__NOC__" TRI_I="SPI0_SCLK_I" TRI_O="SPI0_SCLK_O" TRI_T="SPI0_SCLK_T"/>
        <PORT DIR="IO" IOS="SPI_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="685" NAME="SPI0_MOSI" SIGNAME="__NOC__" TRI_I="SPI0_MOSI_I" TRI_O="SPI0_MOSI_O" TRI_T="SPI0_MOSI_T"/>
        <PORT DIR="IO" IOS="SPI_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="686" NAME="SPI0_MISO" SIGNAME="__NOC__" TRI_I="SPI0_MISO_I" TRI_O="SPI0_MISO_O" TRI_T="SPI0_MISO_T"/>
        <PORT DIR="IO" IOS="SPI_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="687" NAME="SPI0_SS" SIGNAME="__NOC__" TRI_I="SPI0_SS_I" TRI_O="SPI0_SS_O" TRI_T="SPI0_SS_T"/>
        <PORT DIR="IO" IOS="SPI_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="688" NAME="SPI1_SCLK" SIGIS="CLK" SIGNAME="__NOC__" TRI_I="SPI1_SCLK_I" TRI_O="SPI1_SCLK_O" TRI_T="SPI1_SCLK_T"/>
        <PORT DIR="IO" IOS="SPI_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="689" NAME="SPI1_MOSI" SIGNAME="__NOC__" TRI_I="SPI1_MOSI_I" TRI_O="SPI1_MOSI_O" TRI_T="SPI1_MOSI_T"/>
        <PORT DIR="IO" IOS="SPI_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="690" NAME="SPI1_MISO" SIGNAME="__NOC__" TRI_I="SPI1_MISO_I" TRI_O="SPI1_MISO_O" TRI_T="SPI1_MISO_T"/>
        <PORT DIR="IO" IOS="SPI_1" IS_THREE_STATE="TRUE" IS_VALID="FALSE" MPD_INDEX="691" NAME="SPI1_SS" SIGNAME="__NOC__" TRI_I="SPI1_SS_I" TRI_O="SPI1_SS_O" TRI_T="SPI1_SS_T"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="M_AXI_GP0" PROTOCOL="AXI3" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_ACLK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="armCortexA91_HP0_AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="1" MPD_INDEX="5" NAME="S_AXI_HP0" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ACLK"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="1" NAME="M_AXI_GP1" PROTOCOL="AXI3" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP DIR="O" PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="M_AXI_GP1_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="2" NAME="S_AXI_GP0" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP0_RID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP0_WID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="3" NAME="S_AXI_GP1" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_GP1_RID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_GP1_WID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="4" NAME="S_AXI_ACP" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_ACP_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_ARUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_AWUSER"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_ACP_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="6" NAME="S_AXI_HP1" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="7" NAME="S_AXI_HP2" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTRUCTION="TRUE" IS_VALID="FALSE" MPD_INDEX="8" NAME="S_AXI_HP3" PROTOCOL="AXI3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RLAST"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_BID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_RREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WLAST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWBURST"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWPROT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWCACHE"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWLEN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWQOS"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_ARID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_AWID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="4" NAME="PS_REQUIRED_EXTERNAL_IO" TYPE="XIL_REQUIRED_EXTERNAL_IO">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="MIO"/>
            <PORTMAP DIR="I" PHYSICAL="PS_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="PS_PORB"/>
            <PORTMAP DIR="I" PHYSICAL="PS_SRSTB"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="11" NAME="CAN_0" TYPE="XIL_CAN_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="CAN0_PHY_TX"/>
            <PORTMAP DIR="I" PHYSICAL="CAN0_PHY_RX"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="12" NAME="CAN_1" TYPE="XIL_CAN_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="CAN1_PHY_TX"/>
            <PORTMAP DIR="I" PHYSICAL="CAN1_PHY_RX"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="0" NAME="ETHERNETIF_0" TYPE="XIL_AXIETHERNET_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ENET0_GMII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_GMII_TX_ER"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_SOF_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_SOF_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET0_GMII_TXD"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_CRS"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_EXT_INTIN"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_MDIO_I"/>
            <PORTMAP DIR="I" PHYSICAL="ENET0_GMII_RXD"/>
            <PORTMAP DIR="IO" PHYSICAL="ENET0_MDIO"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="1" NAME="ETHERNETIF_1" TYPE="XIL_AXIETHERNET_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="ENET1_GMII_TX_EN"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_GMII_TX_ER"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_MDIO_MDC"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_MDIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_MDIO_T"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_DELAY_REQ_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_DELAY_REQ_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_PDELAY_REQ_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_PDELAY_REQ_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_PDELAY_RESP_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_PDELAY_RESP_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_SYNC_FRAME_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_PTP_SYNC_FRAME_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_SOF_RX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_SOF_TX"/>
            <PORTMAP DIR="O" PHYSICAL="ENET1_GMII_TXD"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_COL"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_CRS"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_EXT_INTIN"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_RX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_RX_DV"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_RX_ER"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_TX_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_MDIO_I"/>
            <PORTMAP DIR="I" PHYSICAL="ENET1_GMII_RXD"/>
            <PORTMAP DIR="IO" PHYSICAL="ENET1_MDIO"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="2" NAME="GPIO_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="GPIO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="7" NAME="IIC_0" TYPE="XIL_IIC_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I2C0_SDA_I"/>
            <PORTMAP DIR="O" PHYSICAL="I2C0_SDA_O"/>
            <PORTMAP DIR="O" PHYSICAL="I2C0_SDA_T"/>
            <PORTMAP DIR="I" PHYSICAL="I2C0_SCL_I"/>
            <PORTMAP DIR="O" PHYSICAL="I2C0_SCL_O"/>
            <PORTMAP DIR="O" PHYSICAL="I2C0_SCL_T"/>
            <PORTMAP DIR="IO" PHYSICAL="I2C0_SDA"/>
            <PORTMAP DIR="IO" PHYSICAL="I2C0_SCL"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="8" NAME="IIC_1" TYPE="XIL_IIC_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="I2C1_SDA_I"/>
            <PORTMAP DIR="O" PHYSICAL="I2C1_SDA_O"/>
            <PORTMAP DIR="O" PHYSICAL="I2C1_SDA_T"/>
            <PORTMAP DIR="I" PHYSICAL="I2C1_SCL_I"/>
            <PORTMAP DIR="O" PHYSICAL="I2C1_SCL_O"/>
            <PORTMAP DIR="O" PHYSICAL="I2C1_SCL_T"/>
            <PORTMAP DIR="IO" PHYSICAL="I2C1_SDA"/>
            <PORTMAP DIR="IO" PHYSICAL="I2C1_SCL"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="13" NAME="PJTAG" TYPE="XIL_JTAG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="PJTAG_TCK"/>
            <PORTMAP DIR="I" PHYSICAL="PJTAG_TMS"/>
            <PORTMAP DIR="I" PHYSICAL="PJTAG_TD_I"/>
            <PORTMAP DIR="O" PHYSICAL="PJTAG_TD_T"/>
            <PORTMAP DIR="O" PHYSICAL="PJTAG_TD_O"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="14" NAME="SDIO_0" TYPE="XIL_SDIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO0_CLK_FB"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_CMD_O"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO0_CMD_I"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_CMD_T"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO0_DATA_I"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_DATA_O"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_DATA_T"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_LED"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO0_CDN"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO0_WP"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_BUSPOW"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO0_BUSVOLT"/>
            <PORTMAP DIR="IO" PHYSICAL="SDIO0_CMD"/>
            <PORTMAP DIR="IO" PHYSICAL="SDIO0_DATA"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="15" NAME="SDIO_1" TYPE="XIL_SDIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO1_CLK_FB"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_CMD_O"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO1_CMD_I"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_CMD_T"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO1_DATA_I"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_DATA_O"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_DATA_T"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_LED"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO1_CDN"/>
            <PORTMAP DIR="I" PHYSICAL="SDIO1_WP"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_BUSPOW"/>
            <PORTMAP DIR="O" PHYSICAL="SDIO1_BUSVOLT"/>
            <PORTMAP DIR="IO" PHYSICAL="SDIO1_CMD"/>
            <PORTMAP DIR="IO" PHYSICAL="SDIO1_DATA"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="9" NAME="SPI_0" TYPE="XIL_SPI_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPI0_SCLK_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SCLK_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SCLK_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI0_MOSI_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_MOSI_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_MOSI_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI0_MISO_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_MISO_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_MISO_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI0_SS_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SS_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SS1_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SS2_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI0_SS_T"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI0_SCLK"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI0_MOSI"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI0_MISO"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI0_SS"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="10" NAME="SPI_1" TYPE="XIL_SPI_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPI1_SCLK_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SCLK_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SCLK_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI1_MOSI_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_MOSI_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_MOSI_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI1_MISO_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_MISO_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_MISO_T"/>
            <PORTMAP DIR="I" PHYSICAL="SPI1_SS_I"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SS_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SS1_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SS2_O"/>
            <PORTMAP DIR="O" PHYSICAL="SPI1_SS_T"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI1_SCLK"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI1_MOSI"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI1_MISO"/>
            <PORTMAP DIR="IO" PHYSICAL="SPI1_SS"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="5" NAME="UART_0" TYPE="XIL_UART_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="UART0_DTRN"/>
            <PORTMAP DIR="O" PHYSICAL="UART0_RTSN"/>
            <PORTMAP DIR="O" PHYSICAL="UART0_TX"/>
            <PORTMAP DIR="I" PHYSICAL="UART0_CTSN"/>
            <PORTMAP DIR="I" PHYSICAL="UART0_DCDN"/>
            <PORTMAP DIR="I" PHYSICAL="UART0_DSRN"/>
            <PORTMAP DIR="I" PHYSICAL="UART0_RIN"/>
            <PORTMAP DIR="I" PHYSICAL="UART0_RX"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="6" NAME="UART_1" TYPE="XIL_UART_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="UART1_DTRN"/>
            <PORTMAP DIR="O" PHYSICAL="UART1_RTSN"/>
            <PORTMAP DIR="O" PHYSICAL="UART1_TX"/>
            <PORTMAP DIR="I" PHYSICAL="UART1_CTSN"/>
            <PORTMAP DIR="I" PHYSICAL="UART1_DCDN"/>
            <PORTMAP DIR="I" PHYSICAL="UART1_DSRN"/>
            <PORTMAP DIR="I" PHYSICAL="UART1_RIN"/>
            <PORTMAP DIR="I" PHYSICAL="UART1_RX"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="16" NAME="TTC_0" TYPE="XIL_TTC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TTC0_WAVE0_OUT"/>
            <PORTMAP DIR="O" PHYSICAL="TTC0_WAVE1_OUT"/>
            <PORTMAP DIR="O" PHYSICAL="TTC0_WAVE2_OUT"/>
            <PORTMAP DIR="I" PHYSICAL="TTC0_CLK0_IN"/>
            <PORTMAP DIR="I" PHYSICAL="TTC0_CLK1_IN"/>
            <PORTMAP DIR="I" PHYSICAL="TTC0_CLK2_IN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="17" NAME="TTC_1" TYPE="XIL_TTC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TTC1_WAVE0_OUT"/>
            <PORTMAP DIR="O" PHYSICAL="TTC1_WAVE1_OUT"/>
            <PORTMAP DIR="O" PHYSICAL="TTC1_WAVE2_OUT"/>
            <PORTMAP DIR="I" PHYSICAL="TTC1_CLK0_IN"/>
            <PORTMAP DIR="I" PHYSICAL="TTC1_CLK1_IN"/>
            <PORTMAP DIR="I" PHYSICAL="TTC1_CLK2_IN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="18" NAME="WDT_0" TYPE="XIL_WDT_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="WDT_CLK_IN"/>
            <PORTMAP DIR="O" PHYSICAL="WDT_RST_OUT"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="19" NAME="TRACE_0" TYPE="XIL_TRACE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="TRACE_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="TRACE_CTL"/>
            <PORTMAP DIR="O" PHYSICAL="TRACE_DATA"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="20" NAME="USBIND_0" TYPE="XIL_USBIND_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP DIR="O" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP DIR="I" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="21" NAME="USBIND_1" TYPE="XIL_USBIND_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="USB1_PORT_INDCTL"/>
            <PORTMAP DIR="O" PHYSICAL="USB1_VBUS_PWRSELECT"/>
            <PORTMAP DIR="I" PHYSICAL="USB1_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="22" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="XIL_HP_FIFO_CTRL_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="23" NAME="S_AXI_HP1_FIFO_CTRL" TYPE="XIL_HP_FIFO_CTRL_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_WCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_RACOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP1_WACOUNT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_RDISSUECAP1_EN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP1_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="24" NAME="S_AXI_HP2_FIFO_CTRL" TYPE="XIL_HP_FIFO_CTRL_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_WCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_RACOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP2_WACOUNT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_RDISSUECAP1_EN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP2_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="25" NAME="S_AXI_HP3_FIFO_CTRL" TYPE="XIL_HP_FIFO_CTRL_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_WCOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_RACOUNT"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_HP3_WACOUNT"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_RDISSUECAP1_EN"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_HP3_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="26" NAME="DMA0_REQ" TYPE="XIL_DMA_REQ_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DMA0_DATYPE"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0_DAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0_DRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0_RSTN"/>
            <PORTMAP DIR="I" PHYSICAL="DMA0_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="DMA0_DAREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DMA0_DRLAST"/>
            <PORTMAP DIR="I" PHYSICAL="DMA0_DRVALID"/>
            <PORTMAP DIR="I" PHYSICAL="DMA0_DRTYPE"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="27" NAME="DMA1_REQ" TYPE="XIL_DMA_REQ_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DMA1_DATYPE"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1_DAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1_DRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1_RSTN"/>
            <PORTMAP DIR="I" PHYSICAL="DMA1_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="DMA1_DAREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DMA1_DRLAST"/>
            <PORTMAP DIR="I" PHYSICAL="DMA1_DRVALID"/>
            <PORTMAP DIR="I" PHYSICAL="DMA1_DRTYPE"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="28" NAME="DMA2_REQ" TYPE="XIL_DMA_REQ_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="DMA2_DATYPE"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2_DAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2_DRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2_RSTN"/>
            <PORTMAP DIR="I" PHYSICAL="DMA2_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="DMA2_DAREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DMA2_DRLAST"/>
            <PORTMAP DIR="I" PHYSICAL="DMA2_DRVALID"/>
            <PORTMAP DIR="I" PHYSICAL="DMA2_DRTYPE"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="29" NAME="DMA3_REQ" TYPE="XIL_DMA_REQ_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DMA3_DRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3_DATYPE"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3_DAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3_DRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3_RSTN"/>
            <PORTMAP DIR="I" PHYSICAL="DMA3_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="DMA3_DAREADY"/>
            <PORTMAP DIR="I" PHYSICAL="DMA3_DRLAST"/>
            <PORTMAP DIR="I" PHYSICAL="DMA3_DRTYPE"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="30" NAME="FTM_TRACE_DATA" TYPE="XIL_FTMD_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FTMD_TRACEIN_DATA"/>
            <PORTMAP DIR="I" PHYSICAL="FTMD_TRACEIN_VALID"/>
            <PORTMAP DIR="I" PHYSICAL="FTMD_TRACEIN_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="FTMD_TRACEIN_ATID"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="31" NAME="FTM_TRIG" TYPE="XIL_FTMTIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FTMT_F2P_TRIG"/>
            <PORTMAP DIR="O" PHYSICAL="FTMT_F2P_TRIGACK"/>
            <PORTMAP DIR="I" PHYSICAL="FTMT_F2P_DEBUG"/>
            <PORTMAP DIR="I" PHYSICAL="FTMT_P2F_TRIGACK"/>
            <PORTMAP DIR="O" PHYSICAL="FTMT_P2F_TRIG"/>
            <PORTMAP DIR="O" PHYSICAL="FTMT_P2F_DEBUG"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="3" NAME="MEMORY_0" TYPE="XIL_MEMORY_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="DDR_Clk"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_CKE"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_CS_n"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP DIR="O" PHYSICAL="DDR_WEB"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_Addr"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_ODT"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DQ"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DM"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DQS"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_VRN"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR_VRP"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE IS_VALID="FALSE" MPD_INDEX="32" NAME="PROC_EVENT" TYPE="XIL_PROC_EVENT_V1"/>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_DDR_RAM_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_DDR_RAM_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" MEMTYPE="MEMORY" SIZE="1073741824" SIZEABRV="1G"/>
        <MEMRANGE BASEDECIMAL="3758096384" BASENAME="C_UART0_BASEADDR" BASEVALUE="0xE0000000" HIGHDECIMAL="3758100479" HIGHNAME="C_UART0_HIGHADDR" HIGHVALUE="0xE0000FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758100480" BASENAME="C_UART1_BASEADDR" BASEVALUE="0xE0001000" HIGHDECIMAL="3758104575" HIGHNAME="C_UART1_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758112768" BASENAME="C_I2C0_BASEADDR" BASEVALUE="0xE0004000" HIGHDECIMAL="3758116863" HIGHNAME="C_I2C0_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758116864" BASENAME="C_I2C1_BASEADDR" BASEVALUE="0xE0005000" HIGHDECIMAL="3758120959" HIGHNAME="C_I2C1_HIGHADDR" HIGHVALUE="0xE0005FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758120960" BASENAME="C_SPI0_BASEADDR" BASEVALUE="0xE0006000" HIGHDECIMAL="3758125055" HIGHNAME="C_SPI0_HIGHADDR" HIGHVALUE="0xE0006FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758125056" BASENAME="C_SPI1_BASEADDR" BASEVALUE="0xE0007000" HIGHDECIMAL="3758129151" HIGHNAME="C_SPI1_HIGHADDR" HIGHVALUE="0xE0007FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758129152" BASENAME="C_CAN0_BASEADDR" BASEVALUE="0xE0008000" HIGHDECIMAL="3758133247" HIGHNAME="C_CAN0_HIGHADDR" HIGHVALUE="0xE0008FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758133248" BASENAME="C_CAN1_BASEADDR" BASEVALUE="0xE0009000" HIGHDECIMAL="3758137343" HIGHNAME="C_CAN1_HIGHADDR" HIGHVALUE="0xE0009FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758137344" BASENAME="C_GPIO_BASEADDR" BASEVALUE="0xE000A000" HIGHDECIMAL="3758141439" HIGHNAME="C_GPIO_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758141440" BASENAME="C_ENET0_BASEADDR" BASEVALUE="0xE000B000" HIGHDECIMAL="3758145535" HIGHNAME="C_ENET0_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758145536" BASENAME="C_ENET1_BASEADDR" BASEVALUE="0xE000C000" HIGHDECIMAL="3758149631" HIGHNAME="C_ENET1_HIGHADDR" HIGHVALUE="0xE000CFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759144960" BASENAME="C_SDIO0_BASEADDR" BASEVALUE="0xE0100000" HIGHDECIMAL="3759149055" HIGHNAME="C_SDIO0_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759149056" BASENAME="C_SDIO1_BASEADDR" BASEVALUE="0xE0101000" HIGHDECIMAL="3759153151" HIGHNAME="C_SDIO1_HIGHADDR" HIGHVALUE="0xE0101FFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759153152" BASENAME="C_USB0_BASEADDR" BASEVALUE="0xE0102000" HIGHDECIMAL="3759157247" HIGHNAME="C_USB0_HIGHADDR" HIGHVALUE="0xE0102fff" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759157248" BASENAME="C_USB1_BASEADDR" BASEVALUE="0xE0103000" HIGHDECIMAL="3759161343" HIGHNAME="C_USB1_HIGHADDR" HIGHVALUE="0xE0103fff" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759161344" BASENAME="C_TTC0_BASEADDR" BASEVALUE="0xE0104000" HIGHDECIMAL="3759165439" HIGHNAME="C_TTC0_HIGHADDR" HIGHVALUE="0xE0104fff" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3759165440" BASENAME="C_TTC1_BASEADDR" BASEVALUE="0xE0105000" HIGHDECIMAL="3759169535" HIGHNAME="C_TTC1_HIGHADDR" HIGHVALUE="0xE0105fff" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K"/>
        <MEMRANGE BASEDECIMAL="3758096384" BASENAME="C_S_AXI_GP0_BASEADDR" BASEVALUE="0xE0000000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_GP0_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="536870912" SIZEABRV="512M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_GP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_GP0_LOWOCM_DDR_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_GP0_LOWOCM_DDR_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_GP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3758096384" BASENAME="C_S_AXI_GP1_BASEADDR" BASEVALUE="0xE0000000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_GP1_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="536870912" SIZEABRV="512M">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_GP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_GP1_LOWOCM_DDR_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_GP1_LOWOCM_DDR_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_GP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_ACP_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_ACP_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_ACP"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_ACP_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_ACP_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_ACP"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP0_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP0_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP0_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HP0_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP1_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP1_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP1_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HP1_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP2_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP2_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP2_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HP2_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP2"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_S_AXI_HP3_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="1073741823" HIGHNAME="C_S_AXI_HP3_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="1073741824" SIZEABRV="1G">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294705152" BASENAME="C_S_AXI_HP3_HIGHOCM_BASEADDR" BASEVALUE="0xFFFC0000" HIGHDECIMAL="4294967295" HIGHNAME="C_S_AXI_HP3_HIGHOCM_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="armCortexA91" IS_CACHEABLE="TRUE" IS_CONSTANT="TRUE" IS_LOCKED="TRUE" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="262144" SIZEABRV="256K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_HP3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090568192" BASENAME="C_BASEADDR" BASEVALUE="0x4100C000" HIGHDECIMAL="1090572287" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100CFFF" INSTANCE="DebugModule1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090572288" BASENAME="C_BASEADDR" BASEVALUE="0x4100D000" HIGHDECIMAL="1090576383" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100DFFF" INSTANCE="XilinxPIC1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090523136" BASENAME="C_BASEADDR" BASEVALUE="0x41001000" HIGHDECIMAL="1090527231" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41001FFF" INSTANCE="axi_slave_adapter0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090519040" BASENAME="C_BASEADDR" BASEVALUE="0x41000000" HIGHDECIMAL="1090523135" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41000FFF" INSTANCE="axi_slave_adapter1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090564096" BASENAME="C_BASEADDR" BASEVALUE="0x4100b000" HIGHDECIMAL="1090568191" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100BFFF" INSTANCE="axi_slave_adapter15" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090531328" BASENAME="C_BASEADDR" BASEVALUE="0x41003000" HIGHDECIMAL="1090535423" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41003FFF" INSTANCE="axi_slave_adapter2" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090527232" BASENAME="C_BASEADDR" BASEVALUE="0x41002000" HIGHDECIMAL="1090531327" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41002FFF" INSTANCE="axi_slave_adapter3" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090535424" BASENAME="C_BASEADDR" BASEVALUE="0x41004000" HIGHDECIMAL="1090539519" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41004FFF" INSTANCE="axi_slave_adapter4" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090543616" BASENAME="C_BASEADDR" BASEVALUE="0x41006000" HIGHDECIMAL="1090547711" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41006FFF" INSTANCE="axi_slave_adapter5" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090539520" BASENAME="C_BASEADDR" BASEVALUE="0x41005000" HIGHDECIMAL="1090543615" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41005FFF" INSTANCE="axi_slave_adapter6" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090547712" BASENAME="C_BASEADDR" BASEVALUE="0x41007000" HIGHDECIMAL="1090551807" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41007FFF" INSTANCE="axi_slave_adapter7" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090555904" BASENAME="C_BASEADDR" BASEVALUE="0x41009000" HIGHDECIMAL="1090559999" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41009FFF" INSTANCE="axi_slave_adapter8" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090551808" BASENAME="C_BASEADDR" BASEVALUE="0x41008000" HIGHDECIMAL="1090555903" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41008FFF" INSTANCE="axi_slave_adapter9" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="1090560000" BASENAME="C_BASEADDR" BASEVALUE="0x4100A000" HIGHDECIMAL="1090564095" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100afff" INSTANCE="dma_controller1_matrix_mul1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="4096" SIZEABRV="4K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="AMBA_AXIBus_LT1"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="DebugModule1"/>
        <PERIPHERAL INSTANCE="XilinxPIC1"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter0"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter1"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter15"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter2"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter3"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter4"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter5"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter6"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter7"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter8"/>
        <PERIPHERAL INSTANCE="axi_slave_adapter9"/>
        <PERIPHERAL INSTANCE="dma_controller1_matrix_mul1"/>
      </PERIPHERALS>
      <INTERRUPTINFO TYPE="TARGET">
        <SOURCE INSTANCE="XilinxPIC1" INTC_INDEX="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE BUSSTD="AXI" BUSSTD_PSF="AXI" HWVERSION="1.06.a" INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" IPTYPE="BUS" MHS_INDEX="15" MODCLASS="BUS" MODTYPE="axi_interconnect">
      <DESCRIPTION TYPE="SHORT">AXI Interconnect</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI4 Memory-Mapped Interconnect</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768_axi_interconnect.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_BASEFAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="2" NAME="C_NUM_SLAVE_SLOTS" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="3" NAME="C_NUM_MASTER_SLOTS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="4" NAME="C_AXI_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="5" NAME="C_AXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_AXI_DATA_MAX_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_S_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000004000000040"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_M_AXI_DATA_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000040"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_INTERCONNECT_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="10" NAME="C_S_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_M_AXI_PROTOCOL" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_M_AXI_BASE_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_M_AXI_HIGH_ADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fffffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_S_AXI_BASE_ID" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="15" NAME="C_S_AXI_THREAD_ID_WIDTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="16" NAME="C_S_AXI_IS_INTERCONNECT" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="17" NAME="C_S_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="18" NAME="C_S_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000011"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="19" NAME="C_M_AXI_ACLK_RATIO" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="20" NAME="C_M_AXI_IS_ACLK_ASYNC" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="21" NAME="C_INTERCONNECT_ACLK_RATIO" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="22" NAME="C_S_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111110"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="23" NAME="C_S_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111101"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="24" NAME="C_M_AXI_SUPPORTS_WRITE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="25" NAME="C_M_AXI_SUPPORTS_READ" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="26" NAME="C_AXI_SUPPORTS_USER_SIGNALS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="27" NAME="C_AXI_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="28" NAME="C_AXI_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="29" NAME="C_AXI_WUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="30" NAME="C_AXI_RUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="31" NAME="C_AXI_BUSER_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="32" NAME="C_AXI_CONNECTIVITY" TYPE="STD_LOGIC_VECTOR" VALUE="0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="33" NAME="C_S_AXI_SINGLE_THREAD" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="34" NAME="C_M_AXI_SUPPORTS_REORDERING" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_S_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111100"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="36" NAME="C_M_AXI_SUPPORTS_NARROW_BURST" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="37" NAME="C_S_AXI_WRITE_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000400000001"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="38" NAME="C_S_AXI_READ_ACCEPTANCE" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000004"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="39" NAME="C_M_AXI_WRITE_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000008"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="40" NAME="C_M_AXI_READ_ISSUING" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000008"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="41" NAME="C_S_AXI_ARB_PRIORITY" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="42" NAME="C_M_AXI_SECURE" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="43" NAME="C_S_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_S_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="45" NAME="C_S_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" CHANGEDBY="SYSTEM" MPD_INDEX="46" NAME="C_S_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_S_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="48" NAME="C_S_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="49" NAME="C_M_AXI_WRITE_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_WRITE_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="51" NAME="C_M_AXI_WRITE_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="52" NAME="C_M_AXI_READ_FIFO_DEPTH" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="53" NAME="C_M_AXI_READ_FIFO_TYPE" TYPE="STD_LOGIC_VECTOR" VALUE="0b1111111111111111"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="54" NAME="C_M_AXI_READ_FIFO_DELAY" TYPE="STD_LOGIC_VECTOR" VALUE="0b0000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="55" NAME="C_S_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="56" NAME="C_S_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="57" NAME="C_S_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="58" NAME="C_S_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="59" NAME="C_S_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="60" NAME="C_M_AXI_AW_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="61" NAME="C_M_AXI_AR_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="62" NAME="C_M_AXI_W_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="63" NAME="C_M_AXI_R_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="UPDATE" MPD_INDEX="64" NAME="C_M_AXI_B_REGISTER" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="65" NAME="C_INTERCONNECT_R_REGISTER" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="66" NAME="C_INTERCONNECT_CONNECTIVITY_MODE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="67" NAME="C_USE_CTRL_PORT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="68" NAME="C_USE_INTERRUPT" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="69" NAME="C_RANGE_CHECK" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="70" NAME="C_S_AXI_CTRL_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="71" NAME="C_S_AXI_CTRL_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="72" NAME="C_S_AXI_CTRL_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="73" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0xFFFFFFFF"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" MPD_INDEX="74" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x00000000"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="75" NAME="C_DEBUG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="76" NAME="C_S_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="77" NAME="C_M_AXI_DEBUG_SLOT" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="78" NAME="C_MAX_DEBUG_THREADS" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="INTERCONNECT_ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="INTERCONNECT_ARESETN" SIGIS="RST" SIGNAME="armCortexA91_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARESETN" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="2" MSB="1" NAME="S_AXI_ARESET_OUT_N" RIGHT="0" SIGIS="RST" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARESETN" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARESETN" DIR="O" MPD_INDEX="3" NAME="M_AXI_ARESET_OUT_N" SIGIS="RST" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARESETN" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="4" NAME="IRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ACLK" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="5" MSB="1" NAME="S_AXI_ACLK" RIGHT="0" SIGIS="CLK" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ACLK" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="6" MSB="1" NAME="S_AXI_AWID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="7" MSB="63" NAME="S_AXI_AWADDR" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWLEN" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="8" MSB="15" NAME="S_AXI_AWLEN" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWSIZE" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="9" MSB="5" NAME="S_AXI_AWSIZE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWBURST" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="10" MSB="3" NAME="S_AXI_AWBURST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWLOCK" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="11" MSB="3" NAME="S_AXI_AWLOCK" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWCACHE" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="12" MSB="7" NAME="S_AXI_AWCACHE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWPROT" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="13" MSB="5" NAME="S_AXI_AWPROT" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWQOS" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="14" MSB="7" NAME="S_AXI_AWQOS" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWUSER" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="15" MSB="7" NAME="S_AXI_AWUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="16" MSB="1" NAME="S_AXI_AWVALID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="17" MSB="1" NAME="S_AXI_AWREADY" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_AWREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="S_AXI_WID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="19" MSB="127" NAME="S_AXI_WDATA" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="20" MSB="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WSTRB" VECFORMULA="[(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WLAST" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="21" MSB="1" NAME="S_AXI_WLAST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WUSER" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="22" MSB="1" NAME="S_AXI_WUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="23" MSB="1" NAME="S_AXI_WVALID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="S_AXI_WREADY" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_WREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="S_AXI_BID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="26" MSB="3" NAME="S_AXI_BRESP" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BUSER" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="27" MSB="1" NAME="S_AXI_BUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="28" MSB="1" NAME="S_AXI_BVALID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="29" MSB="1" NAME="S_AXI_BREADY" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_BREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="30" MSB="1" NAME="S_AXI_ARID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="31" MSB="63" NAME="S_AXI_ARADDR" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARADDR" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARLEN" DIR="I" ENDIAN="LITTLE" LEFT="15" LSB="0" MPD_INDEX="32" MSB="15" NAME="S_AXI_ARLEN" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARLEN" VECFORMULA="[((C_NUM_SLAVE_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARSIZE" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="33" MSB="5" NAME="S_AXI_ARSIZE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARSIZE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARBURST" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="34" MSB="3" NAME="S_AXI_ARBURST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARBURST" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARLOCK" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="35" MSB="3" NAME="S_AXI_ARLOCK" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARLOCK" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARCACHE" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="36" MSB="7" NAME="S_AXI_ARCACHE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARCACHE" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARPROT" DIR="I" ENDIAN="LITTLE" LEFT="5" LSB="0" MPD_INDEX="37" MSB="5" NAME="S_AXI_ARPROT" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARPROT" VECFORMULA="[((C_NUM_SLAVE_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARQOS" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="38" MSB="7" NAME="S_AXI_ARQOS" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARQOS" VECFORMULA="[((C_NUM_SLAVE_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARUSER" DIR="I" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="39" MSB="7" NAME="S_AXI_ARUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARVALID" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="40" MSB="1" NAME="S_AXI_ARVALID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARREADY" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="S_AXI_ARREADY" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_ARREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="42" MSB="1" NAME="S_AXI_RID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RID" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="127" LSB="0" MPD_INDEX="43" MSB="127" NAME="S_AXI_RDATA" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RDATA" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="S_AXI_RRESP" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RRESP" VECFORMULA="[((C_NUM_SLAVE_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RLAST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="45" MSB="1" NAME="S_AXI_RLAST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RLAST" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RUSER" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="46" MSB="1" NAME="S_AXI_RUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RUSER" VECFORMULA="[((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RVALID" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="47" MSB="1" NAME="S_AXI_RVALID" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RVALID" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RREADY" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="48" MSB="1" NAME="S_AXI_RREADY" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_S_RREADY" VECFORMULA="[(C_NUM_SLAVE_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXI_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ACLK" DIR="I" MPD_INDEX="49" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ACLK" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWID" DIR="O" MPD_INDEX="50" NAME="M_AXI_AWID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="51" MSB="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="52" MSB="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="53" MSB="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="54" MSB="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="56" MSB="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="57" MSB="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="M_AXI_AWREGION" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="59" MSB="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="60" MSB="3" NAME="M_AXI_AWUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWVALID" DIR="O" MPD_INDEX="61" NAME="M_AXI_AWVALID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWREADY" DIR="I" MPD_INDEX="62" NAME="M_AXI_AWREADY" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_AWREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WID" DIR="O" MPD_INDEX="63" NAME="M_AXI_WID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="64" MSB="63" NAME="M_AXI_WDATA" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="65" MSB="7" NAME="M_AXI_WSTRB" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WSTRB" VECFORMULA="[(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WLAST" DIR="O" MPD_INDEX="66" NAME="M_AXI_WLAST" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WUSER" DIR="O" MPD_INDEX="67" NAME="M_AXI_WUSER" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WVALID" DIR="O" MPD_INDEX="68" NAME="M_AXI_WVALID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WREADY" DIR="I" MPD_INDEX="69" NAME="M_AXI_WREADY" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_WREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BID" DIR="I" MPD_INDEX="70" NAME="M_AXI_BID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="71" MSB="1" NAME="M_AXI_BRESP" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BUSER" DIR="I" MPD_INDEX="72" NAME="M_AXI_BUSER" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BVALID" DIR="I" MPD_INDEX="73" NAME="M_AXI_BVALID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BREADY" DIR="O" MPD_INDEX="74" NAME="M_AXI_BREADY" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_BREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARID" DIR="O" MPD_INDEX="75" NAME="M_AXI_ARID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARADDR" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="77" MSB="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARLEN" VECFORMULA="[((C_NUM_MASTER_SLOTS*8)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="78" MSB="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARSIZE" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="79" MSB="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARBURST" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARLOCK" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="80" MSB="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARLOCK" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="81" MSB="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARCACHE" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="82" MSB="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARPROT" VECFORMULA="[((C_NUM_MASTER_SLOTS*3)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARREGION" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="83" MSB="3" NAME="M_AXI_ARREGION" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARREGION" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARQOS" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="84" MSB="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARQOS" VECFORMULA="[((C_NUM_MASTER_SLOTS*4)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="85" MSB="3" NAME="M_AXI_ARUSER" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARVALID" DIR="O" MPD_INDEX="86" NAME="M_AXI_ARVALID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARREADY" DIR="I" MPD_INDEX="87" NAME="M_AXI_ARREADY" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_ARREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RID" DIR="I" MPD_INDEX="88" NAME="M_AXI_RID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RID" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="89" MSB="63" NAME="M_AXI_RDATA" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RDATA" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="90" MSB="1" NAME="M_AXI_RRESP" RIGHT="0" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RRESP" VECFORMULA="[((C_NUM_MASTER_SLOTS*2)-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RLAST" DIR="I" MPD_INDEX="91" NAME="M_AXI_RLAST" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RLAST" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RUSER" DIR="I" MPD_INDEX="92" NAME="M_AXI_RUSER" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RUSER" VECFORMULA="[((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RVALID" DIR="I" MPD_INDEX="93" NAME="M_AXI_RVALID" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RVALID" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RREADY" DIR="O" MPD_INDEX="94" NAME="M_AXI_RREADY" SIGNAME="armcortexa91_hp0_amba_axibus_lt1_M_RREADY" VECFORMULA="[(C_NUM_MASTER_SLOTS-1):0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXI_HP0]" INSTANCE="armCortexA91" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="95" MSB="31" NAME="S_AXI_CTRL_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="96" NAME="S_AXI_CTRL_AWVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="97" NAME="S_AXI_CTRL_AWREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="98" MSB="31" NAME="S_AXI_CTRL_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="99" NAME="S_AXI_CTRL_WVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="100" NAME="S_AXI_CTRL_WREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="101" MSB="1" NAME="S_AXI_CTRL_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="102" NAME="S_AXI_CTRL_BVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="103" NAME="S_AXI_CTRL_BREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="104" MSB="31" NAME="S_AXI_CTRL_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="105" NAME="S_AXI_CTRL_ARVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="106" NAME="S_AXI_CTRL_ARREADY" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="107" MSB="31" NAME="S_AXI_CTRL_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="108" MSB="1" NAME="S_AXI_CTRL_RRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1 : 0]"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="109" NAME="S_AXI_CTRL_RVALID" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_CTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="S_AXI_CTRL_RREADY" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="111" NAME="INTERCONNECT_ARESET_OUT_N" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="112" MSB="7" NAME="DEBUG_AW_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="113" MSB="7" NAME="DEBUG_AW_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="114" MSB="7" NAME="DEBUG_AR_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="115" MSB="7" NAME="DEBUG_AR_ARB_GRANT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="116" NAME="DEBUG_AW_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="117" MSB="7" NAME="DEBUG_AW_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="118" MSB="15" NAME="DEBUG_AW_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="119" MSB="7" NAME="DEBUG_AW_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="120" MSB="7" NAME="DEBUG_AW_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="121" MSB="7" NAME="DEBUG_AW_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="122" MSB="7" NAME="DEBUG_AW_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="123" NAME="DEBUG_AR_TRANS_QUAL" SIGNAME="__NOC__" VECFORMULA="[(C_MAX_DEBUG_THREADS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="124" MSB="7" NAME="DEBUG_AR_ACCEPT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="15" LSB="0" MPD_INDEX="125" MSB="15" NAME="DEBUG_AR_ACTIVE_THREAD" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(16-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="126" MSB="7" NAME="DEBUG_AR_ACTIVE_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="127" MSB="7" NAME="DEBUG_AR_ACTIVE_REGION" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="128" MSB="7" NAME="DEBUG_AR_ERROR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="129" MSB="7" NAME="DEBUG_AR_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="130" MSB="7" NAME="DEBUG_B_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="131" MSB="7" NAME="DEBUG_R_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="132" MSB="7" NAME="DEBUG_R_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((C_MAX_DEBUG_THREADS*8)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="133" MSB="7" NAME="DEBUG_AW_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="134" MSB="7" NAME="DEBUG_AR_ISSUING_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="135" MSB="7" NAME="DEBUG_W_BEAT_CNT" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="136" MSB="7" NAME="DEBUG_W_TRANS_SEQ" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="137" MSB="7" NAME="DEBUG_BID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="138" NAME="DEBUG_BID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="7" LSB="0" MPD_INDEX="139" MSB="7" NAME="DEBUG_RID_TARGET" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(8-1):0]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="140" NAME="DEBUG_RID_ERROR" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="141" MSB="31" NAME="DEBUG_SR_SC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="142" MSB="23" NAME="DEBUG_SR_SC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="143" MSB="31" NAME="DEBUG_SR_SC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="144" MSB="23" NAME="DEBUG_SR_SC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="145" MSB="4" NAME="DEBUG_SR_SC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="146" MSB="63" NAME="DEBUG_SR_SC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="147" MSB="5" NAME="DEBUG_SR_SC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="148" MSB="63" NAME="DEBUG_SR_SC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="149" MSB="10" NAME="DEBUG_SR_SC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="150" MSB="31" NAME="DEBUG_SC_SF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="151" MSB="23" NAME="DEBUG_SC_SF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="152" MSB="31" NAME="DEBUG_SC_SF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="153" MSB="23" NAME="DEBUG_SC_SF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="154" MSB="4" NAME="DEBUG_SC_SF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="155" MSB="63" NAME="DEBUG_SC_SF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="156" MSB="5" NAME="DEBUG_SC_SF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="157" MSB="63" NAME="DEBUG_SC_SF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="158" MSB="10" NAME="DEBUG_SC_SF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="159" MSB="31" NAME="DEBUG_SF_CB_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="160" MSB="23" NAME="DEBUG_SF_CB_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="161" MSB="31" NAME="DEBUG_SF_CB_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="162" MSB="23" NAME="DEBUG_SF_CB_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="163" MSB="4" NAME="DEBUG_SF_CB_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="164" MSB="63" NAME="DEBUG_SF_CB_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="165" MSB="5" NAME="DEBUG_SF_CB_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="166" MSB="63" NAME="DEBUG_SF_CB_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="167" MSB="10" NAME="DEBUG_SF_CB_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="168" MSB="31" NAME="DEBUG_CB_MF_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="169" MSB="23" NAME="DEBUG_CB_MF_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="170" MSB="31" NAME="DEBUG_CB_MF_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="171" MSB="23" NAME="DEBUG_CB_MF_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="172" MSB="4" NAME="DEBUG_CB_MF_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="173" MSB="63" NAME="DEBUG_CB_MF_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="174" MSB="5" NAME="DEBUG_CB_MF_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="175" MSB="63" NAME="DEBUG_CB_MF_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="176" MSB="10" NAME="DEBUG_CB_MF_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="177" MSB="31" NAME="DEBUG_MF_MC_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="178" MSB="23" NAME="DEBUG_MF_MC_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="179" MSB="31" NAME="DEBUG_MF_MC_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="180" MSB="23" NAME="DEBUG_MF_MC_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="181" MSB="4" NAME="DEBUG_MF_MC_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="182" MSB="63" NAME="DEBUG_MF_MC_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="183" MSB="5" NAME="DEBUG_MF_MC_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="184" MSB="63" NAME="DEBUG_MF_MC_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="185" MSB="10" NAME="DEBUG_MF_MC_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="186" MSB="31" NAME="DEBUG_MC_MP_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="187" MSB="23" NAME="DEBUG_MC_MP_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="188" MSB="31" NAME="DEBUG_MC_MP_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="189" MSB="23" NAME="DEBUG_MC_MP_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="190" MSB="4" NAME="DEBUG_MC_MP_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="191" MSB="63" NAME="DEBUG_MC_MP_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="192" MSB="5" NAME="DEBUG_MC_MP_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="193" MSB="63" NAME="DEBUG_MC_MP_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="194" MSB="10" NAME="DEBUG_MC_MP_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="195" MSB="31" NAME="DEBUG_MP_MR_ARADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="196" MSB="23" NAME="DEBUG_MP_MR_ARADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="31" LSB="0" MPD_INDEX="197" MSB="31" NAME="DEBUG_MP_MR_AWADDR" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_ADDR_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="23" LSB="0" MPD_INDEX="198" MSB="23" NAME="DEBUG_MP_MR_AWADDRCONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="4" LSB="0" MPD_INDEX="199" MSB="4" NAME="DEBUG_MP_MR_BRESP" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="200" MSB="63" NAME="DEBUG_MP_MR_RDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="201" MSB="5" NAME="DEBUG_MP_MR_RDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="63" LSB="0" MPD_INDEX="202" MSB="63" NAME="DEBUG_MP_MR_WDATA" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_AXI_DATA_MAX_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IS_VALID="FALSE" LEFT="10" LSB="0" MPD_INDEX="203" MSB="10" NAME="DEBUG_MP_MR_WDATACONTROL" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="0" NAME="S_AXI_CTRL" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="INTERCONNECT_ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_BASEADDR" BASEVALUE="0xFFFFFFFF" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000000" IS_VALID="FALSE" MEMTYPE="REGISTER" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_CTRL"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_master_adapter10" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="PERIPHERAL" MODTYPE="axi_master_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_MAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_MAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_MAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="MAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_M_Ack" SIGNAME="axi_master_adapter10_SBI_M_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_reader1" PORT="SBI_M_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_M_Address" RIGHT="31" SIGNAME="input_reader1_SBI_M_Address[0:31]" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_M_ByteEnable" RIGHT="3" SIGNAME="input_reader1_SBI_M_ByteEnable[0:3]" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_M_ReadData" RIGHT="31" SIGNAME="axi_master_adapter10_SBI_M_ReadData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_M_ReadEnable" SIGNAME="input_reader1_SBI_M_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_reader1" PORT="SBI_M_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_M_WriteData" RIGHT="31" SIGNAME="input_reader1_SBI_M_WriteData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_M_WriteEnable" SIGNAME="input_reader1_SBI_M_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_reader1" PORT="SBI_M_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_S_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWVALID" DIR="O" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWREADY" DIR="I" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WVALID" DIR="O" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WREADY" DIR="I" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BVALID" DIR="I" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BREADY" DIR="O" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARVALID" DIR="O" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARREADY" DIR="I" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RVALID" DIR="I" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RREADY" DIR="O" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MAXI" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_master_adapter11" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="PERIPHERAL" MODTYPE="axi_master_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_MAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_MAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_MAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="MAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_M_Ack" SIGNAME="axi_master_adapter11_SBI_M_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_writer1" PORT="SBI_M_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_M_Address" RIGHT="31" SIGNAME="output_writer1_SBI_M_Address[0:31]" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_M_ByteEnable" RIGHT="3" SIGNAME="output_writer1_SBI_M_ByteEnable[0:3]" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_M_ReadData" RIGHT="31" SIGNAME="axi_master_adapter11_SBI_M_ReadData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_M_ReadEnable" SIGNAME="output_writer1_SBI_M_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_writer1" PORT="SBI_M_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_M_WriteData" RIGHT="31" SIGNAME="output_writer1_SBI_M_WriteData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_M_WriteEnable" SIGNAME="output_writer1_SBI_M_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_writer1" PORT="SBI_M_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_S_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWVALID" DIR="O" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_AWREADY" DIR="I" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WVALID" DIR="O" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_WREADY" DIR="I" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BVALID" DIR="I" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_BREADY" DIR="O" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARVALID" DIR="O" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_ARREADY" DIR="I" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RVALID" DIR="I" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="MAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_S_RREADY" DIR="O" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MAXI" PROTOCOL="AXI4LITE" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="O" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="O" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="I" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="O" PHYSICAL="WDATA"/>
            <PORTMAP DIR="O" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="O" PHYSICAL="WVALID"/>
            <PORTMAP DIR="I" PHYSICAL="WREADY"/>
            <PORTMAP DIR="I" PHYSICAL="BRESP"/>
            <PORTMAP DIR="I" PHYSICAL="BVALID"/>
            <PORTMAP DIR="O" PHYSICAL="BREADY"/>
            <PORTMAP DIR="O" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="O" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="I" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="I" PHYSICAL="RDATA"/>
            <PORTMAP DIR="I" PHYSICAL="RRESP"/>
            <PORTMAP DIR="I" PHYSICAL="RVALID"/>
            <PORTMAP DIR="O" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter0" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41001000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41001FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter0_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter0_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter0_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter0_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter0_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090523136" BASENAME="C_BASEADDR" BASEVALUE="0x41001000" HIGHDECIMAL="1090527231" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41001FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter1" IPTYPE="PERIPHERAL" MHS_INDEX="19" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41000000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41000FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter1_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter1_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter1_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter1_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter1_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090519040" BASENAME="C_BASEADDR" BASEVALUE="0x41000000" HIGHDECIMAL="1090523135" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41000FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter15" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x4100b000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x4100BFFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="sdl_packet_counter14_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter15_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter15_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="sdl_packet_counter14_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter15_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter15_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter15_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090564096" BASENAME="C_BASEADDR" BASEVALUE="0x4100b000" HIGHDECIMAL="1090568191" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100BFFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter2" IPTYPE="PERIPHERAL" MHS_INDEX="21" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41003000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41003FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter2_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter2_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter2_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter2_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter2_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090531328" BASENAME="C_BASEADDR" BASEVALUE="0x41003000" HIGHDECIMAL="1090535423" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41003FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter3" IPTYPE="PERIPHERAL" MHS_INDEX="22" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41002000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41002FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter3_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter3_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter3_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter3_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter3_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090527232" BASENAME="C_BASEADDR" BASEVALUE="0x41002000" HIGHDECIMAL="1090531327" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41002FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter4" IPTYPE="PERIPHERAL" MHS_INDEX="23" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41004000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41004FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter4_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter4_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter4_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter4_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter4_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090535424" BASENAME="C_BASEADDR" BASEVALUE="0x41004000" HIGHDECIMAL="1090539519" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41004FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter5" IPTYPE="PERIPHERAL" MHS_INDEX="24" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41006000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41006FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter5_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter5_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter5_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter5_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter5_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090543616" BASENAME="C_BASEADDR" BASEVALUE="0x41006000" HIGHDECIMAL="1090547711" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41006FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter6" IPTYPE="PERIPHERAL" MHS_INDEX="25" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41005000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41005FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter6_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter6_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter6_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter6_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter6_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090539520" BASENAME="C_BASEADDR" BASEVALUE="0x41005000" HIGHDECIMAL="1090543615" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41005FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter7" IPTYPE="PERIPHERAL" MHS_INDEX="26" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41007000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41007FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter7_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter7_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter7_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter7_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter7_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090547712" BASENAME="C_BASEADDR" BASEVALUE="0x41007000" HIGHDECIMAL="1090551807" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41007FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter8" IPTYPE="PERIPHERAL" MHS_INDEX="27" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41009000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41009FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter8_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter8_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter8_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter8_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter8_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090555904" BASENAME="C_BASEADDR" BASEVALUE="0x41009000" HIGHDECIMAL="1090559999" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41009FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axi_slave_adapter9" IPTYPE="PERIPHERAL" MHS_INDEX="28" MODCLASS="PERIPHERAL" MODTYPE="axi_slave_adapter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x41008000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x41008FFF"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_SAXI_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_SAXI_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_SAXI_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="AWIDTH" TYPE="integer" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SAXI" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="9" NAME="ACLK" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="SBI_S_Ack" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="4" MPD_INDEX="2" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter9_SBI_S_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="7" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter9_SBI_S_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="6" MPD_INDEX="4" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="3" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter9_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="8" MPD_INDEX="6" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter9_SBI_S_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="5" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter9_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="10" NAME="ARESETN" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="11" MSB="31" NAME="AWADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="12" NAME="AWVALID" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="13" NAME="AWREADY" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="14" MSB="31" NAME="WDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="15" MSB="3" NAME="WSTRB" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WSTRB" VECFORMULA="[((DWIDTH/8)-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="16" NAME="WVALID" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="17" NAME="WREADY" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="18" MSB="1" NAME="BRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="19" NAME="BVALID" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="20" NAME="BREADY" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="ARADDR" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[(AWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="22" NAME="ARVALID" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="23" NAME="ARREADY" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="24" MSB="31" NAME="RDATA" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[(DWIDTH-1):0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="25" MSB="1" NAME="RRESP" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="26" NAME="RVALID" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="SAXI" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="27" NAME="RREADY" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SAXI" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="ACLK"/>
            <PORTMAP DIR="I" PHYSICAL="ARESETN"/>
            <PORTMAP DIR="I" PHYSICAL="AWADDR"/>
            <PORTMAP DIR="I" PHYSICAL="AWVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AWREADY"/>
            <PORTMAP DIR="I" PHYSICAL="WDATA"/>
            <PORTMAP DIR="I" PHYSICAL="WSTRB"/>
            <PORTMAP DIR="I" PHYSICAL="WVALID"/>
            <PORTMAP DIR="O" PHYSICAL="WREADY"/>
            <PORTMAP DIR="O" PHYSICAL="BRESP"/>
            <PORTMAP DIR="O" PHYSICAL="BVALID"/>
            <PORTMAP DIR="I" PHYSICAL="BREADY"/>
            <PORTMAP DIR="I" PHYSICAL="ARADDR"/>
            <PORTMAP DIR="I" PHYSICAL="ARVALID"/>
            <PORTMAP DIR="O" PHYSICAL="ARREADY"/>
            <PORTMAP DIR="O" PHYSICAL="RDATA"/>
            <PORTMAP DIR="O" PHYSICAL="RRESP"/>
            <PORTMAP DIR="O" PHYSICAL="RVALID"/>
            <PORTMAP DIR="I" PHYSICAL="RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090551808" BASENAME="C_BASEADDR" BASEVALUE="0x41008000" HIGHDECIMAL="1090555903" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41008FFF" MEMTYPE="REGISTER" MINSIZE="0x800" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SAXI"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="axis_2_sdl12" IPTYPE="PERIPHERAL" MHS_INDEX="29" MODCLASS="PERIPHERAL" MODTYPE="axis_2_sdl">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_AXIS_PROTOCOL" TYPE="STRING" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="0" MPD_INDEX="0" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="axis_2_sdl12_SDL_S_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="SDL_S_Empty" SIGNAME="axis_2_sdl12_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="matrix_mul1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="SDL_S_Read" SIGNAME="matrix_mul1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="matrix_mul1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="3" MSB="31" NAME="AXIS_M_TDATA" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDATA" VECFORMULA="[DWIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TVALID" DIR="I" MPD_INDEX="4" NAME="AXIS_M_TVALID" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TREADY" DIR="O" MPD_INDEX="5" NAME="AXIS_M_TREADY" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[M_AXIS_MM2S]" INSTANCE="dma_controller1_matrix_mul1" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="idma_controller1_matrix_mul1_axis_2_sdl12" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AXIS" PROTOCOL="GENERIC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="AXIS_M_TDATA"/>
            <PORTMAP DIR="I" PHYSICAL="AXIS_M_TVALID"/>
            <PORTMAP DIR="O" PHYSICAL="AXIS_M_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="divider1" IPTYPE="PERIPHERAL" MHS_INDEX="30" MODCLASS="IP" MODTYPE="divider_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="6" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="divider1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="divider1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="3" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="SDL0_S_Empty" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="SDL0_S_Read" SIGNAME="divider1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="6.03.a" INSTANCE="dma_controller1_matrix_mul1" IPTYPE="PERIPHERAL" MHS_INDEX="31" MODCLASS="PERIPHERAL" MODTYPE="axi_dma">
      <DESCRIPTION TYPE="SHORT">AXI DMA Engine</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">AXI MemoryMap to/from AXI Stream Direct Memory Access Engine</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_earlyaccess"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="0" NAME="C_M_AXI_SG_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="1" NAME="C_M_AXI_SG_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="2" NAME="C_M_AXI_MM2S_ARUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="3" NAME="C_M_AXI_S2MM_AWUSER_WIDTH" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="4" NAME="C_S_AXI_LITE_ADDR_WIDTH" TYPE="INTEGER" VALUE="10"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="5" NAME="C_S_AXI_LITE_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="6" NAME="C_DLYTMR_RESOLUTION" TYPE="INTEGER" VALUE="125"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="7" NAME="C_PRMRY_IS_ACLK_ASYNC" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_INCLUDE_SG" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="9" NAME="C_ENABLE_MULTI_CHANNEL" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="10" NAME="C_SG_INCLUDE_DESC_QUEUE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="11" NAME="C_SG_INCLUDE_STSCNTRL_STRM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="12" NAME="C_SG_USE_STSAPP_LENGTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="13" NAME="C_SG_LENGTH_WIDTH" TYPE="INTEGER" VALUE="23"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="14" NAME="C_M_AXI_SG_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="15" NAME="C_M_AXI_SG_DATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="16" NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="17" NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="18" NAME="C_INCLUDE_MM2S" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="19" NAME="C_INCLUDE_MM2S_SF" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="20" NAME="C_INCLUDE_MM2S_DRE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="21" NAME="C_MM2S_BURST_SIZE" TYPE="INTEGER" VALUE="256"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="22" NAME="C_M_AXI_MM2S_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="23" NAME="C_M_AXI_MM2S_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="24" NAME="C_M_AXIS_MM2S_TDATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="25" NAME="C_INCLUDE_S2MM" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="26" NAME="C_INCLUDE_S2MM_SF" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="27" NAME="C_INCLUDE_S2MM_DRE" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="28" NAME="C_S2MM_BURST_SIZE" TYPE="INTEGER" VALUE="256"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="29" NAME="C_M_AXI_S2MM_ADDR_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="30" NAME="C_M_AXI_S2MM_DATA_WIDTH" TYPE="INTEGER" VALUE="64"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="31" NAME="C_S_AXIS_S2MM_TDATA_WIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="32" NAME="C_NUM_S2MM_CHANNELS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="33" NAME="C_NUM_MM2S_CHANNELS" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="34" NAME="C_FAMILY" TYPE="STRING" VALUE="zynq"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="SYSTEM" MPD_INDEX="35" NAME="C_INSTANCE" TYPE="STRING" VALUE="dma_controller1_matrix_mul1"/>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="36" NAME="C_BASEADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x4100A000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ASSIGNMENT="REQUIRE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="37" NAME="C_HIGHADDR" TYPE="STD_LOGIC_VECTOR" VALUE="0x4100afff"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="38" NAME="C_S_AXI_LITE_PROTOCOL" TYPE="STRING" VALUE="AXI4LITE"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="39" NAME="C_S_AXI_LITE_SUPPORTS_READ" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="40" NAME="C_S_AXI_LITE_SUPPORTS_WRITE" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="41" NAME="C_M_AXI_SG_PROTOCOL" TYPE="STRING" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="42" NAME="C_M_AXI_SG_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="43" NAME="C_M_AXI_SG_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="44" NAME="C_M_AXI_SG_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="45" NAME="C_M_AXI_SG_SUPPORTS_READ" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="46" NAME="C_M_AXI_SG_SUPPORTS_WRITE" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="47" NAME="C_M_AXI_MM2S_PROTOCOL" TYPE="STRING" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="48" NAME="C_M_AXI_MM2S_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="49" NAME="C_M_AXI_MM2S_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="50" NAME="C_M_AXI_MM2S_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="51" NAME="C_M_AXI_MM2S_SUPPORTS_READ" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="52" NAME="C_M_AXI_MM2S_SUPPORTS_WRITE" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="53" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="54" NAME="C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH" TYPE="INTEGER" VALUE="512"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="55" NAME="C_M_AXI_S2MM_PROTOCOL" TYPE="STRING" VALUE="AXI4"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="56" NAME="C_M_AXI_S2MM_SUPPORTS_THREADS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="57" NAME="C_M_AXI_S2MM_THREAD_ID_WIDTH" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="58" NAME="C_M_AXI_S2MM_SUPPORTS_NARROW_BURST" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="59" NAME="C_M_AXI_S2MM_SUPPORTS_WRITE" TYPE="STRING" VALUE="1"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="60" NAME="C_M_AXI_S2MM_SUPPORTS_READ" TYPE="STRING" VALUE="0"/>
        <PARAMETER ASSIGNMENT="OPTIONAL_UPDATE" MPD_INDEX="61" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING" TYPE="INTEGER" VALUE="4"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="62" NAME="C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH" TYPE="INTEGER" VALUE="512"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="63" NAME="C_M_AXIS_MM2S_CNTRL_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="64" NAME="C_S_AXIS_S2MM_STS_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="65" NAME="C_M_AXIS_MM2S_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER ASSIGNMENT="CONSTANT" MPD_INDEX="66" NAME="C_S_AXIS_S2MM_PROTOCOL" TYPE="STRING" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="67" NAME="C_GENERIC" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="M_AXI_MM2S:M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="2" NAME="m_axi_mm2s_aclk" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM:S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="m_axi_s2mm_aclk" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="__BUS__" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="s_axi_lite_aclk" SIGIS="CLK" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="113" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dma_controller1_matrix_mul1_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="114" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dma_controller1_matrix_mul1_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="1" NAME="m_axi_sg_aclk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXI_LITE:M_AXI_SG:M_AXI_MM2S:M_AXI_S2MM:S_AXIS_S2MM_STS:M_AXIS_MM2S_CNTRL:M_AXIS_MM2S:S_AXIS_S2MM" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARESETN" DIR="I" MPD_INDEX="4" NAME="axi_resetn" SIGIS="RST" SIGNAME="AMBA_AXIBus_LT1_M_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARESET_OUT_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWVALID" DIR="I" MPD_INDEX="5" NAME="s_axi_lite_awvalid" SIGNAME="AMBA_AXIBus_LT1_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWREADY" DIR="O" MPD_INDEX="6" NAME="s_axi_lite_awready" SIGNAME="AMBA_AXIBus_LT1_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="7" MSB="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_AWADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WVALID" DIR="I" MPD_INDEX="8" NAME="s_axi_lite_wvalid" SIGNAME="AMBA_AXIBus_LT1_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WREADY" DIR="O" MPD_INDEX="9" NAME="s_axi_lite_wready" SIGNAME="AMBA_AXIBus_LT1_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_WDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="10" MSB="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_WDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="11" MSB="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BVALID" DIR="O" MPD_INDEX="12" NAME="s_axi_lite_bvalid" SIGNAME="AMBA_AXIBus_LT1_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_BREADY" DIR="I" MPD_INDEX="13" NAME="s_axi_lite_bready" SIGNAME="AMBA_AXIBus_LT1_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARVALID" DIR="I" MPD_INDEX="14" NAME="s_axi_lite_arvalid" SIGNAME="AMBA_AXIBus_LT1_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARREADY" DIR="O" MPD_INDEX="15" NAME="s_axi_lite_arready" SIGNAME="AMBA_AXIBus_LT1_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" DIR="I" ENDIAN="LITTLE" LEFT="9" LSB="0" MPD_INDEX="16" MSB="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_ARADDR" VECFORMULA="[C_S_AXI_LITE_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RVALID" DIR="O" MPD_INDEX="17" NAME="s_axi_lite_rvalid" SIGNAME="AMBA_AXIBus_LT1_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RREADY" DIR="I" MPD_INDEX="18" NAME="s_axi_lite_rready" SIGNAME="AMBA_AXIBus_LT1_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="19" MSB="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RDATA" VECFORMULA="[C_S_AXI_LITE_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXI_LITE" DEF_SIGNAME="AMBA_AXIBus_LT1_M_RRESP" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="20" MSB="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGNAME="AMBA_AXIBus_LT1_M_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AMBA_AXIBus_LT1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="21" MSB="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="22" MSB="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="23" MSB="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="24" MSB="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="25" MSB="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="26" MSB="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="27" MSB="3" NAME="m_axi_sg_awuser" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="28" NAME="m_axi_sg_awvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="m_axi_sg_awready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="30" MSB="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="31" MSB="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXI_SG_DATA_WIDTH/8)-1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="32" NAME="m_axi_sg_wlast" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="33" NAME="m_axi_sg_wvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="m_axi_sg_wready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="35" MSB="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="36" NAME="m_axi_sg_bvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="37" NAME="m_axi_sg_bready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="38" MSB="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_SG_ADDR_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="39" MSB="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[7:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="40" MSB="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="41" MSB="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="42" MSB="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[2:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="43" MSB="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="44" MSB="3" NAME="m_axi_sg_aruser" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[3:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="45" NAME="m_axi_sg_arvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="46" NAME="m_axi_sg_arready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="47" MSB="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXI_SG_DATA_WIDTH-1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="48" MSB="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[1:0]"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="49" NAME="m_axi_sg_rlast" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="50" NAME="m_axi_sg_rvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_SG" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="51" NAME="m_axi_sg_rready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="52" MSB="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARADDR" VECFORMULA="[C_M_AXI_MM2S_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="53" MSB="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="54" MSB="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="55" MSB="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="56" MSB="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="57" MSB="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="58" MSB="3" NAME="m_axi_mm2s_aruser" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARVALID" DIR="O" MPD_INDEX="59" NAME="m_axi_mm2s_arvalid" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARREADY" DIR="I" MPD_INDEX="60" NAME="m_axi_mm2s_arready" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RDATA" DIR="I" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="61" MSB="63" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RDATA" VECFORMULA="[C_M_AXI_MM2S_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="62" MSB="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RLAST" DIR="I" MPD_INDEX="63" NAME="m_axi_mm2s_rlast" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RVALID" DIR="I" MPD_INDEX="64" NAME="m_axi_mm2s_rvalid" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_MM2S" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RREADY" DIR="O" MPD_INDEX="65" NAME="m_axi_mm2s_rready" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="66" NAME="mm2s_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="67" MSB="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDATA" VECFORMULA="[C_M_AXIS_MM2S_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="axis_2_sdl12" PORT="AXIS_M_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TKEEP" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="68" MSB="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TKEEP" VECFORMULA="[(C_M_AXIS_MM2S_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TVALID" DIR="O" MPD_INDEX="69" NAME="m_axis_mm2s_tvalid" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="axis_2_sdl12" PORT="AXIS_M_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TREADY" DIR="I" MPD_INDEX="70" NAME="m_axis_mm2s_tready" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="axis_2_sdl12" PORT="AXIS_M_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TLAST" DIR="O" MPD_INDEX="71" NAME="m_axis_mm2s_tlast" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TLAST">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="72" MSB="3" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TID" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="73" MSB="4" NAME="m_axis_mm2s_tid" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S" DEF_SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDEST" DIR="O" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="74" MSB="4" NAME="m_axis_mm2s_tdest" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_axis_2_sdl12_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="75" NAME="mm2s_cntrl_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="76" MSB="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH-1:0]"/>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="77" MSB="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH/8)-1:0]"/>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="78" NAME="m_axis_mm2s_cntrl_tvalid" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="m_axis_mm2s_cntrl_tready" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXIS_MM2S_CNTRL" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="80" NAME="m_axis_mm2s_cntrl_tlast" SIGNAME="__NOC__"/>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWADDR" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="81" MSB="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWADDR" VECFORMULA="[C_M_AXI_S2MM_ADDR_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWLEN" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="82" MSB="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWLEN" VECFORMULA="[7:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWSIZE" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="83" MSB="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWSIZE" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWBURST" DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="84" MSB="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWBURST" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWPROT" DIR="O" ENDIAN="LITTLE" LEFT="2" LSB="0" MPD_INDEX="85" MSB="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWPROT" VECFORMULA="[2:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWCACHE" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="86" MSB="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWCACHE" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWUSER" DIR="O" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="87" MSB="3" NAME="m_axi_s2mm_awuser" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWUSER" VECFORMULA="[3:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWVALID" DIR="O" MPD_INDEX="88" NAME="m_axi_s2mm_awvalid" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWREADY" DIR="I" MPD_INDEX="89" NAME="m_axi_s2mm_awready" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WDATA" DIR="O" ENDIAN="LITTLE" LEFT="63" LSB="0" MPD_INDEX="90" MSB="63" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WDATA" VECFORMULA="[C_M_AXI_S2MM_DATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WSTRB" DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MPD_INDEX="91" MSB="7" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WSTRB" VECFORMULA="[(C_M_AXI_S2MM_DATA_WIDTH/8)-1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WLAST" DIR="O" MPD_INDEX="92" NAME="m_axi_s2mm_wlast" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WVALID" DIR="O" MPD_INDEX="93" NAME="m_axi_s2mm_wvalid" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WREADY" DIR="I" MPD_INDEX="94" NAME="m_axi_s2mm_wready" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BRESP" DIR="I" ENDIAN="LITTLE" LEFT="1" LSB="0" MPD_INDEX="95" MSB="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BRESP" VECFORMULA="[1:0]">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BVALID" DIR="I" MPD_INDEX="96" NAME="m_axi_s2mm_bvalid" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="M_AXI_S2MM" DEF_SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BREADY" DIR="O" MPD_INDEX="97" NAME="m_axi_s2mm_bready" SIGNAME="armCortexA91_HP0_AMBA_AXIBus_LT1_S_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91_HP0_AMBA_AXIBus_LT1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="98" NAME="s2mm_prmry_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDATA" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="99" MSB="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDATA" VECFORMULA="[C_S_AXIS_S2MM_TDATA_WIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="sdl_2_axis13" PORT="AXIS_S_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TKEEP" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="100" MSB="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TKEEP" VECFORMULA="[(C_S_AXIS_S2MM_TDATA_WIDTH/8)-1:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TVALID" DIR="I" MPD_INDEX="101" NAME="s_axis_s2mm_tvalid" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="sdl_2_axis13" PORT="AXIS_S_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TREADY" DIR="O" MPD_INDEX="102" NAME="s_axis_s2mm_tready" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="sdl_2_axis13" PORT="AXIS_S_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TLAST" DIR="I" MPD_INDEX="103" NAME="s_axis_s2mm_tlast" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[AXIS]" INSTANCE="sdl_2_axis13" PORT="AXIS_S_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TUSER" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="104" MSB="3" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TUSER" VECFORMULA="[3:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TID" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="105" MSB="4" NAME="s_axis_s2mm_tid" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TID" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDEST" DIR="I" ENDIAN="LITTLE" LEFT="4" LSB="0" MPD_INDEX="106" MSB="4" NAME="s_axis_s2mm_tdest" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDEST" VECFORMULA="[4:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DEF_SIGNAME="RESET_OUT_N" DIR="O" MPD_INDEX="107" NAME="s2mm_sts_reset_out_n" SIGNAME="RESET_OUT_N">
          <CONNECTIONS/>
        </PORT>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="108" MSB="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[C_S_AXIS_S2MM_STS_TDATA_WIDTH-1:0]"/>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="LITTLE" LEFT="3" LSB="0" MPD_INDEX="109" MSB="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[(C_S_AXIS_S2MM_STS_TDATA_WIDTH/8)-1:0]"/>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="110" NAME="s_axis_s2mm_sts_tvalid" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="111" NAME="s_axis_s2mm_sts_tready" SIGNAME="__NOC__"/>
        <PORT BUS="S_AXIS_S2MM_STS" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="112" NAME="s_axis_s2mm_sts_tlast" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="115" MSB="31" NAME="axi_dma_tstvec" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[31:0]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="armCortexA91_HP0_AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="M_AXI_MM2S" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_mm2s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" MPD_INDEX="6" NAME="M_AXIS_MM2S_CNTRL" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_mm2s_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="armCortexA91_HP0_AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="3" NAME="M_AXI_S2MM" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_s2mm_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXIS" BUSSTD_PSF="AXIS" MPD_INDEX="7" NAME="S_AXIS_S2MM_STS" PROTOCOL="XIL_AXI_STREAM_ETH_CTRL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_s2mm_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_sts_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AMBA_AXIBus_LT1" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="0" NAME="S_AXI_LITE" PROTOCOL="AXI4LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP DIR="O" PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="AXI" BUSSTD_PSF="AXI" IS_VALID="FALSE" MPD_INDEX="1" NAME="M_AXI_SG" PROTOCOL="AXI4" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_aclk"/>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_wvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_aruser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP DIR="I" PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axi_sg_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="idma_controller1_matrix_mul1_axis_2_sdl12" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="4" NAME="M_AXIS_MM2S" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tvalid"/>
            <PORTMAP DIR="I" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tid"/>
            <PORTMAP DIR="O" PHYSICAL="m_axis_mm2s_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="idma_controller1_matrix_mul1_sdl_2_axis13" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="5" NAME="S_AXIS_S2MM" PROTOCOL="XIL_AXI_STREAM_ETH_DATA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="axi_resetn"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tvalid"/>
            <PORTMAP DIR="O" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tid"/>
            <PORTMAP DIR="I" PHYSICAL="s_axis_s2mm_tdest"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1090560000" BASENAME="C_BASEADDR" BASEVALUE="0x4100A000" HIGHDECIMAL="1090564095" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4100afff" MEMTYPE="REGISTER" MINSIZE="0x1000" SIZE="4096" SIZEABRV="4K">
          <SLAVES>
            <SLAVE BUSINTERFACE="S_AXI_LITE"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="0"/>
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="1"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" IPTYPE="PERIPHERAL" MHS_INDEX="32" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_read">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasData" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_IRQHasData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_M_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="adder1_SDL0_M_Data[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_M_Full" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_M_Write" SIGNAME="adder1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="5"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" IPTYPE="PERIPHERAL" MHS_INDEX="33" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_write">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="0"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasRoom" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_adder1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_S_Empty" SIGNAME="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_S_Read" SIGNAME="adder1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="9"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" IPTYPE="PERIPHERAL" MHS_INDEX="34" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_read">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasData" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_IRQHasData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_M_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="divider1_SDL0_M_Data[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_M_Full" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_M_Write" SIGNAME="divider1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="2"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" IPTYPE="PERIPHERAL" MHS_INDEX="35" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_write">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasRoom" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_divider1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_S_Empty" SIGNAME="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_S_Read" SIGNAME="divider1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="divider1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="6"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" IPTYPE="PERIPHERAL" MHS_INDEX="36" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_read">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="2"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasData" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_IRQHasData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_M_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_input_reader1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="input_reader1_SDL0_M_Data[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_M_Full" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_reader1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_M_Write" SIGNAME="input_reader1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="input_reader1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="10"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" IPTYPE="PERIPHERAL" MHS_INDEX="37" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_read">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="3"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasData" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_IRQHasData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_M_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="multiplier1_SDL0_M_Data[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_M_Full" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_M_Write" SIGNAME="multiplier1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="3"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" IPTYPE="PERIPHERAL" MHS_INDEX="38" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_write">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="2"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasRoom" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_multiplier1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_S_Empty" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_S_Read" SIGNAME="multiplier1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiplier1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="7"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" IPTYPE="PERIPHERAL" MHS_INDEX="39" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_write">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="3"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasRoom" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_output_writer1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_S_Empty" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_writer1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_S_Read" SIGNAME="output_writer1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="output_writer1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="11"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" IPTYPE="PERIPHERAL" MHS_INDEX="40" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_read">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="4"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasData" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_IRQHasData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_M_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="subtractor1_SDL0_M_Data[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_M_Full" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="subtractor1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_M_Write" SIGNAME="subtractor1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="subtractor1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="4"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" IPTYPE="PERIPHERAL" MHS_INDEX="41" MODCLASS="IP" MODTYPE="module_slave_adapter_fifo_write">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="GEN_ID" TYPE="INTEGER" VALUE="4"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="13" NAME="IRQHasRoom" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom">
          <CONNECTIONS>
            <CONNECTION INSTANCE="XilinxPIC1" PORT="Intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="12" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="11" NAME="SBI_S_Ack" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="SBI_MS_MUX_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="5" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]" VECFORMULA="[0:AWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="10" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]" VECFORMULA="[0:DWIDTH/8-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SBI_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="0" NAME="SDL_S_Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_S_ReadEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="9" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="8" NAME="SBI_S_WriteEnable" SIGNAME="adap_subtractor1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="11" MPD_INDEX="1" MSB="0" NAME="SDL_S_Data" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data" VECFORMULA="[0:DWIDTH-1]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="3" NAME="SDL_S_Empty" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="subtractor1" PORT="SDL0_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="2" NAME="SDL_S_Read" SIGNAME="subtractor1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="subtractor1" PORT="SDL0_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="XilinxPIC1" INTC_INDEX="0" PRIORITY="8"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="input_reader1" IPTYPE="PERIPHERAL" MHS_INDEX="42" MODCLASS="IP" MODTYPE="input_reader_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="10" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="11" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="SBI_M_Ack" SIGNAME="axi_master_adapter10_SBI_M_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter10" PORT="SBI_M_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="3" MSB="0" NAME="SBI_M_Address" RIGHT="31" SIGNAME="input_reader1_SBI_M_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="8" MSB="0" NAME="SBI_M_ByteEnable" RIGHT="3" SIGNAME="input_reader1_SBI_M_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="5" MSB="0" NAME="SBI_M_ReadData" RIGHT="31" SIGNAME="axi_master_adapter10_SBI_M_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="4" NAME="SBI_M_ReadEnable" SIGNAME="input_reader1_SBI_M_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter10" PORT="SBI_M_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_M_WriteData" RIGHT="31" SIGNAME="input_reader1_SBI_M_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_M_WriteEnable" SIGNAME="input_reader1_SBI_M_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter10" PORT="SBI_M_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="input_reader1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="input_reader1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="matrix_mul1" IPTYPE="PERIPHERAL" MHS_INDEX="43" MODCLASS="IP" MODTYPE="matrix_mul_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="6" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="matrix_mul1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="sdl_2_axis13_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="matrix_mul1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="SDL_M_Write"/>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="Write_Packet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="3" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="axis_2_sdl12_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="SDL0_S_Empty" SIGNAME="axis_2_sdl12_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_2_sdl12" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="SDL0_S_Read" SIGNAME="matrix_mul1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_2_sdl12" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="multiplier1" IPTYPE="PERIPHERAL" MHS_INDEX="44" MODCLASS="IP" MODTYPE="multiplier_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="6" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="multiplier1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="multiplier1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="3" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="SDL0_S_Empty" SIGNAME="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="SDL0_S_Read" SIGNAME="multiplier1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="output_writer1" IPTYPE="PERIPHERAL" MHS_INDEX="45" MODCLASS="IP" MODTYPE="output_writer_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="10" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="11" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="9" NAME="SBI_M_Ack" SIGNAME="axi_master_adapter11_SBI_M_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter11" PORT="SBI_M_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="3" MPD_INDEX="3" MSB="0" NAME="SBI_M_Address" RIGHT="31" SIGNAME="output_writer1_SBI_M_Address" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="4" MPD_INDEX="8" MSB="0" NAME="SBI_M_ByteEnable" RIGHT="3" SIGNAME="output_writer1_SBI_M_ByteEnable" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="5" MSB="0" NAME="SBI_M_ReadData" RIGHT="31" SIGNAME="axi_master_adapter11_SBI_M_ReadData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="4" NAME="SBI_M_ReadEnable" SIGNAME="output_writer1_SBI_M_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter11" PORT="SBI_M_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="7" MSB="0" NAME="SBI_M_WriteData" RIGHT="31" SIGNAME="output_writer1_SBI_M_WriteData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="6" NAME="SBI_M_WriteEnable" SIGNAME="output_writer1_SBI_M_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_master_adapter11" PORT="SBI_M_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="0" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="2" NAME="SDL0_S_Empty" SIGNAME="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="1" NAME="SDL0_S_Read" SIGNAME="output_writer1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="sdl_2_axis13" IPTYPE="PERIPHERAL" MHS_INDEX="46" MODCLASS="PERIPHERAL" MODTYPE="sdl_2_axis">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" MPD_INDEX="0" NAME="C_AXIS_PROTOCOL" TYPE="STRING" VALUE="GENERIC"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="DWIDTH" TYPE="integer" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="2" MSB="0" NAME="SDL_M_Data" RIGHT="31" SIGNAME="matrix_mul1_SDL0_M_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="SDL_M_Enable" SIGNAME="sdl_packet_counter14_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="5" NAME="SDL_M_End" SIGNAME="sdl_packet_counter14_End_Transfer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="End_Transfer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="SDL_M_Full" SIGNAME="sdl_2_axis13_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="matrix_mul1" PORT="SDL0_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="3" NAME="SDL_M_Write" SIGNAME="matrix_mul1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="matrix_mul1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDATA" DIR="O" ENDIAN="LITTLE" LEFT="31" LSB="0" MPD_INDEX="7" MSB="31" NAME="AXIS_S_TDATA" RIGHT="0" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TDATA" VECFORMULA="[DWIDTH-1:0]">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TVALID" DIR="O" MPD_INDEX="8" NAME="AXIS_S_TVALID" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TVALID">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TREADY" DIR="I" MPD_INDEX="9" NAME="AXIS_S_TREADY" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TREADY">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT BUS="AXIS" DEF_SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TLAST" DIR="O" MPD_INDEX="10" NAME="AXIS_S_TLAST" SIGNAME="idma_controller1_matrix_mul1_sdl_2_axis13_TLAST">
          <CONNECTIONS>
            <CONNECTION BUSINTERFACE="[S_AXIS_S2MM]" INSTANCE="dma_controller1_matrix_mul1" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="idma_controller1_matrix_mul1_sdl_2_axis13" BUSSTD="AXIS" BUSSTD_PSF="AXIS" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AXIS" PROTOCOL="GENERIC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="AXIS_S_TDATA"/>
            <PORTMAP DIR="O" PHYSICAL="AXIS_S_TVALID"/>
            <PORTMAP DIR="I" PHYSICAL="AXIS_S_TREADY"/>
            <PORTMAP DIR="O" PHYSICAL="AXIS_S_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="sdl_packet_counter14" IPTYPE="PERIPHERAL" MHS_INDEX="47" MODCLASS="IP" MODTYPE="sdl_packet_counter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="7" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="11" NAME="Enable" SIGNAME="sdl_packet_counter14_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="SDL_M_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="10" NAME="End_Transfer" SIGNAME="sdl_packet_counter14_End_Transfer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="SDL_M_End"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="6" NAME="SBI_S_Ack" SIGNAME="sdl_packet_counter14_SBI_S_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter15" PORT="SBI_S_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="0" MSB="0" NAME="SBI_S_Address" RIGHT="31" SIGNAME="axi_slave_adapter15_SBI_S_Address[0:31]" VECFORMULA="[0:(AWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="6" MPD_INDEX="5" MSB="0" NAME="SBI_S_ByteEnable" RIGHT="3" SIGNAME="axi_slave_adapter15_SBI_S_ByteEnable[0:3]" VECFORMULA="[0:((DWIDTH/8)-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="2" MSB="0" NAME="SBI_S_ReadData" RIGHT="31" SIGNAME="sdl_packet_counter14_SBI_S_ReadData" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="1" NAME="SBI_S_ReadEnable" SIGNAME="axi_slave_adapter15_SBI_S_ReadEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter15" PORT="SBI_S_ReadEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="9" MPD_INDEX="4" MSB="0" NAME="SBI_S_WriteData" RIGHT="31" SIGNAME="axi_slave_adapter15_SBI_S_WriteData[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="3" NAME="SBI_S_WriteEnable" SIGNAME="axi_slave_adapter15_SBI_S_WriteEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_slave_adapter15" PORT="SBI_S_WriteEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="9" NAME="Write_Packet" SIGNAME="matrix_mul1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="matrix_mul1" PORT="SDL0_M_Write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="signal_inverter18" IPTYPE="PERIPHERAL" MHS_INDEX="48" MODCLASS="IP" MODTYPE="signal_inverter">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS/>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="input_port" SIGNAME="armCortexA91_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="output_port" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_rdIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_adder1_AMBA_AXIBus_LT1_wrIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_rdIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_divider1_AMBA_AXIBus_LT1_wrIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_input_reader1_AMBA_AXIBus_LT1_rdIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_rdIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_multiplier1_AMBA_AXIBus_LT1_wrIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_output_writer1_AMBA_AXIBus_LT1_wrIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_rdIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adap_subtractor1_AMBA_AXIBus_LT1_wrIF" PORT="Reset"/>
            <CONNECTION INSTANCE="adder1" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_master_adapter10" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_master_adapter11" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter0" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter1" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter15" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter2" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter3" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter4" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter5" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter6" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter7" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter8" PORT="Reset"/>
            <CONNECTION INSTANCE="axi_slave_adapter9" PORT="Reset"/>
            <CONNECTION INSTANCE="divider1" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_rdIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_adder1_AMBA_AXIBus_LT1_wrIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_rdIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_divider1_AMBA_AXIBus_LT1_wrIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_input_reader1_AMBA_AXIBus_LT1_rdIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_rdIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_multiplier1_AMBA_AXIBus_LT1_wrIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_output_writer1_AMBA_AXIBus_LT1_wrIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="Reset"/>
            <CONNECTION INSTANCE="input_reader1" PORT="Reset"/>
            <CONNECTION INSTANCE="matrix_mul1" PORT="Reset"/>
            <CONNECTION INSTANCE="multiplier1" PORT="Reset"/>
            <CONNECTION INSTANCE="output_writer1" PORT="Reset"/>
            <CONNECTION INSTANCE="sdl_2_axis13" PORT="Reset"/>
            <CONNECTION INSTANCE="sdl_packet_counter14" PORT="Reset"/>
            <CONNECTION INSTANCE="subtractor1" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="subtractor1" IPTYPE="PERIPHERAL" MHS_INDEX="49" MODCLASS="IP" MODTYPE="subtractor_top">
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER ASSIGNMENT="OPTIONAL" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="DWIDTH" TYPE="INTEGER" VALUE="32"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="6" NAME="Clk" SIGNAME="armCortexA91_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="armCortexA91" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="7" NAME="Reset" SIGNAME="signal_inverter18_output_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="signal_inverter18" PORT="output_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="2" MPD_INDEX="0" MSB="0" NAME="SDL0_M_Data" RIGHT="31" SIGNAME="subtractor1_SDL0_M_Data" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="SDL0_M_Full" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SDL0_M_Write" SIGNAME="subtractor1_SDL0_M_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_rdIF0" PORT="SDL_M_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="5" MPD_INDEX="3" MSB="0" NAME="SDL0_S_Data" RIGHT="31" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]" VECFORMULA="[0:(DWIDTH-1)]">
          <CONNECTIONS/>
        </PORT>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="SDL0_S_Empty" SIGNAME="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="4" NAME="SDL0_S_Read" SIGNAME="subtractor1_SDL0_S_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adap_subtractor1_AMBA_AXIBus_LT1_wrIF0" PORT="SDL_S_Read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>