###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Sun Jun 22 20:07:37 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix mini_mips_p_postRoute -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][9]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][9]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][9 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I3                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][9 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][8]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][8]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][8 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][8 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][7]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][7]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][7 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][7 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][6]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][6]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][6 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][6 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][5]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][5]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][5 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][5 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][4]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][4]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][4 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][4 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][3]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][3]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][3 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I9                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][3 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][2]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][2 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_
RES][1]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][1 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[ALU_RES][0]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[ALU_RES][0 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][4]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][4]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | [4]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | [4]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][3]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][3]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | [3]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | [3]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][2]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][2]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | [2]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | [2]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][1]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][1]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | [1]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | [1]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[WRITE_REG][0]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG][0]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | [0]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I18                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[WRITE_REG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | [0]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[MEMTOREG]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                        | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                      | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[MEMTOREG] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin mini_mips_inst/mem_wb_inst/mem_wb_c_
reg[REGWRITE]/CP 
Endpoint:   mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                   |              |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                   | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                        | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I1                                      | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I8                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/mem_wb_inst/mem_wb_c_reg[REGWRITE] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][11]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][11 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][10]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                  (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10 | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][10 | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | ]                                                  |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][9]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][9] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][8]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][8] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][7]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][7] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][6]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][6] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin mini_mips_inst/if_id_inst/if_id_c_reg[PC_
PLUS1][5]/CP 
Endpoint:   mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                 (^) triggered 
by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/if_id_inst/if_id_c_reg[PC_PLUS1][5] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][11]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | 11]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | 11]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][10]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][10]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | 10]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | 10]                                                |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][9]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][9]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | 9]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | 9]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][8]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][8]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | 8]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | 8]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_
PLUS1][6]/CP 
Endpoint:   mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][6]/RN (^) checked 
with  leading edge of 'myclk'
Beginpoint: rst_n                                                   (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | 6]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/id_exe_inst/id_exe_c_reg[PC_PLUS1][ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | 6]                                                 |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[HI][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][20]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][20]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][19]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][19]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][18]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][18]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][17]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][17]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][16]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][16]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][15]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][15]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][14]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][14]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][13]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][13]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][12]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][12]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][11]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][11]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][10]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][10]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                       (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][8]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][8]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][7]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][7]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][6]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][6]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][6]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][6]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][5]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][5]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][5]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][5]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][4]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][4]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][4]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][4]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][3]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][3]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][3]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][3]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][2]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][2]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][2]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][2]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][1]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_
c_reg[LO][0]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][0]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.960
- Arrival Time                  1.441
= Slack Time                   12.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   12.519 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |   13.960 | 
     | O][0]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |  -12.519 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |  -12.519 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |  -12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |  -12.519 | 
     | O][0]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

