INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 07:04:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.667ns  (required time - arrival time)
  Source:                 fork17/control/generateBlocks[3].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            mulf1/operator/SignificandMultiplication/bh7_w30_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.952ns (46.974%)  route 3.332ns (53.026%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3284, unset)         0.508     0.508    fork17/control/generateBlocks[3].regblock/clk
    SLICE_X35Y69         FDSE                                         r  fork17/control/generateBlocks[3].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork17/control/generateBlocks[3].regblock/transmitValue_reg/Q
                         net (fo=6, routed)           0.509     1.233    buffer22/control/transmitValue_3
    SLICE_X37Y68         LUT5 (Prop_lut5_I3_O)        0.043     1.276 f  buffer22/control/dataReg[0]_i_2__1/O
                         net (fo=2, routed)           0.090     1.366    buffer88/fifo/transmitValue_reg_14
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.043     1.409 f  buffer88/fifo/minusOp_carry_i_6__2/O
                         net (fo=12, routed)          0.246     1.656    buffer88/fifo/fullReg_reg
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.043     1.699 r  buffer88/fifo/i__i_3/O
                         net (fo=3, routed)           0.307     2.006    buffer63/fifo/buffer63_outs_valid
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.049 r  buffer63/fifo/i__i_1/O
                         net (fo=72, routed)          0.270     2.319    buffer63/fifo/Empty_reg_1
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.362 f  buffer63/fifo/tmp_storeData[29]_INST_0_i_1/O
                         net (fo=4, routed)           0.264     2.626    buffer77/fifo/D[29]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.043     2.669 f  buffer77/fifo/minusOp_carry__0_i_10/O
                         net (fo=5, routed)           0.512     3.181    buffer77/fifo/Memory_reg[0][30]_0[6]
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.043     3.224 r  buffer77/fifo/g0_b0__46__1_i_1/O
                         net (fo=22, routed)          0.374     3.597    buffer77/fifo/mulf1/ieee2nfloat_1/sfracX1__0
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.043     3.640 r  buffer77/fifo/g0_b2__23_i_4/O
                         net (fo=15, routed)          0.309     3.949    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[18]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[18]_P[30])
                                                      2.392     6.341 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[30]
                         net (fo=1, routed)           0.451     6.792    mulf1/operator/SignificandMultiplication/bh7_w30_0_c0
    SLICE_X43Y67         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w30_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=3284, unset)         0.483     3.183    mulf1/operator/SignificandMultiplication/clk
    SLICE_X43Y67         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w30_0_c1_reg/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)       -0.022     3.125    mulf1/operator/SignificandMultiplication/bh7_w30_0_c1_reg
  -------------------------------------------------------------------
                         required time                          3.125    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 -3.667    




