// Seed: 3865922677
module module_0 ();
  logic id_1;
endmodule
module module_1 #(
    parameter id_21 = 32'd87
) (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6,
    input tri void id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri id_15,
    input tri1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input tri id_19,
    input uwire id_20,
    output tri0 _id_21,
    output uwire id_22,
    input tri1 id_23,
    input wand id_24,
    output wire id_25,
    input supply0 id_26[(  1  ) : id_21],
    input wand id_27
);
  wire id_29;
  assign id_15 = |id_9;
  module_0 modCall_1 ();
endmodule
