INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Instruction_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sim_1/new/test_bench_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_rx
