Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 19 15:59:06 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chip8_control_sets_placed.rpt
| Design       : chip8
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   146 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    83 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4196 |         2524 |
| No           | No                    | Yes                    |              64 |           30 |
| No           | Yes                   | No                     |             132 |           41 |
| Yes          | No                    | No                     |            2585 |          920 |
| Yes          | No                    | Yes                    |              27 |           11 |
| Yes          | Yes                   | No                     |             402 |          106 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                    Enable Signal                   |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  i_clck_IBUF_BUFG         | DISPLAY/r_DELAY_COUNTER                            |                                                            |                1 |              1 |         1.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/keys_int[10]_i_1_n_0                        | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |                2 |              4 |         2.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/keys_int[2]_i_1_n_0                         | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |                1 |              4 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_SM_CPU[3]_i_1_n_0                            |                                                            |                3 |              4 |         1.33 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_SP[0]_i_1_n_0                                |                                                            |                1 |              4 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/FSM_onehot_r_SM_DRAW[3]_i_1_n_0                |                                                            |                2 |              4 |         2.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_UPPER_LIMIT[3]_i_2_n_0       | CPU/p_STATE_MACHINE.v_UPPER_LIMIT[3]_i_1_n_0               |                1 |              4 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/keys_int[3]_i_1_n_0                         | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |                2 |              4 |         2.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/keys_int[0]_i_1_n_0                         | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |                1 |              4 |         4.00 |
|  i_clck_IBUF_BUFG         | r_RESET_N                                          |                                                            |                1 |              5 |         5.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG |                                                    | CPU/p_DISPLAY_TO_OUTPUT_BUFFER.v_SELECTION[4]_i_1_n_0      |                1 |              5 |         5.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/I2C_CONTROLLER/busy1                       |                                                            |                2 |              7 |         3.50 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[4][7]_i_1_n_0                        |                                                            |                6 |              8 |         1.33 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[3][7]_i_1_n_0                        |                                                            |                7 |              8 |         1.14 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[2][7]_i_1_n_0                        |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[6][7]_i_1_n_0                        |                                                            |                4 |              8 |         2.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[1][7]_i_1_n_0                        |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[15][7]_i_1_n_0                       |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[14][7]_i_1_n_0                       |                                                            |                6 |              8 |         1.33 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[10][7]_i_1_n_0                       |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[12][7]_i_1_n_0                       |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[11][7]_i_1_n_0                       |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[13][7]_i_1_n_0                       |                                                            |                4 |              8 |         2.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[0][7]_i_1_n_0                        |                                                            |                3 |              8 |         2.67 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_INSTRUCTION[7]_i_1_n_0                       |                                                            |                4 |              8 |         2.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/r_DATA_WR                                  |                                                            |                4 |              8 |         2.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/I2C_CONTROLLER/addr_rw0                    |                                                            |                3 |              8 |         2.67 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[5][7]_i_1_n_0                        |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_VX[7]_i_1_n_0                |                                                            |                2 |              8 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_SPRITE_BYTE[7]_i_1_n_0       |                                                            |                3 |              8 |         2.67 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_DELAY_TIMER_NEW_VALUE[7]_i_1_n_0             |                                                            |                2 |              8 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_DELAY_TIMER                                  |                                                            |                3 |              8 |         2.67 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_DATA_IN[7]_i_1_n_0                           |                                                            |                6 |              8 |         1.33 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[7][7]_i_1_n_0                        |                                                            |                8 |              8 |         1.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[9][7]_i_1_n_0                        |                                                            |                5 |              8 |         1.60 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_VAR_REG[8][7]_i_1_n_0                        |                                                            |                6 |              8 |         1.33 |
|  i_clck_IBUF_BUFG         | KEYPAD/FSM_onehot_columns[10]_i_1_n_0              | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |                5 |             11 |         2.20 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_INDEX_REG[11]_i_1_n_0                        |                                                            |                5 |             12 |         2.40 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_PROG_COUNT[11]_i_1_n_0                       |                                                            |                6 |             12 |         2.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/keys_stored[0]_i_2_n_0                      | KEYPAD/keys_stored[0]_i_1_n_0                              |                9 |             16 |         1.78 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[14].debounce_keys/count0       | KEYPAD/row_debounce[14].debounce_keys/count[0]_i_1__14_n_0 |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[1].debounce_keys/count0        | KEYPAD/row_debounce[1].debounce_keys/count[0]_i_1__1_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[2].debounce_keys/count0        | KEYPAD/row_debounce[2].debounce_keys/count[0]_i_1__2_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[3].debounce_keys/count0        | KEYPAD/row_debounce[3].debounce_keys/count[0]_i_1__3_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[4].debounce_keys/count0        | KEYPAD/row_debounce[4].debounce_keys/count[0]_i_1__4_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[11].debounce_keys/count0       | KEYPAD/row_debounce[11].debounce_keys/count[0]_i_1__11_n_0 |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[15].debounce_keys/count0       | KEYPAD/row_debounce[15].debounce_keys/count[0]_i_1__15_n_0 |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[0].debounce_keys/count0        | KEYPAD/row_debounce[0].debounce_keys/count[0]_i_1__0_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[10].debounce_keys/count0       | KEYPAD/row_debounce[10].debounce_keys/count[0]_i_1__10_n_0 |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[5].debounce_keys/count0        | KEYPAD/row_debounce[5].debounce_keys/count[0]_i_1__5_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[6].debounce_keys/count0        | KEYPAD/row_debounce[6].debounce_keys/count[0]_i_1__6_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[7].debounce_keys/count0        | KEYPAD/row_debounce[7].debounce_keys/count[0]_i_1__7_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[8].debounce_keys/count0        | KEYPAD/row_debounce[8].debounce_keys/count[0]_i_1__8_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[9].debounce_keys/count0        | KEYPAD/row_debounce[9].debounce_keys/count[0]_i_1__9_n_0   |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[12].debounce_keys/count0       | KEYPAD/row_debounce[12].debounce_keys/count[0]_i_1__12_n_0 |                5 |             20 |         4.00 |
|  i_clck_IBUF_BUFG         | KEYPAD/row_debounce[13].debounce_keys/count0       | KEYPAD/row_debounce[13].debounce_keys/count[0]_i_1__13_n_0 |                5 |             20 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_X_COOR[5]_i_1_n_0            |                                                            |                8 |             23 |         2.88 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_STACK_ADDR                                   |                                                            |                8 |             24 |         3.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_ADDRESS[11]_i_1_n_0                          |                                                            |               11 |             28 |         2.55 |
|  i_clck_IBUF_BUFG         | DISPLAY/r_DELAY_COUNTER                            | DISPLAY/r_DELAY_COUNTER[31]_i_1_n_0                        |                8 |             31 |         3.88 |
|  r_CLOCK_CPU_reg_n_0_BUFG |                                                    | CPU/r_SEED0                                                |               14 |             31 |         2.21 |
|  i_clck_IBUF_BUFG         | DISPLAY/I2C_CONTROLLER/r_REFRESH_COUNTER           | DISPLAY/I2C_CONTROLLER/r_REFRESH_COUNTER_reg[16]           |                8 |             31 |         3.88 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_2560_2815_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_1536_1791_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  i_clck_IBUF_BUFG         |                                                    | r_CLOCK_CPU                                                |                9 |             32 |         3.56 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_1024_1279_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/I2C_CONTROLLER/r_COM_COUNTER               |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_1280_1535_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_1792_2047_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_2048_2303_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_3328_3583_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_2304_2559_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_3584_3839_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG |                                                    | CPU/r_PRESCALER_COUNTER_60HZ[31]_i_1_n_0                   |                9 |             32 |         3.56 |
|  r_CLOCK_CPU_reg_n_0_BUFG |                                                    | CPU/r_PRESCALER_COUNTER_INSTR[31]_i_1_n_0                  |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_2816_3071_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_512_767_0_0_i_1_n_0      |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_256_511_0_0_i_1_n_0      |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_LOADSTORE_COUNTER[0]_i_1_n_0 |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_3840_4095_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_SPRITE_COUNTER[31]_i_1_n_0   |                                                            |                9 |             32 |         3.56 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_3072_3327_0_0_i_1_n_0    |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_768_1023_0_0_i_1_n_0     |                                                            |                8 |             32 |         4.00 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/MEMORY/r_RAM_DATA_reg_0_255_0_0_i_1_n_0        |                                                            |                8 |             32 |         4.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/I2C_CONTROLLER/r_PIXEL_COUNTER             |                                                            |               11 |             40 |         3.64 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/r_INSTRUCTION[15]_i_1_n_0                      |                                                            |               23 |             40 |         1.74 |
|  r_CLOCK_CPU_reg_n_0_BUFG | CPU/p_STATE_MACHINE.v_Y_COOR[31]_i_1_n_0           |                                                            |               19 |             57 |         3.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/__25/i__n_0                                |                                                            |               21 |             64 |         3.05 |
|  i_clck_IBUF_BUFG         |                                                    | KEYPAD/row_debounce[0].debounce_keys/r_RESET_N_reg         |               30 |             64 |         2.13 |
|  i_clck_IBUF_BUFG         | CPU/E[0]                                           |                                                            |               22 |             64 |         2.91 |
|  i_clck_IBUF_BUFG         | DISPLAY/__13/i__n_0                                |                                                            |               22 |             64 |         2.91 |
|  i_clck_IBUF_BUFG         | DISPLAY/__14/i__n_0                                |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__1/i__n_0                                 |                                                            |               24 |             64 |         2.67 |
|  i_clck_IBUF_BUFG         | DISPLAY/__20/i__n_0                                |                                                            |               25 |             64 |         2.56 |
|  i_clck_IBUF_BUFG         | DISPLAY/__23/i__n_0                                |                                                            |               22 |             64 |         2.91 |
|  i_clck_IBUF_BUFG         | DISPLAY/__27/i__n_0                                |                                                            |               26 |             64 |         2.46 |
|  i_clck_IBUF_BUFG         | DISPLAY/__10/i__n_0                                |                                                            |               19 |             64 |         3.37 |
|  i_clck_IBUF_BUFG         | DISPLAY/__16/i__n_0                                |                                                            |               18 |             64 |         3.56 |
|  i_clck_IBUF_BUFG         | DISPLAY/__26/i__n_0                                |                                                            |               19 |             64 |         3.37 |
|  i_clck_IBUF_BUFG         | DISPLAY/__11/i__n_0                                |                                                            |               23 |             64 |         2.78 |
|  i_clck_IBUF_BUFG         | DISPLAY/__18/i__n_0                                |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__22/i__n_0                                |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__19/i__n_0                                |                                                            |               28 |             64 |         2.29 |
|  i_clck_IBUF_BUFG         | DISPLAY/__7/i__n_0                                 |                                                            |               23 |             64 |         2.78 |
|  i_clck_IBUF_BUFG         | DISPLAY/__6/i__n_0                                 |                                                            |               24 |             64 |         2.67 |
|  i_clck_IBUF_BUFG         | DISPLAY/__5/i__n_0                                 |                                                            |               19 |             64 |         3.37 |
|  i_clck_IBUF_BUFG         | DISPLAY/__0/i__n_0                                 |                                                            |               24 |             64 |         2.67 |
|  i_clck_IBUF_BUFG         | DISPLAY/__4/i__n_0                                 |                                                            |               15 |             64 |         4.27 |
|  i_clck_IBUF_BUFG         | DISPLAY/__28/i__n_0                                |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__12/i__n_0                                |                                                            |               24 |             64 |         2.67 |
|  i_clck_IBUF_BUFG         | DISPLAY/__30/i__n_0                                |                                                            |               16 |             64 |         4.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/__29/i__n_0                                |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__15/i__n_0                                |                                                            |               24 |             64 |         2.67 |
|  i_clck_IBUF_BUFG         | DISPLAY/__21/i__n_0                                |                                                            |               16 |             64 |         4.00 |
|  i_clck_IBUF_BUFG         | DISPLAY/__2/i__n_0                                 |                                                            |               20 |             64 |         3.20 |
|  i_clck_IBUF_BUFG         | DISPLAY/__17/i__n_0                                |                                                            |               27 |             64 |         2.37 |
|  i_clck_IBUF_BUFG         | DISPLAY/__31/i__n_0                                |                                                            |               22 |             64 |         2.91 |
|  i_clck_IBUF_BUFG         | DISPLAY/__9/i__n_0                                 |                                                            |               21 |             64 |         3.05 |
|  i_clck_IBUF_BUFG         | DISPLAY/__3/i__n_0                                 |                                                            |               21 |             64 |         3.05 |
|  i_clck_IBUF_BUFG         | DISPLAY/__24/i__n_0                                |                                                            |               21 |             64 |         3.05 |
|  i_clck_IBUF_BUFG         |                                                    |                                                            |              785 |           2080 |         2.65 |
|  r_CLOCK_CPU_reg_n_0_BUFG |                                                    |                                                            |             1739 |           2116 |         1.22 |
+---------------------------+----------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


