 Starting Stratus DPOpt (Linux)
  Time: May 26, 2023. 05:57:53
  Host: ws26
  User: m111064503
  Args: --dofile /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 21.05.01 

  Copyright (c) 2014-2021 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 32782
#   client pid = 17747
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
Failed to read SDL file.
If you intended to read a SAVI file then please use CellMath Designer.
  Warning: No instances to remove.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Not_1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Not_1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Xor_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Xor_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Xor_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Xor_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Xor_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Xor_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Or_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Or_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Muxb_1_2_120_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Muxb_1_2_120_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Muxb_1_2_120_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Muxb_1_2_120_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Muxb_1_2_120_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Muxb_1_2_120_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Muxb_1_2_120_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Muxb_1_2_120_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_gen_busy_r_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "SobelFilter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_gen_busy_r_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_gen_busy_r_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_gen_busy_r_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Running flattening on "SobelFilter_gen_busy_r_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_gen_busy_r_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_gen_busy_r_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_gen_busy_r_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_119_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_119_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_119_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_119_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_119_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_119_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_119_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_119_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_118_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_118_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_118_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_118_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_118_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_118_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_118_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_118_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_117_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_117_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_117_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_117_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_117_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_117_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_117_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_117_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_116_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_116_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_116_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_116_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_116_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_116_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_116_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_116_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_115_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_115_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_115_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_115_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_115_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_115_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_115_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_115_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_114_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_114_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_114_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_114_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_114_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_114_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_114_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_114_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThan_32Sx9S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThan_32Sx9S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThan_32Sx9S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThan_32Sx9S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThan_32Sx9S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThan_32Sx9S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThan_32Sx9S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThan_32Sx9S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_113_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_113_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_113_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_113_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_113_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_113_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_113_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_113_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Ux32U_32U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Ux32U_32U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Ux32U_32U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Ux32U_32U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Ux32U_32U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Ux32U_32U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx21S_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx21S_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx21S_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx21S_34S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx21S_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx21S_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx21S_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx21S_34S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx4S_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx4S_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx4S_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx4S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx4S_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx4S_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx4S_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx4S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux21S_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux21S_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux21S_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux21S_34S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux21S_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux21S_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux21S_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux21S_34S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux4S_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux4S_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux4S_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux4S_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux4S_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux4S_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux4S_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux4S_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_112_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_112_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_112_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_112_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_112_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_112_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_112_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_112_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_4_6_111_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_4_6_111_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_4_6_111_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_4_6_111_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_4_6_111_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_4_6_111_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_4_6_111_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_4_6_111_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx10U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx10U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx10U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx10U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx10U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx10U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx10U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx10U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx2U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx2U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx2U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx2U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx2U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx2U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx2U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx2U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx1U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx1U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx1U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx1U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx1U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx1U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx1U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx1U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux6U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux6U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux6U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux6U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux6U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux6U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux6U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux6U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux3U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux3U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_110_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_110_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_110_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_110_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_110_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_110_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_110_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_110_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_109_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_109_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_109_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_109_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_109_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_109_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_109_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_109_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_108_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_108_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_108_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_108_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_108_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_108_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_108_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_108_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_107_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_107_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_107_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_107_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_107_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_107_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_107_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_107_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux4U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux4U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_106_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_106_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_106_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_106_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_106_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_106_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_106_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_106_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_105_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_105_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_105_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_105_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_105_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_105_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_105_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_105_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_104_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_104_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_104_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_104_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_104_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_104_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_104_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_104_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_103_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_103_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_103_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_103_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_103_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_103_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_103_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_103_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_102_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_102_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_102_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_102_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_102_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_102_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_102_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_102_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_101_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_101_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_101_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_101_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_101_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_101_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_101_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_101_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_100_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_100_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_100_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_100_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_100_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_100_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_100_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_100_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_99_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_99_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_99_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_99_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_99_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_99_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_99_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_99_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_98_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_98_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_98_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_98_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_98_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_98_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_98_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_98_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_97_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_97_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_97_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_97_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_97_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_97_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_97_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_97_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_96_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_96_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_96_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_96_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_96_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_96_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_96_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_96_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_95_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_95_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_95_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_95_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_95_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_95_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_95_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_95_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_94_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_94_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_94_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_94_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_94_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_94_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_94_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_94_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_93_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_93_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_93_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_93_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_93_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_93_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_93_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_93_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_92_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_92_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_92_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_92_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_92_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_92_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_92_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_92_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_91_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_91_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_91_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_91_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_91_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_91_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_91_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_91_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_90_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_90_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_90_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_90_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_90_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_90_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_90_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_90_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_89_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_89_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_89_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_89_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_89_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_89_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_89_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_89_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_88_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_88_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_88_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_88_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_88_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_88_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_88_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_88_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_87_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_87_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_87_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_87_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_87_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_87_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_87_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_87_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_86_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_86_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_86_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_86_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_86_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_86_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_86_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_86_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_85_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_85_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_85_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_85_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_85_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_85_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_85_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_85_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_84_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_84_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_84_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_84_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_84_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_84_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_84_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_84_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_83_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_83_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_83_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_83_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_83_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_83_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_83_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_83_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_82_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_82_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_82_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_82_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_82_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_82_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_82_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_82_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_81_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_81_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_81_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_81_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_81_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_81_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_81_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_81_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_80_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_80_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_80_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_80_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_80_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_80_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_80_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_80_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_79_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_79_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_79_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_79_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_79_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_79_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_79_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_79_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_78_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_78_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_78_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_78_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_78_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_78_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_78_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_78_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_77_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_77_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_77_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_77_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_77_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_77_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_77_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_77_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_76_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_76_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_76_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_76_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_76_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_76_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_76_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_76_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_75_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_75_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_75_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_75_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_75_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_75_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_75_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_75_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_74_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_74_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_74_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_74_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_74_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_74_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_74_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_74_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_73_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_73_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_73_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_73_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_73_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_73_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_73_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_73_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_72_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_72_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_72_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_72_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_72_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_72_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_72_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_72_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_71_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_71_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_71_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_71_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_71_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_71_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_71_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_71_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_70_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_70_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_70_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_70_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_70_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_70_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_70_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_70_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_69_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_69_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_69_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_69_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_69_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_69_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_69_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_69_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_68_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_68_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_68_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_68_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_68_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_68_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_68_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_68_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx10U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx10U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx10U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_25Sx10U_25S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx10U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx10U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx10U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_25Sx10U_25S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx2U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx2U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx1U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx1U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx1U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx1U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx1U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx1U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx1U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx1U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_67_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_67_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_67_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_67_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_67_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_67_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_67_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_67_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_66_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_66_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_66_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_66_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_66_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_66_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_66_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_66_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_65_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_65_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_65_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_65_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_65_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_65_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_65_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_65_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx3U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx3U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_64_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_64_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_64_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_64_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_64_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_64_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_64_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_64_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_63_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_63_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_63_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_63_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_63_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_63_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_63_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_63_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_62_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_62_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_62_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_62_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_62_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_62_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_62_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_62_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_61_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_61_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_61_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_61_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_61_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_61_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_61_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_61_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_6U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_6U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_6U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_6U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_6U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_6U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_6U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_6U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx20U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx20U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx20U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_25Sx20U_34S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx20U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx20U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx20U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_25Sx20U_34S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_6Sx2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_6Sx2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_6Sx2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_6Sx2U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_6Sx2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_6Sx2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_6Sx2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_6Sx2U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx4U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx4U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_60_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_60_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_60_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_60_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_60_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_60_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_60_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_60_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_59_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_59_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_59_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_59_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_59_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_59_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_59_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_59_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_58_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_58_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_58_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_58_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_58_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_58_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_58_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_58_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_57_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_57_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_57_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_57_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_57_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_57_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_57_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_57_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_56_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_56_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_56_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_56_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_56_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_56_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_56_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_56_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_55_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_55_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_55_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_55_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_55_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_55_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_55_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_55_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_54_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_54_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_54_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_54_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_54_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_54_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_54_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_54_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_53_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_53_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_53_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_53_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_53_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_53_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_53_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_53_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_52_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_52_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_52_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_52_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_52_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_52_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_52_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_52_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_51_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_51_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_51_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_51_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_51_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_51_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_51_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_51_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_50_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_50_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_50_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_50_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_50_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_50_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_50_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_50_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_49_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_49_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_49_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_49_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_49_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_49_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_49_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_49_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_48_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_48_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_48_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_48_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_48_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_48_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_48_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_48_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_47_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_47_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_47_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_47_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_47_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_47_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_47_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_47_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_46_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_46_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_46_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_46_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_46_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_46_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_46_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_46_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_45_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_45_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_45_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_45_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_45_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_45_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_45_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_45_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_44_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_44_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_44_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_44_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_44_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_44_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_44_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_44_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_43_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_43_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_43_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_43_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_43_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_43_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_43_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_43_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_42_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_42_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_42_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_42_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_42_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_42_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_42_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_42_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_41_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_41_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_41_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_41_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_41_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_41_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_41_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_41_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_40_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_40_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_40_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_40_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_40_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_40_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_40_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_40_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_39_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_39_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_39_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_39_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_39_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_39_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_39_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_39_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_38_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_38_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_38_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_38_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_38_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_38_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_38_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_38_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_37_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_37_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_37_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_37_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_37_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_37_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_37_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_37_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_36_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_36_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_36_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_36_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_36_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_36_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_36_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_36_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_35_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_35_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_35_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_35_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_35_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_35_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_35_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_35_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_34_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_34_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_34_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_34_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_34_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_34_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_34_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_34_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_33_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_33_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_33_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_33_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_33_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_33_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_33_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_33_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_32_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_32_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_32_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_31_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_31_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_31_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_31_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_31_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_31_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_31_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_31_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_30_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_30_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_30_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_30_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_30_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_30_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_30_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_30_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_29_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_29_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_29_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_29_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_29_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_29_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_29_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_29_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_28_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_28_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_28_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_28_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_28_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_28_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_28_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_28_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_27_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_27_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_27_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_27_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_27_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_27_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_27_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_27_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_26_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_26_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_26_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_26_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_26_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_26_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_26_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_26_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_25_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_25_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_25_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_25_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_25_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_25_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_25_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_25_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_24_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_24_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_24_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_24_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_24_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_And_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_And_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_And_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_And_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_And_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_And_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThanEQ_32Sx4S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThanEQ_32Sx4S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThanEQ_32Sx4S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx5S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx5S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx5S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx5S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx5S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx5S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx5S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx5S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx4S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx4S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx4S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx4S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx4S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx4S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx4S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx4S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_11_23_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_11_23_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_11_23_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_11_23_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_11_23_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_11_23_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_11_23_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_11_23_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_33Ux33U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_33Ux33U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_33Ux33U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_33Ux33U_33U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_33Ux33U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_33Ux33U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_33Ux33U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_33Ux33U_33U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux20U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux20U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux20U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_24Ux20U_33U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux20U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux20U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux20U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_24Ux20U_33U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_16_22_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_16_22_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_16_22_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_16_22_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_16_22_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_16_22_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_16_22_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_16_22_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_2Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_2Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_2Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_2Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_2Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_2Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_2Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_2U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_2U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_2U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_2U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_2U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_2U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_2U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux3U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux3U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux4U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux4U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_21_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_21_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_21_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_21_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_21_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_20_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_20_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_20_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_20_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_20_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_20_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_20_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_20_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_19_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_19_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_19_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_19_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_19_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_19_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_19_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_19_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_18_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_18_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_18_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_18_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_18_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_18_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_18_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_18_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_17_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_17_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_17_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_17_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_17_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_17_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_17_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_17_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_16_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_16_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_16_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_16_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_16_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_15_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_15_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_15_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_15_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_15_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_15_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_15_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_15_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_14_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_14_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_14_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_14_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_14_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_14_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_14_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_14_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_2_13_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_2_13_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_2_13_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_2_13_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_2_13_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_2_13_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_2_13_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_2_13_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_12_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_12_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_12_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_12_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_12_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_12_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_12_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_12_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_5U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_5U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_5U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_5U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_5U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_5U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_5U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_5U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_11_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_11_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_11_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_11_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_11_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_11_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_11_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_11_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_10_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_10_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_10_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_10_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_10_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_10_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_10_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_10_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_9_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_9_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_9_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_9_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_9_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_9_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_8_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_8_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_8_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_8_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_8_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_8_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_8_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_8_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_7_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_7_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_7_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_7_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_7_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_7_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_7_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_7_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_6_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_6_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_6_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_5_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_5_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_5_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_5_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_5_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_5_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_5_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_5_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_4_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_4_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_4_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_5Sx5S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_5Sx5S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_5Sx5S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_5Sx5S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_5Sx5S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_5Sx5S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_5Sx5S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_5Sx5S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux1U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux1U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux1U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux1U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux1U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux1U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux1U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux1U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_3_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_3_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_3_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_3_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_3_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_3_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_DivRem_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_DivRem_4.sdl(2,3): INFO: Running flattening on "SobelFilter_DivRem_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_DivRem_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_DivRem_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_DivRem_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_DivRem_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_DivRem_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_DivRem_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_DivRem_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_DivRem_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_DivRem_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_9_2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_9_2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_9_2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_9_2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_9_2_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_9_2_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_9_2_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_9_2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_3Sx3S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_3Sx3S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_3Sx3S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_3Sx3S_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_3Sx3S_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_3Sx3S_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_3Sx3S_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_3Sx3S_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_3U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_3U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_3U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_3U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_3U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_3U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_3U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_3U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_4U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_4U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux2U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux2U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux2U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux2U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux2U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux3U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux3U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux3U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux3U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux3U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_10_2_1_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_10_2_1_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_10_2_1_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_10_2_1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_10_2_1_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_10_2_1_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_10_2_1_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_10_2_1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux4U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux4U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux4U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux4U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux4U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_25S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_25S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_24U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_24U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_24U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_24U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_24U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_24U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_24U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_24U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_30_6_0_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_30_6_0_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_30_6_0_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_30_6_0_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_30_6_0_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_30_6_0_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_30_6_0_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_30_6_0_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_2Ux2U_4U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_2Ux2U_4U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_2Ux2U_4U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_2Ux2U_4U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_2Ux2U_4U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_2Ux2U_4U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Not_1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Not_1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Not_1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Xor_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Xor_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Xor_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Xor_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Xor_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Xor_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Xor_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Xor_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Or_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Or_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Or_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Muxb_1_2_120_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Muxb_1_2_120_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Muxb_1_2_120_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Muxb_1_2_120_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Muxb_1_2_120_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Muxb_1_2_120_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Muxb_1_2_120_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Muxb_1_2_120_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Muxb_1_2_120_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Muxb_1_2_120_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_gen_busy_r_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "SobelFilter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_gen_busy_r_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_gen_busy_r_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_gen_busy_r_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Running flattening on "SobelFilter_gen_busy_r_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_gen_busy_r_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_gen_busy_r_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_gen_busy_r_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_gen_busy_r_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_gen_busy_r_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_119_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_119_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_119_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_119_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_119_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_119_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_119_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_119_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_119_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_119_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_118_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_118_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_118_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_118_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_118_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_118_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_118_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_118_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_118_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_118_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_117_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_117_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_117_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_117_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_117_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_117_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_117_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_117_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_117_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_117_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_116_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_116_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_116_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_116_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_16_2_116_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_16_2_116_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_16_2_116_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_16_2_116_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_16_2_116_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_16_2_116_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_115_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_115_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_115_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_115_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_115_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_115_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_115_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_115_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_115_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_115_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_114_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_114_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_114_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_114_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_114_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_114_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_114_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_114_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_114_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_114_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThan_32Sx9S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThan_32Sx9S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThan_32Sx9S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThan_32Sx9S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThan_32Sx9S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThan_32Sx9S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThan_32Sx9S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThan_32Sx9S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThan_32Sx9S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThan_32Sx9S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_113_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_113_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_113_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_113_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_113_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_113_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_113_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_113_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_113_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_113_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Ux32U_32U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Ux32U_32U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Ux32U_32U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Ux32U_32U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Ux32U_32U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Ux32U_32U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx21S_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx21S_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx21S_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx21S_34S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx21S_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx21S_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx21S_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx21S_34S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx4S_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx4S_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx4S_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx4S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx4S_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx4S_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_33Sx4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx4S_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_33Sx4S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux21S_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux21S_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux21S_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux21S_34S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux21S_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux21S_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux21S_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux21S_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux21S_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux21S_34S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux4S_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux4S_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux4S_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux4S_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux4S_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux4S_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_32Ux4S_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux4S_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux4S_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_32Ux4S_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_112_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_112_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_112_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_112_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_112_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_112_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_112_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_112_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_112_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_112_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_4_6_111_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_4_6_111_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_4_6_111_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_4_6_111_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_4_6_111_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_4_6_111_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_4_6_111_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_4_6_111_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_4_6_111_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_4_6_111_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx10U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx10U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx10U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx10U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx10U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx10U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx10U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx10U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx10U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx10U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx2U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx2U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx2U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx2U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx2U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx2U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx2U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx2U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx2U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx2U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx1U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx1U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx1U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx1U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx1U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx1U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_32Sx1U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx1U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx1U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_32Sx1U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux6U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux6U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux6U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux6U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux6U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux6U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux6U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux6U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux3U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux3U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_110_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_110_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_110_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_110_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_110_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_110_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_110_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_110_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_110_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_110_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_109_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_109_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_109_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_109_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_109_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_109_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_109_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_109_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_109_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_109_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_108_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_108_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_108_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_108_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_108_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_108_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_108_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_108_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_108_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_108_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_107_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_107_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_107_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_107_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_107_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_107_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_107_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_107_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_107_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_107_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux4U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_6Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_6Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_6Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_6Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_6Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_6Ux4U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_106_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_106_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_106_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_106_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_106_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_106_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_106_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_106_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_106_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_106_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_105_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_105_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_105_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_105_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_105_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_105_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_105_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_105_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_105_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_105_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_104_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_104_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_104_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_104_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_104_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_104_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_104_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_104_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_104_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_104_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_103_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_103_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_103_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_103_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_103_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_103_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_103_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_103_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_103_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_103_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_102_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_102_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_102_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_102_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_102_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_102_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_102_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_102_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_102_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_102_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_101_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_101_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_101_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_101_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_101_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_101_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_101_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_101_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_101_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_101_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_100_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_100_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_100_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_100_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_100_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_100_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_100_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_100_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_100_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_100_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_99_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_99_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_99_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_99_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_99_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_99_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_99_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_99_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_99_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_99_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_98_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_98_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_98_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_98_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_98_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_98_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_98_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_98_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_98_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_98_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_97_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_97_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_97_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_97_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_97_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_97_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_97_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_97_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_97_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_97_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_96_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_96_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_96_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_96_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_96_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_96_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_96_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_96_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_96_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_96_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_95_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_95_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_95_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_95_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_95_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_95_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_95_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_95_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_95_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_95_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_94_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_94_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_94_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_94_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_94_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_94_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_94_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_94_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_94_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_94_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_93_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_93_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_93_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_93_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_93_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_93_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_93_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_93_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_93_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_93_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_92_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_92_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_92_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_92_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_92_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_92_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_92_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_92_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_92_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_92_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_91_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_91_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_91_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_91_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_91_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_91_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_91_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_91_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_91_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_91_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_90_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_90_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_90_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_90_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_90_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_90_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_90_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_90_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_90_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_90_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_89_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_89_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_89_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_89_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_89_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_89_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_89_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_89_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_89_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_89_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_88_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_88_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_88_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_88_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_88_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_88_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_88_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_88_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_88_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_88_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_87_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_87_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_87_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_87_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_87_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_87_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_87_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_87_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_87_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_87_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_86_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_86_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_86_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_86_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_86_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_86_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_86_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_86_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_86_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_86_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_85_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_85_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_85_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_85_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_85_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_85_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_85_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_85_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_85_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_85_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_84_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_84_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_84_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_84_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_84_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_84_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_84_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_84_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_84_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_84_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_83_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_83_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_83_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_83_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_83_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_83_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_83_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_83_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_83_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_83_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_82_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_82_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_82_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_82_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_82_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_82_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_82_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_82_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_82_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_82_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_81_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_81_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_81_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_81_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_81_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_81_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_81_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_81_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_81_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_81_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_80_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_80_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_80_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_80_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_80_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_80_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_80_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_80_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_80_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_80_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_79_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_79_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_79_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_79_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_79_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_79_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_79_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_79_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_79_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_79_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_78_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_78_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_78_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_78_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_78_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_78_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_78_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_78_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_78_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_78_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_77_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_77_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_77_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_77_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_77_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_77_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_77_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_77_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_77_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_77_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_76_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_76_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_76_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_76_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_76_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_76_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_76_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_76_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_76_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_76_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_75_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_75_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_75_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_75_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_75_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_75_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_75_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_75_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_75_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_75_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_74_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_74_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_74_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_74_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_74_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_74_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_74_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_74_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_74_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_74_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_73_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_73_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_73_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_73_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_73_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_73_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_73_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_73_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_73_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_73_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_72_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_72_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_72_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_72_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_72_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_72_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_72_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_72_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_72_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_72_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_71_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_71_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_71_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_71_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_71_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_71_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_71_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_71_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_71_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_71_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_70_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_70_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_70_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_70_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_70_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_70_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_70_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_70_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_70_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_70_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_69_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_69_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_69_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_69_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_69_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_69_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_69_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_69_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_69_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_69_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_68_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_68_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_68_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_68_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_68_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_68_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_68_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_68_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_68_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_68_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx10U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx10U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx10U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_25Sx10U_25S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx10U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx10U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_25Sx10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx10U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_25Sx10U_25S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx2U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx2U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx1U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx1U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx1U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx1U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx1U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx1U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_6Sx1U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx1U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx1U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_6Sx1U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_67_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_67_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_67_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_67_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_67_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_67_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_67_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_67_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_67_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_67_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_66_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_66_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_66_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_66_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_66_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_66_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_66_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_66_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_66_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_66_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_65_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_65_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_65_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_65_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_65_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_65_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_65_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_65_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_65_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_65_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx3U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx3U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_64_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_64_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_64_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_64_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_64_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_64_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_64_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_64_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_64_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_64_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_63_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_63_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_63_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_63_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_3_63_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_3_63_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_3_63_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_3_63_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_3_63_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_3_63_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_62_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_62_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_62_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_62_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_62_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_62_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_62_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_62_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_62_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_62_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_61_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_61_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_61_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_61_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_61_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_61_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_61_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_61_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_61_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_61_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_6U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_6U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_6U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_6U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_6U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_6U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_6U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_6U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_6U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_6U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx20U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx20U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx20U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_25Sx20U_34S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx20U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx20U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_25Sx20U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx20U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx20U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_25Sx20U_34S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_6Sx2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_6Sx2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_6Sx2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_6Sx2U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_6Sx2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_6Sx2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_6Sx2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_6Sx2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_6Sx2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_6Sx2U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx4U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Sub_6Sx4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Sub_6Sx4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Sub_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Sub_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Sub_6Sx4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Sub_6Sx4U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_60_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_60_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_60_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_60_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_60_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_60_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_60_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_60_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_60_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_60_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_59_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_59_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_59_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_59_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_59_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_59_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_59_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_59_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_59_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_59_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_58_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_58_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_58_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_58_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_58_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_58_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_58_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_58_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_58_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_58_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_57_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_57_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_57_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_57_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_57_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_57_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_57_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_57_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_57_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_57_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_56_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_56_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_56_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_56_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_56_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_56_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_56_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_56_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_56_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_56_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_55_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_55_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_55_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_55_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_55_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_55_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_55_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_55_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_55_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_55_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_54_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_54_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_54_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_54_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_54_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_54_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_54_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_54_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_54_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_54_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_53_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_53_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_53_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_53_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_53_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_53_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_53_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_53_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_53_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_53_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_52_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_52_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_52_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_52_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_52_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_52_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_52_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_52_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_52_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_52_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_51_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_51_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_51_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_51_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_51_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_51_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_51_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_51_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_51_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_51_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_50_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_50_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_50_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_50_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_50_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_50_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_50_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_50_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_50_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_50_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_49_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_49_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_49_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_49_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_49_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_49_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_49_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_49_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_49_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_49_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_48_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_48_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_48_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_48_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_48_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_48_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_48_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_48_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_48_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_48_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_47_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_47_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_47_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_47_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_47_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_47_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_47_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_47_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_47_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_47_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_46_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_46_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_46_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_46_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_46_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_46_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_46_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_46_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_46_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_46_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_45_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_45_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_45_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_45_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_45_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_45_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_45_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_45_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_45_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_45_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_44_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_44_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_44_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_44_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_44_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_44_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_44_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_44_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_44_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_44_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_43_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_43_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_43_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_43_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_43_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_43_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_43_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_43_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_43_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_43_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_42_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_42_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_42_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_42_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_42_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_42_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_42_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_42_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_42_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_42_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_41_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_41_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_41_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_41_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_41_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_41_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_41_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_41_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_41_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_41_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_40_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_40_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_40_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_40_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_40_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_40_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_40_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_40_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_40_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_40_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_39_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_39_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_39_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_39_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_39_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_39_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_39_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_39_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_39_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_39_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_38_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_38_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_38_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_38_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_38_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_38_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_38_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_38_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_38_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_38_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_37_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_37_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_37_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_37_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_37_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_37_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_37_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_37_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_37_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_37_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_36_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_36_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_36_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_36_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_36_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_36_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_36_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_36_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_36_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_36_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_35_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_35_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_35_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_35_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_35_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_35_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_35_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_35_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_35_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_35_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_34_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_34_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_34_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_34_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_34_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_34_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_34_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_34_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_34_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_34_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_33_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_33_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_33_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_33_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_33_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_33_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_33_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_33_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_33_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_33_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_32_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_32_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_32_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_31_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_31_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_31_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_31_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_31_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_31_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_31_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_31_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_31_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_31_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_30_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_30_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_30_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_30_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_30_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_30_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_30_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_30_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_30_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_30_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_29_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_29_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_29_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_29_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_29_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_29_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_29_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_29_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_29_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_29_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_28_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_28_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_28_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_28_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_28_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_28_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_28_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_28_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_28_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_28_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_27_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_27_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_27_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_27_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_2_27_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_2_27_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_2_27_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_2_27_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_2_27_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_2_27_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_26_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_26_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_26_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_26_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_26_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_26_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_26_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_26_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_26_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_26_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_25_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_25_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_25_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_25_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_25_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_25_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_25_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_25_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_25_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_25_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_24_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_32_4_24_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_32_4_24_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_32_4_24_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_32_4_24_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_32_4_24_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_32_4_24_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_And_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_And_1Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_And_1Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_And_1Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_And_1Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_And_1Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_And_1Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_And_1Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThanEQ_32Sx4S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_GreaterThanEQ_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_GreaterThanEQ_32Sx4S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_GreaterThanEQ_32Sx4S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx5S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx5S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx5S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx5S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx5S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx5S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx5S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx5S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx4S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx4S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx4S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx4S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_32Sx4S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_32Sx4S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_32Sx4S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_32Sx4S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_32Sx4S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_32Sx4S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_11_23_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_11_23_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_11_23_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_11_23_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_11_23_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_11_23_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_11_23_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_11_23_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_11_23_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_11_23_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_33Ux33U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_33Ux33U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_33Ux33U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_33Ux33U_33U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_33Ux33U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_33Ux33U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_33Ux33U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_33Ux33U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_33Ux33U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_33Ux33U_33U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux20U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux20U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux20U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_24Ux20U_33U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux20U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux20U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_24Ux20U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux20U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux20U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_24Ux20U_33U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_16_22_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_16_22_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_16_22_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_16_22_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_16_22_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_16_22_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_16_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_16_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_16_22_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_16_22_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_2Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_2Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_2Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_2Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_2Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_2Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_2Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_2Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_2Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_2U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_2U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_2U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_2U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_2U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_2U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_2U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_2U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_2U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux3U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux3U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux4U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_5Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_5Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_5Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_5Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_5Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_5Ux4U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_21_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_21_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_21_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_21_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_21_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_21_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_21_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_20_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_20_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_20_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_20_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_20_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_20_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_20_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_20_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_20_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_20_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_19_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_19_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_19_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_19_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_19_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_19_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_19_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_19_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_18_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_18_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_18_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_18_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_18_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_18_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_18_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_18_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_17_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_17_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_17_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_17_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_17_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_17_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_17_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_17_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_16_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_16_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_16_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_16_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_16_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_15_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_15_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_15_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_15_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_15_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_15_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_15_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_15_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_14_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_14_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_14_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_14_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_14_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_14_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_14_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_14_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_2_13_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_2_13_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_2_13_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_2_13_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_2_13_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_2_13_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_2_13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_2_13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_2_13_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_2_13_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_12_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_12_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_12_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_12_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_3_12_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_3_12_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_3_12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_3_12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_3_12_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_3_12_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_5U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_5U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_5U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_5U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_5U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_5U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_5U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_5U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_5U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_5U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_11_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_11_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_11_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_11_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_11_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_11_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_11_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_11_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_10_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_10_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_10_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_10_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_10_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_10_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_10_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_10_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_9_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_9_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_9_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_9_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_9_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_9_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_9_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_9_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_8_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_8_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_8_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_8_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_8_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_8_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_8_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_8_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_7_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_7_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_7_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_7_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_7_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_7_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_7_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_7_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_6_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_6_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_6_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_5_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_5_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_5_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_5_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_5_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_5_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_5_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_5_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_20_4_4_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_20_4_4_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_20_4_4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_20_4_4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_20_4_4_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_20_4_4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_5Sx5S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_5Sx5S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_5Sx5S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_5Sx5S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_5Sx5S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_5Sx5S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_5Sx5S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_5Sx5S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_5Sx5S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_5Sx5S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux1U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux1U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux1U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux1U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux1U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux1U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux1U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux1U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux1U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux1U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_3_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_3_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_3_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_3_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_2_3_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_2_3_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_2_3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_2_3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_2_3_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_2_3_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_9_2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_9_2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_9_2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_9_2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_24_9_2_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_24_9_2_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_24_9_2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_24_9_2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_24_9_2_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_24_9_2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_3Sx3S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_3Sx3S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_3Sx3S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_3Sx3S_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_LessThan_3Sx3S_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_LessThan_3Sx3S_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_LessThan_3Sx3S_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_LessThan_3Sx3S_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_LessThan_3Sx3S_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_LessThan_3Sx3S_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_3U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_3U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_3U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_3U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_2Ux1U_3U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_2Ux1U_3U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_2Ux1U_3U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_2Ux1U_3U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_2Ux1U_3U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_2Ux1U_3U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_4U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_OrReduction_4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_OrReduction_4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_OrReduction_4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_OrReduction_4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_OrReduction_4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_OrReduction_4U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux1U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux1U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux1U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux1U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux1U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux1U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux1U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux2U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux2U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux2U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux2U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux2U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux2U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux2U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux3U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux3U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux3U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux3U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux3U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux3U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux3U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_10_2_1_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_10_2_1_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_10_2_1_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_10_2_1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_10_2_1_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_10_2_1_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_10_2_1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_10_2_1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_10_2_1_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_10_2_1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux4U_1U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Equal_4Ux4U_1U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Equal_4Ux4U_1U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Equal_4Ux4U_1U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Equal_4Ux4U_1U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Equal_4Ux4U_1U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Equal_4Ux4U_1U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_25S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_25S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_5S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_5S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_5S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_5S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_5S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_5S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_24U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_24U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_24U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_24U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux10U_24U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux10U_24U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_24Ux10U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux10U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux10U_24U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_24Ux10U_24U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_30_6_0_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_30_6_0_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_30_6_0_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_30_6_0_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_N_Mux_30_6_0_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Running flattening on "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_N_Mux_30_6_0_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_N_Mux_30_6_0_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_N_Mux_30_6_0_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_N_Mux_30_6_0_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_N_Mux_30_6_0_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux2U_4U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_4Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux2U_4U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_4Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_2Ux2U_4U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_2Ux2U_4U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_2Ux2U_4U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_2Ux2U_4U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Mul_2Ux2U_4U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_2Ux2U_4U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_2Ux2U_4U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Mul_2Ux2U_4U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_121_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_121_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_121_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_121_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_5U_121_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5U_121_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5U_121_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5U_121_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/SobelFilter_Add_5U_121_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5U_121_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5U_121_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/UNROLL_ALL/v_rtl/SobelFilter_Add_5U_121_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
