Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  9 14:55:23 2021
| Host         : FCXiaoXin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file minisys_control_sets_placed.rpt
| Design       : minisys
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |              27 |           14 |
| No           | Yes                   | No                     |              88 |           36 |
| Yes          | No                    | No                     |              77 |           39 |
| Yes          | No                    | Yes                    |             279 |           77 |
| Yes          | Yes                   | No                     |            1050 |          497 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                     Enable Signal                                                    |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fpga_clk_IBUF                            |                                                                                                                      |                                                                                                                               |                1 |              1 |         1.00 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                       |                1 |              1 |         1.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                       |                1 |              1 |         1.00 |
|  memory/ram_i_1_n_0_BUFG                  |                                                                                                                      |                                                                                                                               |                1 |              2 |         2.00 |
|  ROM/instmem_i_1_n_0_BUFG                 |                                                                                                                      |                                                                                                                               |                1 |              2 |         2.00 |
| ~cpuclk/inst/clk_out1                     |                                                                                                                      |                                                                                                                               |                1 |              2 |         2.00 |
|  uartpg/inst/upg_inst/rdStat_BUFG         |                                                                                                                      | upg_rst                                                                                                                       |                2 |              2 |         1.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                               |                1 |              3 |         3.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                               |                1 |              4 |         4.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/s_axi_wdata                                                                                     | uartpg/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  cpuclk/inst/clk_out1                     |                                                                                                                      | idecode/SR[0]                                                                                                                 |                3 |              6 |         2.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                      | uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                      | uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                               |                1 |              7 |         7.00 |
|  cpuclk/inst/clk_out1                     | execute/ALU_Result_reg[1]_0[1]                                                                                       | idecode/SR[0]                                                                                                                 |                1 |              8 |         8.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                               |                2 |              8 |         4.00 |
| ~cpuclk/inst/clk_out1                     | execute/ALU_Result_reg[1]_1[0]                                                                                       | idecode/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                       |                4 |              8 |         2.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                      | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |         2.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uartpg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |         4.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                               |                1 |              8 |         8.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                       |                2 |              8 |         4.00 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                       |                3 |              9 |         3.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                       |                2 |             10 |         5.00 |
|  execute/E[0]                             |                                                                                                                      | idecode/SR[0]                                                                                                                 |               10 |             16 |         1.60 |
|  cpuclk/inst/clk_out1                     | execute/ALU_Result_reg[1]_0[0]                                                                                       | idecode/SR[0]                                                                                                                 |                3 |             16 |         5.33 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                       |                4 |             16 |         4.00 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG | uartpg/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                       |                3 |             16 |         5.33 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                      |                                                                                                                               |                6 |             20 |         3.33 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_16[0]                                                                                              | idecode/SR[0]                                                                                                                 |               11 |             32 |         2.91 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_21[0]                                                                                              | idecode/SR[0]                                                                                                                 |               20 |             32 |         1.60 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_17[0]                                                                                              | idecode/SR[0]                                                                                                                 |               10 |             32 |         3.20 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_12[0]                                                                                              | idecode/SR[0]                                                                                                                 |               19 |             32 |         1.68 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_7[0]                                                                                               | idecode/SR[0]                                                                                                                 |               25 |             32 |         1.28 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_28[0]                                                                                              | idecode/SR[0]                                                                                                                 |               20 |             32 |         1.60 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_2[0]                                                                                               | idecode/SR[0]                                                                                                                 |               16 |             32 |         2.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_6[0]                                                                                               | idecode/SR[0]                                                                                                                 |               23 |             32 |         1.39 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_14[0]                                                                                              | idecode/SR[0]                                                                                                                 |               19 |             32 |         1.68 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_9[0]                                                                                               | idecode/SR[0]                                                                                                                 |               11 |             32 |         2.91 |
| ~cpuclk/inst/clk_out1                     | control/E[0]                                                                                                         |                                                                                                                               |               10 |             32 |         3.20 |
| ~cpuclk/inst/clk_out1                     | control/Q[3]                                                                                                         |                                                                                                                               |               25 |             32 |         1.28 |
| ~cpuclk/inst/clk_out1                     | control/Q[1]                                                                                                         | idecode/SR[0]                                                                                                                 |               16 |             32 |         2.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_18[0]                                                                                              | idecode/SR[0]                                                                                                                 |               15 |             32 |         2.13 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_0[0]                                                                                               | idecode/SR[0]                                                                                                                 |               16 |             32 |         2.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_15[0]                                                                                              | idecode/SR[0]                                                                                                                 |                8 |             32 |         4.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_3[0]                                                                                               | idecode/SR[0]                                                                                                                 |               16 |             32 |         2.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_1[0]                                                                                               | idecode/SR[0]                                                                                                                 |               14 |             32 |         2.29 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_26[0]                                                                                              | idecode/SR[0]                                                                                                                 |               12 |             32 |         2.67 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_24[0]                                                                                              | idecode/SR[0]                                                                                                                 |                7 |             32 |         4.57 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_27[0]                                                                                              | idecode/SR[0]                                                                                                                 |               17 |             32 |         1.88 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_10[0]                                                                                              | idecode/SR[0]                                                                                                                 |               12 |             32 |         2.67 |
|  cpuclk/inst/clk_out1                     | ifetch/E[0]                                                                                                          | idecode/SR[0]                                                                                                                 |               18 |             32 |         1.78 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_23[0]                                                                                              | idecode/SR[0]                                                                                                                 |               14 |             32 |         2.29 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_11[0]                                                                                              | idecode/SR[0]                                                                                                                 |               18 |             32 |         1.78 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_13[0]                                                                                              | idecode/SR[0]                                                                                                                 |               16 |             32 |         2.00 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_22[0]                                                                                              | idecode/SR[0]                                                                                                                 |               11 |             32 |         2.91 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_25[0]                                                                                              | idecode/SR[0]                                                                                                                 |               13 |             32 |         2.46 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_19[0]                                                                                              | idecode/SR[0]                                                                                                                 |               14 |             32 |         2.29 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_29[0]                                                                                              | idecode/SR[0]                                                                                                                 |               23 |             32 |         1.39 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_4[0]                                                                                               | idecode/SR[0]                                                                                                                 |               15 |             32 |         2.13 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_5[0]                                                                                               | idecode/SR[0]                                                                                                                 |               20 |             32 |         1.60 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_20[0]                                                                                              | idecode/SR[0]                                                                                                                 |               12 |             32 |         2.67 |
|  cpuclk/inst/clk_out1                     | ifetch/IR_reg[28]_8[0]                                                                                               | idecode/SR[0]                                                                                                                 |                9 |             32 |         3.56 |
|  uartpg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                      | upg_rst                                                                                                                       |               12 |             33 |         2.75 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                       |                9 |             36 |         4.00 |
| ~cpuclk/inst/clk_out1                     |                                                                                                                      | idecode/SR[0]                                                                                                                 |               15 |             38 |         2.53 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                       |               17 |             47 |         2.76 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                       |               14 |             49 |         3.50 |
|  uartpg/inst/upg_inst/rdStat_BUFG         | uartpg/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                       |               13 |             56 |         4.31 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


