
---------- Begin Simulation Statistics ----------
final_tick                               2542181797500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   235933                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.79                       # Real time elapsed on the host
host_tick_rate                              684383023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196137                       # Number of instructions simulated
sim_ops                                       4196137                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012172                       # Number of seconds simulated
sim_ticks                                 12171952500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.599506                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373660                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               801854                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2728                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45115                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284059                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238944                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074191                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71720                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196137                       # Number of instructions committed
system.cpu.committedOps                       4196137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.798212                       # CPI: cycles per instruction
system.cpu.discardedOps                        298459                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619604                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1478005                       # DTB hits
system.cpu.dtb.data_misses                       8718                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417715                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873929                       # DTB read hits
system.cpu.dtb.read_misses                       7779                       # DTB read misses
system.cpu.dtb.write_accesses                  201889                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604076                       # DTB write hits
system.cpu.dtb.write_misses                       939                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18150                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3672871                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1161118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17101108                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172467                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003833                       # ITB accesses
system.cpu.itb.fetch_acv                          729                       # ITB acv
system.cpu.itb.fetch_hits                      996158                       # ITB hits
system.cpu.itb.fetch_misses                      7675                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11231640500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9665500      0.08%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19329000      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915348000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12175983000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8169798000     67.10%     67.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4006185000     32.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24330091                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541578     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839339     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592550     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196137                       # Class of committed instruction
system.cpu.quiesceCycles                        13814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7228983                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22745456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22745456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22745456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22745456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116643.364103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116643.364103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116643.364103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116643.364103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12980492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12980492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12980492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12980492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66566.625641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66566.625641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66566.625641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66566.625641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22395959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22395959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116645.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116645.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12780995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12780995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66567.682292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66567.682292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290973                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539677122000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290973                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205686                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205686                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130950                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34921                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88885                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34573                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28975                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41370                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6725376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6725817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160235                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002733                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052211                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159797     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160235                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836555039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378386750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474524000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470127369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369841732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839969101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470127369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470127369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183614256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183614256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183614256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470127369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369841732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023583357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123590                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10424                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2062                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047028750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846910000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105657                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81993                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159751                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123590                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.399957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.135831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.007005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35250     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24737     29.74%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10235     12.31%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4598      5.53%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2467      2.97%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1469      1.77%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          965      1.16%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.974849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.380896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.713382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1364     18.25%     18.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5620     75.18%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.11%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.16%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6635     88.76%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              497      6.65%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.41%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7775744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12171947500                       # Total gap between requests
system.mem_ctrls.avgGap                      42958.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7775744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417962853.535618066788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367196963.675301909447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638824707.868355631828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123590                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259874000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298390762500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28933.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32128.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414360.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319100880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169598550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569350740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314186580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5325365790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189511200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7847796060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.744223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439695750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11325876750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274754340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146027805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496844040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320022540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5249752440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253185600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7701269085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.706140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    606087750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11159484750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12164752500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704813                       # number of overall hits
system.cpu.icache.overall_hits::total         1704813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89476                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89476                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89476                       # number of overall misses
system.cpu.icache.overall_misses::total         89476                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5514624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5514624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5514624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5514624000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794289                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049867                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049867                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049867                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049867                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61632.437749                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61632.437749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61632.437749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61632.437749                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88885                       # number of writebacks
system.cpu.icache.writebacks::total             88885                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5425149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5425149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5425149000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5425149000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049867                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049867                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049867                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049867                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60632.448925                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60632.448925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60632.448925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60632.448925                       # average overall mshr miss latency
system.cpu.icache.replacements                  88885                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89476                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89476                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5514624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5514624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049867                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049867                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61632.437749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61632.437749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5425149000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5425149000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049867                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049867                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60632.448925                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60632.448925                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843668                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1760328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.787192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3678053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3678053                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334943                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106102                       # number of overall misses
system.cpu.dcache.overall_misses::total        106102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6798985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6798985500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6798985500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6798985500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64079.711033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64079.711033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64079.711033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64079.711033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34745                       # number of writebacks
system.cpu.dcache.writebacks::total             34745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422012000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422012000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63647.135023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63647.135023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63647.135023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63647.135023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804059                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324375000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324375000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66926.538090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66926.538090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66710.822693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66710.822693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474610500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474610500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587314                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587314                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61573.817119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61573.817119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720957500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720957500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59367.928108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59367.928108                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64443500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64443500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73231.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73231.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63563500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63563500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72231.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72231.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542181797500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.300945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397605                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.163096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.300945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997041                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741172488500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321951                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   321951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.70                       # Real time elapsed on the host
host_tick_rate                              708313303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89407191                       # Number of instructions simulated
sim_ops                                      89407191                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196702                       # Number of seconds simulated
sim_ticks                                196701863000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.552710                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6192516                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9304679                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3814                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            315765                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9069974                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             375759                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2218549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1842790                       # Number of indirect misses.
system.cpu.branchPred.lookups                10159615                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  436789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        97735                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471918                       # Number of instructions committed
system.cpu.committedOps                      84471918                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.650776                       # CPI: cycles per instruction
system.cpu.discardedOps                        893975                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17050556                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32111456                       # DTB hits
system.cpu.dtb.data_misses                      35285                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3633685                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8691604                       # DTB read hits
system.cpu.dtb.read_misses                       9094                       # DTB read misses
system.cpu.dtb.write_accesses                13416871                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23419852                       # DTB write hits
system.cpu.dtb.write_misses                     26191                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4125                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48419008                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9240398                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23919256                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288184417                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215018                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12138815                       # ITB accesses
system.cpu.itb.fetch_acv                          151                       # ITB acv
system.cpu.itb.fetch_hits                    12137661                       # ITB hits
system.cpu.itb.fetch_misses                      1154                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54479     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1044      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8044     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63823                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88780                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29539     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     129      0.21%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32982     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62851                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28246     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      129      0.23%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28248     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180549042000     91.79%     91.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235496500      0.12%     91.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               224447000      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15696029500      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196705015000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956227                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856467                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904107                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6499                      
system.cpu.kern.mode_good::user                  6499                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6499                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795179                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.885905                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117921816500     59.95%     59.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78783198500     40.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        392859958                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026426      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677597     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61186      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709112     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428790     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564155      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471918                       # Class of committed instruction
system.cpu.quiesceCycles                       543768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104675541                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2889636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5778577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20972231011                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20972231011                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20972231011                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20972231011                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117967.324845                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117967.324845                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117967.324845                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117967.324845                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           818                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   36                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    22.722222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12073188516                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12073188516                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12073188516                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12073188516                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67910.836517                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67910.836517                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67910.836517                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67910.836517                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43772381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43772381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117667.690860                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117667.690860                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25172381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25172381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67667.690860                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67667.690860                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20928458630                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20928458630                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117967.953136                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117967.953136                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12048016135                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12048016135                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67911.346360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67911.346360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1521                       # Transaction distribution
system.membus.trans_dist::ReadResp            1030296                       # Transaction distribution
system.membus.trans_dist::WriteReq               2381                       # Transaction distribution
system.membus.trans_dist::WriteResp              2381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893949                       # Transaction distribution
system.membus.trans_dist::WritebackClean       424914                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570074                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682755                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682755                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         424915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        603861                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1274744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1274744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6858743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6866549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8496861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54389056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54389056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256177152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256185877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321929557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2892871                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016762                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2892058     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2892871                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7307000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15565971121                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1980881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12083075500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2239253750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27194560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146318528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173513600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121212736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121212736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          424915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2286227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2711150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893949                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893949                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138252681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         743859391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             882114675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138252681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138252681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      616225663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            616225663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      616225663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138252681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        743859391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1498340339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2315774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    336728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2279194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7273201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2179102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2711150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2318688                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2711150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2318688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2914                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           156215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           179381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           132177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           140207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151022                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25766708750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13079650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74815396250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9849.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28599.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       671                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2279095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2007096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2711150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2318688                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2562399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       645499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.966905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.965342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.848328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       162131     25.12%     25.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116803     18.09%     43.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58566      9.07%     52.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37993      5.89%     58.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22053      3.42%     61.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18121      2.81%     64.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15396      2.39%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12912      2.00%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201524     31.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       645499                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.251057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.192004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129759     90.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11074      7.73%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1259      0.88%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          634      0.44%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          522      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.156876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.718224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136446     95.20%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5857      4.09%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           909      0.63%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            81      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167419520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6094080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148208960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173513600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148396032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    882.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    754.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196701863000                       # Total gap between requests
system.mem_ctrls.avgGap                      39107.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21550592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145868416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148208960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 109559674.073854595423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 741571095.338329315186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2602.923999758965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753470037.037727475166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       424915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2286227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2318688                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11560276250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63254237000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       883000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4886633650000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27206.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27667.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    110375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2107499.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2328810960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1237765815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9300978120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5933119860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15527035680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77219207580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10507305600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122054223615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.503648                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26134082250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6568120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164000940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2280166140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1211914275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9376904880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6155256960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15527035680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78088148640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9775627680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122415054255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.338052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24164336000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6568120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165970847500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1893                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1893                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179789                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179789                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8725                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365813                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1144000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5423000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926382011                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5466500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198705091000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24761409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24761409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24761409                       # number of overall hits
system.cpu.icache.overall_hits::total        24761409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       424916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         424916                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       424916                       # number of overall misses
system.cpu.icache.overall_misses::total        424916                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25080381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25080381500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25080381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25080381500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25186325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25186325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25186325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25186325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016871                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016871                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016871                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016871                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59024.328338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59024.328338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59024.328338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59024.328338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       424914                       # number of writebacks
system.cpu.icache.writebacks::total            424914                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       424916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       424916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424916                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24655466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24655466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24655466500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24655466500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016871                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016871                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016871                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016871                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58024.330691                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58024.330691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58024.330691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58024.330691                       # average overall mshr miss latency
system.cpu.icache.replacements                 424914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24761409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24761409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       424916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        424916                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25080381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25080381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25186325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25186325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016871                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59024.328338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59024.328338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       424916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24655466500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24655466500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016871                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58024.330691                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58024.330691                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24995562                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            424914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.824990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50797565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50797565                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27643088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27643088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27643088                       # number of overall hits
system.cpu.dcache.overall_hits::total        27643088                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4146972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4146972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4146972                       # number of overall misses
system.cpu.dcache.overall_misses::total       4146972                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254880462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254880462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254880462000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254880462000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31790060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31790060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31790060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31790060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130449                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130449                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130449                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130449                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61461.823711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61461.823711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61461.823711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61461.823711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716541                       # number of writebacks
system.cpu.dcache.writebacks::total           1716541                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3902                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134872802500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134872802500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134872802500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134872802500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255641000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071754                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59126.808302                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59126.808302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59126.808302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59126.808302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65515.376730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65515.376730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2286243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7708452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7708452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48724538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48724538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8508551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8508551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60898.136356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60898.136356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       598326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       598326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35720263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35720263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59700.336439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59700.336439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168074.293228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168074.293228                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206155924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206155924000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61596.578060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61596.578060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99152539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99152539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58922.882233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58922.882233                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    395406500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    395406500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75908.331734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75908.331734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    389580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    389580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047895                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047895                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74962.574562                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74962.574562                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198990691000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29746696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2286243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.011170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66300211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66300211                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3142042011000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 579431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   579431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1499.20                       # Real time elapsed on the host
host_tick_rate                              267388578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868683494                       # Number of instructions simulated
sim_ops                                     868683494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.400870                       # Number of seconds simulated
sim_ticks                                400869522500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.201998                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24957382                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             29292015                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              26171                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4534402                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          43612879                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251407                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1448043                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1196636                       # Number of indirect misses.
system.cpu.branchPred.lookups                46964875                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  514993                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        96197                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   779276303                       # Number of instructions committed
system.cpu.committedOps                     779276303                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.028825                       # CPI: cycles per instruction
system.cpu.discardedOps                       8718871                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                134590695                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    138007803                       # DTB hits
system.cpu.dtb.data_misses                      45222                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                106867615                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    107946105                       # DTB read hits
system.cpu.dtb.read_misses                      37168                       # DTB read misses
system.cpu.dtb.write_accesses                27723080                       # DTB write accesses
system.cpu.dtb.write_acv                           36                       # DTB write access violations
system.cpu.dtb.write_hits                    30061698                       # DTB write hits
system.cpu.dtb.write_misses                      8054                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              224052                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          642481049                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         115418410                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32878279                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       210012328                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.971982                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119228881                       # ITB accesses
system.cpu.itb.fetch_acv                         4591                       # ITB acv
system.cpu.itb.fetch_hits                   119212510                       # ITB hits
system.cpu.itb.fetch_misses                     16371                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   796      1.44%      1.44% # number of callpals executed
system.cpu.kern.callpal::tbi                        4      0.01%      1.45% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20214     36.67%     38.13% # number of callpals executed
system.cpu.kern.callpal::rdps                    1283      2.33%     40.45% # number of callpals executed
system.cpu.kern.callpal::rti                     3060      5.55%     46.01% # number of callpals executed
system.cpu.kern.callpal::callsys                  998      1.81%     47.82% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     47.82% # number of callpals executed
system.cpu.kern.callpal::rdunique               28758     52.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  55117                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      94264                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9549     40.32%     40.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     411      1.74%     42.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13725     57.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23685                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9549     48.95%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      411      2.11%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9549     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 19509                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             390670116500     97.56%     97.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               636012500      0.16%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9138763000      2.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         400444892000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.695738                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823686                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3036                      
system.cpu.kern.mode_good::user                  3036                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3856                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3036                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.787344                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.881021                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        35405730500      8.84%      8.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         365039109500     91.16%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      796                       # number of times the context was actually changed
system.cpu.numCycles                        801739045                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            26721392      3.43%      3.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               615656865     79.00%     82.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  89853      0.01%     82.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 89400      0.01%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 25725      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  8575      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::MemRead              106153518     13.62%     96.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              29937833      3.84%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             36846      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            36533      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               519763      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                779276303                       # Class of committed instruction
system.cpu.tickCycles                       591726717                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1954014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3908029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1451727                       # Transaction distribution
system.membus.trans_dist::WriteReq                411                       # Transaction distribution
system.membus.trans_dist::WriteResp               411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       790914                       # Transaction distribution
system.membus.trans_dist::WritebackClean       648811                       # Transaction distribution
system.membus.trans_dist::CleanEvict           514289                       # Transaction distribution
system.membus.trans_dist::ReadExReq            502287                       # Transaction distribution
system.membus.trans_dist::ReadExResp           502287                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         648811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        802917                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1946433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1946433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3915609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3916433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5862866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     83047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     83047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    134151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    134154776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               217202584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1954426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005400                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1954369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      57      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1954426                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1027500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10079628500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6951616250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3433447999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       41523904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       83532992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          125056896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     41523904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41523904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50618496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50618496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          648811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1305203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1954014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       790914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             790914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         103584587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         208379503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             311964091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    103584587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103584587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      126271750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126271750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      126271750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        103584587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        208379503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            438235840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    569126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1274800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000801614500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        85583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        85583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5129730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1338567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1954014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1439705                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1954014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1439705                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16848                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            140454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             89381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            148098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             96029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            127485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            90616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             86057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            125516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            111434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            105660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            83893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            83008                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21368084500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9219630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55941697000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11588.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30338.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1388921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1080071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1954014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1439705                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1735847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  85790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  86678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  87249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  86330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  86446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  86366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  86753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  86129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  86055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  85902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  85616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  85598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  85584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       797806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.063509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.308641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.098966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       289393     36.27%     36.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       223449     28.01%     64.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       100895     12.65%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50805      6.37%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31458      3.94%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21290      2.67%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22725      2.85%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14530      1.82%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43261      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       797806                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        85583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.545225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.683764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.124540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          11173     13.06%     13.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         66255     77.42%     90.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4728      5.52%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1675      1.96%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           838      0.98%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           416      0.49%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          203      0.24%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          122      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           91      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           30      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           16      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           14      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         85583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        85583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.625521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.597464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            59655     69.70%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1443      1.69%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22154     25.89%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1668      1.95%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              553      0.65%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               99      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         85583                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118011264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7045632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91063168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               125056896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92141120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    311.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  400869351000                       # Total gap between requests
system.mem_ctrls.avgGap                     118120.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     36424064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     81587200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91063168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 90862642.220449671149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 203525574.833392322063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227164109.239559352398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       648811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1305203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1439705                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  18226213500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37715483500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9588232731500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28091.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28896.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6659859.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2894356080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1538409510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6404165880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3454502040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31644740400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     137341954860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38277513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       221555642370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.687670                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98225507500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13386100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 289257915000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2801907360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1489264260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6761465760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3972837600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31644740400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     136577243430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38921481120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       222168939930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.217588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99912119250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13386100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 287571303250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 411                       # Transaction distribution
system.iobus.trans_dist::WriteResp                411                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1027500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              411000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    400869522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    120813542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        120813542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    120813542                       # number of overall hits
system.cpu.icache.overall_hits::total       120813542                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       648810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         648810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       648810                       # number of overall misses
system.cpu.icache.overall_misses::total        648810                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  39400377500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39400377500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  39400377500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39400377500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    121462352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    121462352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    121462352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    121462352                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60727.142769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60727.142769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60727.142769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60727.142769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       648811                       # number of writebacks
system.cpu.icache.writebacks::total            648811                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       648810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       648810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       648810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       648810                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  38751566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  38751566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  38751566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  38751566500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005342                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005342                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005342                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005342                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59727.141228                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59727.141228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59727.141228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59727.141228                       # average overall mshr miss latency
system.cpu.icache.replacements                 648811                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    120813542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       120813542                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       648810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        648810                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  39400377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39400377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    121462352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    121462352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60727.142769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60727.142769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       648810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       648810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  38751566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  38751566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005342                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59727.141228                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59727.141228                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121708510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            649323                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            187.439087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243573515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243573515                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    134870193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        134870193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    134870193                       # number of overall hits
system.cpu.dcache.overall_hits::total       134870193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1910464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1910464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1910464                       # number of overall misses
system.cpu.dcache.overall_misses::total       1910464                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 117208808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117208808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 117208808000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117208808000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    136780657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136780657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    136780657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136780657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013967                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013967                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013967                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013967                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61350.963954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61350.963954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61350.963954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61350.963954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       790914                       # number of writebacks
system.cpu.dcache.writebacks::total            790914                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       611387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       611387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       611387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       611387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1299077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1299077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          411                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  78308577500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78308577500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  78308577500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78308577500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60280.166226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60280.166226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60280.166226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60280.166226                       # average overall mshr miss latency
system.cpu.dcache.replacements                1305203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    105988654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       105988654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       924215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        924215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  57870788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57870788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106912869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106912869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62616.153168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62616.153168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       127417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       127417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       796798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       796798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  49139077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49139077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61670.683159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61670.683159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     28881539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28881539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       986249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       986249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  59338020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59338020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29867788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29867788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60165.353780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60165.353780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       483970                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       483970                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       502279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       502279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          411                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29169500500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29169500500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58074.298348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58074.298348                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        87763                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        87763                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         6127                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6127                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    428673000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    428673000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        93890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        93890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.065257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69964.582993                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69964.582993                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         6127                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6127                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    422546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    422546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.065257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68964.582993                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68964.582993                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        93789                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        93789                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        93789                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        93789                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 400869522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           136782786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1306227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.715938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         275241875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        275241875                       # Number of data accesses

---------- End Simulation Statistics   ----------
