<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-746-g55eeea7
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.3.0-746-g55eeea7&In-Reply-To=%3CE1NFv8t-0004SX-7a%40sfp-scmshell-2.v30.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001900.html">
   <LINK REL="Next"  HREF="001902.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-746-g55eeea7</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.3.0-746-g55eeea7&In-Reply-To=%3CE1NFv8t-0004SX-7a%40sfp-scmshell-2.v30.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-746-g55eeea7">dbrownell at users.sourceforge.net
       </A><BR>
    <I>Wed Dec  2 20:45:32 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001900.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-744-gd84fead
</A></li>
        <LI>Next message: <A HREF="001902.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-753-g62fbb0f
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1901">[ date ]</a>
              <a href="thread.html#1901">[ thread ]</a>
              <a href="subject.html#1901">[ subject ]</a>
              <a href="author.html#1901">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  55eeea7fceb67f29c9a43eeb7993c70214157343 (commit)
       via  03c103d56a3937069a4a6abd02cffabe2f3a6641 (commit)
      from  d84fead487b120774e18c03664a0a361616429fc (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 55eeea7fceb67f29c9a43eeb7993c70214157343
Author: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;
Date:   Wed Dec 2 11:31:32 2009 -0800

    ARMv7a/Cortex-A8: report watchpoint trigger insn
    
    Save and display the address of the instruction which triggered the
    watchpoint.  Because of pipelining, that's well behind the PC value
    when debug entry completes.  (Example in a subroutine that had been
    returned from...)
    
    Remove unused A8 stuff, mostly watchpoint hooks from the header.
    
    Signed-off-by: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;

diff --git a/src/target/arm_dpm.c b/src/target/arm_dpm.c
index f94fcc4..7c09e06 100644
--- a/src/target/arm_dpm.c
+++ b/src/target/arm_dpm.c
@@ -736,6 +736,23 @@ static int dpm_remove_watchpoint(struct target *target, struct watchpoint *wp)
 	return retval;
 }
 
+void arm_dpm_report_wfar(struct arm_dpm *dpm, uint32_t addr)
+{
+	switch (dpm-&gt;arm-&gt;core_state) {
+	case ARMV4_5_STATE_ARM:
+		addr -= 8;
+		break;
+	case ARMV4_5_STATE_THUMB:
+	case ARM_STATE_THUMB_EE:
+		addr -= 4;
+		break;
+	case ARMV4_5_STATE_JAZELLE:
+		/* ?? */
+		break;
+	}
+	dpm-&gt;wp_pc = addr;
+}
+
 /*----------------------------------------------------------------------*/
 
 /*
diff --git a/src/target/arm_dpm.h b/src/target/arm_dpm.h
index 5d665a8..191f465 100644
--- a/src/target/arm_dpm.h
+++ b/src/target/arm_dpm.h
@@ -122,6 +122,9 @@ struct arm_dpm {
 	struct dpm_bp *dbp;
 	struct dpm_wp *dwp;
 
+	/** Address of the instruction which triggered a watchpoint. */
+	uint32_t wp_pc;
+
 	// FIXME -- read/write DCSR methods and symbols
 };
 
@@ -131,4 +134,6 @@ int arm_dpm_reinitialize(struct arm_dpm *dpm);
 int arm_dpm_read_current_registers(struct arm_dpm *);
 int arm_dpm_write_dirty_registers(struct arm_dpm *, bool bpwp);
 
+void arm_dpm_report_wfar(struct arm_dpm *, uint32_t wfar);
+
 #endif /* __ARM_DPM_H */
diff --git a/src/target/armv7a.c b/src/target/armv7a.c
index e23208f..06bc748 100644
--- a/src/target/armv7a.c
+++ b/src/target/armv7a.c
@@ -113,6 +113,9 @@ int armv7a_arch_state(struct target *target)
 
 	if (armv4_5-&gt;core_mode == ARMV4_5_MODE_ABT)
 		armv7a_show_fault_registers(target);
+	else if (target-&gt;debug_reason == DBG_REASON_WATCHPOINT)
+		LOG_USER(&quot;Watchpoint triggered at PC %#08x&quot;,
+				(unsigned) armv7a-&gt;dpm.wp_pc);
 
 	return ERROR_OK;
 }
diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index a289d96..5f2de76 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -772,7 +772,7 @@ static int cortex_a8_resume(struct target *target, int current,
 static int cortex_a8_debug_entry(struct target *target)
 {
 	int i;
-	uint32_t regfile[16], pc, cpsr, dscr;
+	uint32_t regfile[16], wfar, cpsr, dscr;
 	int retval = ERROR_OK;
 	struct working_area *regfile_working_area = NULL;
 	struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
@@ -811,9 +811,12 @@ static int cortex_a8_debug_entry(struct target *target)
 		case 2:		/* asynch watchpoint */
 		case 10:	/* precise watchpoint */
 			target-&gt;debug_reason = DBG_REASON_WATCHPOINT;
-			/* REVISIT could collect WFAR later, to see just
-			 * which instruction triggered the watchpoint.
-			 */
+
+			/* save address of faulting instruction */
+			retval = mem_ap_read_atomic_u32(swjdp,
+					armv7a-&gt;debug_base + CPUDBG_WFAR,
+					&amp;wfar);
+			arm_dpm_report_wfar(&amp;armv7a-&gt;dpm, wfar);
 			break;
 		default:
 			target-&gt;debug_reason = DBG_REASON_UNDEFINED;
@@ -841,7 +844,6 @@ static int cortex_a8_debug_entry(struct target *target)
 
 		/* read Current PSR */
 		cortex_a8_dap_read_coreregister_u32(target, &amp;cpsr, 16);
-		pc = regfile[15];
 		dap_ap_select(swjdp, swjdp_debugap);
 		LOG_DEBUG(&quot;cpsr: %8.8&quot; PRIx32, cpsr);
 
@@ -892,10 +894,7 @@ static int cortex_a8_debug_entry(struct target *target)
 	if (armv7a-&gt;post_debug_entry)
 		armv7a-&gt;post_debug_entry(target);
 
-
-
 	return retval;
-
 }
 
 static void cortex_a8_post_debug_entry(struct target *target)
@@ -1527,20 +1526,7 @@ static int cortex_a8_examine_first(struct target *target)
 		cortex_a8-&gt;brp_list[i].BRPn = i;
 	}
 
-	/* Setup Watchpoint Register Pairs */
-	cortex_a8-&gt;wrp_num = ((didr &gt;&gt; 28) &amp; 0x0F) + 1;
-	cortex_a8-&gt;wrp_num_available = cortex_a8-&gt;wrp_num;
-	cortex_a8-&gt;wrp_list = calloc(cortex_a8-&gt;wrp_num, sizeof(struct cortex_a8_wrp));
-	for (i = 0; i &lt; cortex_a8-&gt;wrp_num; i++)
-	{
-		cortex_a8-&gt;wrp_list[i].used = 0;
-		cortex_a8-&gt;wrp_list[i].type = 0;
-		cortex_a8-&gt;wrp_list[i].value = 0;
-		cortex_a8-&gt;wrp_list[i].control = 0;
-		cortex_a8-&gt;wrp_list[i].WRPn = i;
-	}
-	LOG_DEBUG(&quot;Configured %i hw breakpoint pairs and %i hw watchpoint pairs&quot;,
-			cortex_a8-&gt;brp_num , cortex_a8-&gt;wrp_num);
+	LOG_DEBUG(&quot;Configured %i hw breakpoints&quot;, cortex_a8-&gt;brp_num);
 
 	target_set_examined(target);
 	return ERROR_OK;
diff --git a/src/target/cortex_a8.h b/src/target/cortex_a8.h
index 3b2c8b1..87db23e 100644
--- a/src/target/cortex_a8.h
+++ b/src/target/cortex_a8.h
@@ -54,15 +54,6 @@ struct cortex_a8_brp
 	uint8_t BRPn;
 };
 
-struct cortex_a8_wrp
-{
-	int used;
-	int type;
-	uint32_t value;
-	uint32_t control;
-	uint8_t WRPn;
-};
-
 struct cortex_a8_common
 {
 	int common_magic;
@@ -70,29 +61,16 @@ struct cortex_a8_common
 
 	/* Context information */
 	uint32_t cpudbg_dscr;
-	uint32_t nvic_dfsr;  /* Debug Fault Status Register - shows reason for debug halt */
-	uint32_t nvic_icsr;  /* Interrupt Control State Register - shows active and pending IRQ */
 
 	/* Saved cp15 registers */
 	uint32_t cp15_control_reg;
-	uint32_t cp15_aux_control_reg;
 
 	/* Breakpoint register pairs */
 	int brp_num_context;
 	int brp_num;
 	int brp_num_available;
-//	int brp_enabled;
 	struct cortex_a8_brp *brp_list;
 
-	/* Watchpoint register pairs */
-	int wrp_num;
-	int wrp_num_available;
-	struct cortex_a8_wrp *wrp_list;
-
-	/* Interrupts */
-	int intlinesnum;
-	uint32_t *intsetenable;
-
 	/* Use cortex_a8_read_regs_through_mem for fast register reads */
 	int fast_reg_read;
 

commit 03c103d56a3937069a4a6abd02cffabe2f3a6641
Author: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;
Date:   Wed Dec 2 11:31:32 2009 -0800

    ARM: label SP and LR correctly
    
    Except for USR/SYS mode, the labels for the shadowed SP and LR
    registers were reversed.  LR is r14; SP is r13.  Fix.
    
    This would not affect GDB users; GDB references are positional.
    Only folk working directly with OpenOCD register values would
    have noticed this bug.
    
    Signed-off-by: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;

diff --git a/src/target/armv4_5.c b/src/target/armv4_5.c
index d047b1b..9419344 100644
--- a/src/target/armv4_5.c
+++ b/src/target/armv4_5.c
@@ -281,20 +281,20 @@ static const struct {
 	{ .name = &quot;r11_fiq&quot;, .cookie = 11, .mode = ARMV4_5_MODE_FIQ, },
 	{ .name = &quot;r12_fiq&quot;, .cookie = 12, .mode = ARMV4_5_MODE_FIQ, },
 
-	{ .name = &quot;lr_fiq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_FIQ, },
-	{ .name = &quot;sp_fiq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;sp_fiq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_FIQ, },
+	{ .name = &quot;lr_fiq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_FIQ, },
 
-	{ .name = &quot;lr_irq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_IRQ, },
-	{ .name = &quot;sp_irq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_IRQ, },
+	{ .name = &quot;sp_irq&quot;, .cookie = 13, .mode = ARMV4_5_MODE_IRQ, },
+	{ .name = &quot;lr_irq&quot;, .cookie = 14, .mode = ARMV4_5_MODE_IRQ, },
 
-	{ .name = &quot;lr_svc&quot;, .cookie = 13, .mode = ARMV4_5_MODE_SVC, },
-	{ .name = &quot;sp_svc&quot;, .cookie = 14, .mode = ARMV4_5_MODE_SVC, },
+	{ .name = &quot;sp_svc&quot;, .cookie = 13, .mode = ARMV4_5_MODE_SVC, },
+	{ .name = &quot;lr_svc&quot;, .cookie = 14, .mode = ARMV4_5_MODE_SVC, },
 
-	{ .name = &quot;lr_abt&quot;, .cookie = 13, .mode = ARMV4_5_MODE_ABT, },
-	{ .name = &quot;sp_abt&quot;, .cookie = 14, .mode = ARMV4_5_MODE_ABT, },
+	{ .name = &quot;sp_abt&quot;, .cookie = 13, .mode = ARMV4_5_MODE_ABT, },
+	{ .name = &quot;lr_abt&quot;, .cookie = 14, .mode = ARMV4_5_MODE_ABT, },
 
-	{ .name = &quot;lr_und&quot;, .cookie = 13, .mode = ARMV4_5_MODE_UND, },
-	{ .name = &quot;sp_und&quot;, .cookie = 14, .mode = ARMV4_5_MODE_UND, },
+	{ .name = &quot;sp_und&quot;, .cookie = 13, .mode = ARMV4_5_MODE_UND, },
+	{ .name = &quot;lr_und&quot;, .cookie = 14, .mode = ARMV4_5_MODE_UND, },
 
 	{ .name = &quot;cpsr&quot;, .cookie = 16, .mode = ARMV4_5_MODE_ANY, },
 	{ .name = &quot;spsr_fiq&quot;, .cookie = 16, .mode = ARMV4_5_MODE_FIQ, },
@@ -303,8 +303,8 @@ static const struct {
 	{ .name = &quot;spsr_abt&quot;, .cookie = 16, .mode = ARMV4_5_MODE_ABT, },
 	{ .name = &quot;spsr_und&quot;, .cookie = 16, .mode = ARMV4_5_MODE_UND, },
 
-	{ .name = &quot;lr_mon&quot;, .cookie = 13, .mode = ARM_MODE_MON, },
-	{ .name = &quot;sp_mon&quot;, .cookie = 14, .mode = ARM_MODE_MON, },
+	{ .name = &quot;sp_mon&quot;, .cookie = 13, .mode = ARM_MODE_MON, },
+	{ .name = &quot;lr_mon&quot;, .cookie = 14, .mode = ARM_MODE_MON, },
 	{ .name = &quot;spsr_mon&quot;, .cookie = 16, .mode = ARM_MODE_MON, },
 };
 

-----------------------------------------------------------------------

Summary of changes:
 src/target/arm_dpm.c   |   17 +++++++++++++++++
 src/target/arm_dpm.h   |    5 +++++
 src/target/armv4_5.c   |   24 ++++++++++++------------
 src/target/armv7a.c    |    3 +++
 src/target/cortex_a8.c |   30 ++++++++----------------------
 src/target/cortex_a8.h |   22 ----------------------
 6 files changed, 45 insertions(+), 56 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001900.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-744-gd84fead
</A></li>
	<LI>Next message: <A HREF="001902.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-753-g62fbb0f
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1901">[ date ]</a>
              <a href="thread.html#1901">[ thread ]</a>
              <a href="subject.html#1901">[ subject ]</a>
              <a href="author.html#1901">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
