<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

</twCmdLine><twDesign>base_sys_stub_routed.ncd</twDesign><twDesignPath>base_sys_stub_routed.ncd</twDesignPath><twPCF>base_sys_stub.pcf</twPCF><twPcfPath>base_sys_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>153169</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83586</twEndPtCnt><twPathErrCnt>5</twPathErrCnt><twMinPer>5.074</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.074</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.823</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.837</twRouteDel><twTotDel>4.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.073</twTotPathDel><twClkSkew dest = "1.688" src = "1.564">-0.124</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X64Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[29]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y29.ADDRBWRADDRU4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[28]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y29.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>5.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.073</twTotPathDel><twClkSkew dest = "1.688" src = "1.564">-0.124</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X64Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[29]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y29.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[28]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y29.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>5.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "1.396" src = "1.610">0.214</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "1.396" src = "1.610">0.214</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "1.396" src = "1.610">0.214</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.734</twTotPathDel><twClkSkew dest = "1.396" src = "1.610">0.214</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>4.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.721</twTotPathDel><twClkSkew dest = "1.537" src = "1.752">0.215</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.735</twRouteDel><twTotDel>4.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.996</twTotPathDel><twClkSkew dest = "1.559" src = "1.498">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X48Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[27]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y20.DIBDI27</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.803</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[27]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y20.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>4.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.779</twTotPathDel><twClkSkew dest = "1.536" src = "1.685">0.149</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRU13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>4.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.779</twTotPathDel><twClkSkew dest = "1.536" src = "1.685">0.149</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X2Y13.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X2Y13.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.ADDRBWRADDRL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.759</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>4.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.705</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>4.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.705</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.719</twRouteDel><twTotDel>4.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEL0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "1.536" src = "1.752">0.216</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y11.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y8.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y8.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.696</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU9</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[24]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.676</twRouteDel><twTotDel>4.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.056</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.696</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL9</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.676</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[24]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.676</twRouteDel><twTotDel>4.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.855</twTotPathDel><twClkSkew dest = "1.509" src = "1.559">0.050</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X56Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y112.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y114.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>3.433</twRouteDel><twTotDel>4.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.691</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRU7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[26]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>4.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.691</twTotPathDel><twClkSkew dest = "1.397" src = "1.610">0.213</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y7.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y7.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y9.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[26]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y9.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>4.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024</twSrc><twDest BELType="DSP">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005</twDest><twTotPathDel>4.796</twTotPathDel><twClkSkew dest = "1.697" src = "1.803">0.106</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024</twSrc><twDest BELType='DSP'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X102Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/sig0000012a</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y21.B7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.828</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/sig0000012f</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y21.CLK</twSite><twDelType>Tdspdck_B_BREG</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005</twBEL></twPathDel><twLogDel>0.968</twLogDel><twRouteDel>3.828</twRouteDel><twTotDel>4.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X3Y11.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X3Y11.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X3Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X3Y29.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X2Y13.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X2Y13.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X3Y7.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X3Y7.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X5Y27.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X5Y27.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X5Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X5Y29.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X5Y28.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X5Y28.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X4Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X4Y29.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X2Y9.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X2Y9.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y8.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y8.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X4Y26.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X4Y26.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X4Y27.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X4Y27.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y22.CLKARDCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y22.CLKARDCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y22.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y22.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y5.CLKARDCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y5.CLKARDCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>203241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20819</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.921</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11</twDest><twTotPathDel>9.548</twTotPathDel><twClkSkew dest = "1.387" src = "1.725">0.338</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/s_ready_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/areset_d[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y120.CX</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y120.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv222</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[2].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.236</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/blk00000001/blk00000053/sig000002c3</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;1&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;1&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MULADD_Result[19]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>7.921</twRouteDel><twTotDel>9.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.847</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR19</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>6.456</twRouteDel><twTotDel>9.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.823</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR23</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.239</twLogDel><twRouteDel>6.584</twRouteDel><twTotDel>9.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.786</twTotPathDel><twClkSkew dest = "1.554" src = "1.585">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR26</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>6.590</twRouteDel><twTotDel>9.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.781</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR28</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y104.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_3</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[35]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N179</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>2.827</twLogDel><twRouteDel>6.954</twRouteDel><twTotDel>9.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.772</twTotPathDel><twClkSkew dest = "1.554" src = "1.585">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR26</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y96.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.228</twLogDel><twRouteDel>6.544</twRouteDel><twTotDel>9.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.754</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR15</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>6.363</twRouteDel><twTotDel>9.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.740</twTotPathDel><twClkSkew dest = "1.554" src = "1.585">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR26</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>6.544</twRouteDel><twTotDel>9.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.735</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR30</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.242</twLogDel><twRouteDel>6.493</twRouteDel><twTotDel>9.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.208</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.726</twTotPathDel><twClkSkew dest = "1.554" src = "1.585">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR26</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y96.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N195</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.228</twLogDel><twRouteDel>6.498</twRouteDel><twTotDel>9.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.723</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR26</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.236</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>9.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR17</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>6.330</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.715</twTotPathDel><twClkSkew dest = "1.554" src = "1.585">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR14</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y108.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y113.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.353</twLogDel><twRouteDel>6.362</twRouteDel><twTotDel>9.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2</twDest><twTotPathDel>9.707</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR16</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y102.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y102.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y110.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/blk00000001/sig00000177</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N198</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[25]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2</twBEL></twPathDel><twLogDel>3.091</twLogDel><twRouteDel>6.616</twRouteDel><twTotDel>9.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twTotPathDel>9.642</twTotPathDel><twClkSkew dest = "1.495" src = "1.585">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID2</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.977</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y115.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[61]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[61]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1405_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y116.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1405_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y116.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twBEL></twPathDel><twLogDel>2.242</twLogDel><twRouteDel>7.400</twRouteDel><twTotDel>9.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.702</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR19</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.391</twLogDel><twRouteDel>6.311</twRouteDel><twTotDel>9.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twTotPathDel>9.656</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID4</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.545</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y112.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y112.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>9.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twTotPathDel>9.656</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID4</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.545</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y112.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y112.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>9.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twTotPathDel>9.656</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID4</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.545</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y112.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y112.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.502</twRouteDel><twTotDel>9.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.700</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR26</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N182</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.242</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>9.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.245</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1</twDest><twTotPathDel>9.688</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR16</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y102.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y102.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y110.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/blk00000001/sig00000177</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N198</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[25]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1</twBEL></twPathDel><twLogDel>3.091</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>9.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5</twDest><twTotPathDel>9.392</twTotPathDel><twClkSkew dest = "1.561" src = "1.886">0.325</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X65Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.435</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y94.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.425</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RDATA[39]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>8.249</twRouteDel><twTotDel>9.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.258</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.678</twTotPathDel><twClkSkew dest = "1.556" src = "1.585">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR23</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.239</twLogDel><twRouteDel>6.439</twRouteDel><twTotDel>9.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X3Y11.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X3Y11.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X3Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X3Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X2Y13.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X2Y13.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X3Y7.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X3Y7.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X5Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X5Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X5Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X5Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X5Y28.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X5Y28.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X4Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X4Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X2Y9.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X2Y9.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y8.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y8.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X4Y26.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X4Y26.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK" locationPin="SLICE_X26Y68.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.984</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.076</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.980</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.118</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.038</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.037</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_Clk_To_LowClk_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.499</twTotDel><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twDel>1.122</twDel><twSUTime>0.031</twSUTime><twTotPathDel>1.153</twTotPathDel><twClkSkew dest = "2.857" src = "3.168">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twBEL></twPathDel><twLogDel>0.487</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>1.153</twTotDel><twDestClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_LowClk_To_Clk_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.926</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.546</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.593</twTotPathDel><twClkSkew dest = "2.874" src = "3.172">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.904</twRouteDel><twTotDel>3.593</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.800</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.406</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.453</twTotPathDel><twClkSkew dest = "2.874" src = "3.186">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.826</twRouteDel><twTotDel>3.453</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.752</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.372</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.419</twTotPathDel><twClkSkew dest = "2.874" src = "3.172">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.730</twRouteDel><twTotDel>3.419</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.634</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.250</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.297</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>2.372</twRouteDel><twTotDel>3.297</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.568</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.184</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.231</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y114.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.308</twRouteDel><twTotDel>3.231</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.522</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.128</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.175</twTotPathDel><twClkSkew dest = "2.874" src = "3.186">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.288</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.899</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.946</twTotPathDel><twClkSkew dest = "2.874" src = "3.181">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.319</twRouteDel><twTotDel>2.946</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.287</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.898</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.945</twTotPathDel><twClkSkew dest = "2.874" src = "3.181">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.318</twRouteDel><twTotDel>2.945</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.153</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.759</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.806</twTotPathDel><twClkSkew dest = "2.874" src = "3.186">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.136</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.747</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.794</twTotPathDel><twClkSkew dest = "2.874" src = "3.181">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.167</twRouteDel><twTotDel>2.794</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.126</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.732</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.779</twTotPathDel><twClkSkew dest = "2.874" src = "3.186">0.312</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X31Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>2.779</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.943</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.559</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.606</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>2.606</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.938</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.554</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.974</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.833</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.443</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.490</twTotPathDel><twClkSkew dest = "2.874" src = "3.182">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.801</twRouteDel><twTotDel>2.490</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.792</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.408</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.455</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.766</twRouteDel><twTotDel>2.455</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.788</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.399</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.446</twTotPathDel><twClkSkew dest = "2.874" src = "3.181">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.819</twRouteDel><twTotDel>2.446</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.781</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.397</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.444</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.817</twRouteDel><twTotDel>2.444</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.761</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.381</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.428</twTotPathDel><twClkSkew dest = "2.874" src = "3.172">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>2.428</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.757</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.373</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.420</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.420</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.702</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.318</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.365</twTotPathDel><twClkSkew dest = "2.874" src = "3.176">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.738</twRouteDel><twTotDel>2.365</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.670</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.280</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.327</twTotPathDel><twClkSkew dest = "2.874" src = "3.182">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.638</twRouteDel><twTotDel>2.327</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.608</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.218</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.265</twTotPathDel><twClkSkew dest = "2.874" src = "3.182">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.576</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.592</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.216</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.263</twTotPathDel><twClkSkew dest = "2.874" src = "3.168">0.294</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.636</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.412</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.032</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.079</twTotPathDel><twClkSkew dest = "2.874" src = "3.172">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>2.079</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.380</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.004</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.051</twTotPathDel><twClkSkew dest = "2.874" src = "3.168">0.294</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.424</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.307</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.931</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.978</twTotPathDel><twClkSkew dest = "2.874" src = "3.168">0.294</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.351</twRouteDel><twTotDel>1.978</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.278</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.888</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.935</twTotPathDel><twClkSkew dest = "2.874" src = "3.182">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.247</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.862</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.909</twTotPathDel><twClkSkew dest = "2.874" src = "3.177">0.303</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>1.909</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.154</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.778</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.825</twTotPathDel><twClkSkew dest = "2.874" src = "3.168">0.294</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.198</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.090</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.705</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.752</twTotPathDel><twClkSkew dest = "2.874" src = "3.177">0.303</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y112.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.125</twRouteDel><twTotDel>1.752</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="264">1</twUnmetConstCnt><twDataSheet anchorID="265" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>3</twErrCnt><twScore>200</twScore><twSetupScore>200</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>356447</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>102093</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>9.921</twMinPer><twFootnote number="1" /><twMaxFreq>100.796</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Aug 04 16:39:27 2014 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1118 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
