Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:34
gem5 executing on mnemosyne09.ecn.purdue.edu, pid 6772
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc8c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc94710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc9e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbca6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc31710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc39710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc42710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc4b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc54710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc5e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc66710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbf0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbf8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc02710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc0a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc14710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc1d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbc26710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbaf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbb7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbc1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbc9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbd4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbdc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbbe6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb6f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb78710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb81710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb8b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb94710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb9c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbba6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb2e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb37710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb40710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb49710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb53710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb5c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb65710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbaee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbaf8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb00710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb09710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb12710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb1b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbb24710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbaae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbab7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbac0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbac8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbad3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbadb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbae5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba6e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba77710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba80710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba89710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba92710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba9a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbaa4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcbaac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba36710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdfcba3e710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba47400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba47e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba528d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba5a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba5ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba63828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba6c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba6ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9f5780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9fd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9fdc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba066d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba0f160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba0fba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba18630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba220b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba22b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba2b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcba2bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9b4a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9bc4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9bcf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9c59b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9ce438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9cee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9d8908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9e0390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9e0dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9ea860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9732e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb973d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb97c7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb985240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb985c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb98e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb997198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb997be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb99f668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9a80f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9a8b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9325c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb93c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb93ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb945518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb945f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb94d9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb956470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb956eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb95f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9683c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb968e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8f1898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8f9320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8f9d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb9037f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb90c278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb90ccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb915748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcc9ca0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcc9caba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb924630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8ae0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8aeb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdfcb8b6588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8b6eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8be128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8be358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8be588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8be7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8be9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8bec18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8bee48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cb0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cb2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cb518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cb748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cb978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cbba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8cbdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdfcb8d6048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fdfcb87df28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fdfcb886588>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40104126992000 because a thread reached the max instruction count
