

================================================================
== Vitis HLS Report for 'rxAppMemDataRead_512_s'
================================================================
* Date:           Tue Jul 19 06:13:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataRsp_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataRsp_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxBufferReadCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxDataRsp_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln318 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:318]   --->   Operation 13 'specpipeline' 'specpipeline_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ramdr_fsmState_V_load = load i1 %ramdr_fsmState_V"   --->   Operation 14 'load' 'ramdr_fsmState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %ramdr_fsmState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:327]   --->   Operation 15 'br' 'br_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %rxBufferReadCmd, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!ramdr_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %tmp_i, void %rxAppMemDataRead<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:330]   --->   Operation 17 'br' 'br_ln330' <Predicate = (!ramdr_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%p_01 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %rxBufferReadCmd" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'p_01' <Predicate = (!ramdr_fsmState_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln333 = store i1 1, i1 %ramdr_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:333]   --->   Operation 19 'store' 'store_ln333' <Predicate = (!ramdr_fsmState_V_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln334 = br void %rxAppMemDataRead<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:334]   --->   Operation 20 'br' 'br_ln334' <Predicate = (!ramdr_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_265 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxBufferReadData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_i_265' <Predicate = (ramdr_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %tmp_i_265, void %rxAppMemDataRead<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:337]   --->   Operation 22 'br' 'br_ln337' <Predicate = (ramdr_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%rxBufferReadData_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxBufferReadData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'rxBufferReadData_internal_read' <Predicate = (ramdr_fsmState_V_load & tmp_i_265)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxBufferReadData_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'bitselect' 'tmp_last_V' <Predicate = (ramdr_fsmState_V_load & tmp_i_265)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %tmp_last_V, void %rxAppMemDataRead<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:341]   --->   Operation 25 'br' 'br_ln341' <Predicate = (ramdr_fsmState_V_load & tmp_i_265)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln343 = store i1 0, i1 %ramdr_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:343]   --->   Operation 26 'store' 'store_ln343' <Predicate = (ramdr_fsmState_V_load & tmp_i_265 & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln344 = br void %rxAppMemDataRead<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/toe.cpp:344]   --->   Operation 27 'br' 'br_ln344' <Predicate = (ramdr_fsmState_V_load & tmp_i_265 & tmp_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 28 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxDataRsp_internal, i1024 %rxBufferReadData_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = (ramdr_fsmState_V_load & tmp_i_265)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ramdr_fsmState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxBufferReadCmd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxBufferReadData_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxDataRsp_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specinterface_ln0              (specinterface) [ 000]
specpipeline_ln318             (specpipeline ) [ 000]
ramdr_fsmState_V_load          (load         ) [ 011]
br_ln327                       (br           ) [ 000]
tmp_i                          (nbreadreq    ) [ 010]
br_ln330                       (br           ) [ 000]
p_01                           (read         ) [ 000]
store_ln333                    (store        ) [ 000]
br_ln334                       (br           ) [ 000]
tmp_i_265                      (nbreadreq    ) [ 011]
br_ln337                       (br           ) [ 000]
rxBufferReadData_internal_read (read         ) [ 011]
tmp_last_V                     (bitselect    ) [ 010]
br_ln341                       (br           ) [ 000]
store_ln343                    (store        ) [ 000]
br_ln344                       (br           ) [ 000]
write_ln174                    (write        ) [ 000]
ret_ln0                        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ramdr_fsmState_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ramdr_fsmState_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxBufferReadCmd">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxBufferReadCmd"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxBufferReadData_internal">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxBufferReadData_internal"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxDataRsp_internal">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxDataRsp_internal"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_i_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_01_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_01/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_i_265_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1024" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_265/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rxBufferReadData_internal_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1024" slack="0"/>
<pin id="62" dir="0" index="1" bw="1024" slack="0"/>
<pin id="63" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxBufferReadData_internal_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="1024" slack="0"/>
<pin id="69" dir="0" index="2" bw="1024" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="ramdr_fsmState_V_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ramdr_fsmState_V_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln333_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_last_V_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1024" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln343_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln343/1 "/>
</bind>
</comp>

<comp id="97" class="1005" name="ramdr_fsmState_V_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ramdr_fsmState_V_load "/>
</bind>
</comp>

<comp id="104" class="1005" name="tmp_i_265_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_265 "/>
</bind>
</comp>

<comp id="108" class="1005" name="rxBufferReadData_internal_read_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1024" slack="1"/>
<pin id="110" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="rxBufferReadData_internal_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="60" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="73" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="52" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="60" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ramdr_fsmState_V | {1 }
	Port: rxDataRsp_internal | {2 }
 - Input state : 
	Port: rxAppMemDataRead<512> : ramdr_fsmState_V | {1 }
	Port: rxAppMemDataRead<512> : rxBufferReadCmd | {1 }
	Port: rxAppMemDataRead<512> : rxBufferReadData_internal | {1 }
  - Chain level:
	State 1
		br_ln327 : 1
		br_ln341 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|
| Operation|              Functional Unit              |
|----------|-------------------------------------------|
| nbreadreq|           tmp_i_nbreadreq_fu_38           |
|          |         tmp_i_265_nbreadreq_fu_52         |
|----------|-------------------------------------------|
|   read   |              p_01_read_fu_46              |
|          | rxBufferReadData_internal_read_read_fu_60 |
|----------|-------------------------------------------|
|   write  |          write_ln174_write_fu_66          |
|----------|-------------------------------------------|
| bitselect|              tmp_last_V_fu_83             |
|----------|-------------------------------------------|
|   Total  |                                           |
|----------|-------------------------------------------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|     ramdr_fsmState_V_load_reg_97     |    1   |
|rxBufferReadData_internal_read_reg_108|  1024  |
|           tmp_i_265_reg_104          |    1   |
+--------------------------------------+--------+
|                 Total                |  1026  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  1026  |
+-----------+--------+
|   Total   |  1026  |
+-----------+--------+
