#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 24 22:59:59 2024
# Process ID: 6132
# Current directory: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1
# Command line: vivado.exe -log design_1_myNewOLEDrgb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myNewOLEDrgb_0_0.tcl
# Log file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1/design_1_myNewOLEDrgb_0_0.vds
# Journal file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myNewOLEDrgb_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_myNewOLEDrgb_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 759.023 ; gain = 177.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myNewOLEDrgb_0_0' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_myNewOLEDrgb_0_0/synth/design_1_myNewOLEDrgb_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myNewOLEDrgb_v1_0' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myNewOLEDrgb_v1_0_S00_AXI' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:265]
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:438]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:254]
INFO: [Synth 8-6155] done synthesizing module 'myNewOLEDrgb_v1_0_S00_AXI' (1#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'OLEDrgb_driver' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/OLEDrgb_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'wait_counter' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/wait_counter.v:22]
	Parameter THRESHOLD bound to: 50 - type: integer 
	Parameter MODE bound to: 1 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wait_counter' (2#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/wait_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'cmd_processor' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/cmd_processor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cmd_processor' (3#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/cmd_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmd_buffer' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/cmd_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cmd_buffer' (4#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/cmd_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/control.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_SET bound to: 3'b001 
	Parameter TX bound to: 3'b010 
	Parameter NEXT_BYTE bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control' (5#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OLEDrgb_driver' (6#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/OLEDrgb_driver.v:23]
WARNING: [Synth 8-3848] Net NC in module/entity myNewOLEDrgb_v1_0 does not have driver. [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'myNewOLEDrgb_v1_0' (7#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/5893/hdl/myNewOLEDrgb_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myNewOLEDrgb_0_0' (8#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_myNewOLEDrgb_0_0/synth/design_1_myNewOLEDrgb_0_0.v:57]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myNewOLEDrgb_v1_0 has unconnected port NC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 826.273 ; gain = 245.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 826.273 ; gain = 245.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 826.273 ; gain = 245.125
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 937.477 ; gain = 2.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 CMD_SET |                            00010 |                              001
                      TX |                            00100 |                              010
               NEXT_BYTE |                            01000 |                              011
                    DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myNewOLEDrgb_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module wait_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cmd_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cmd_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module OLEDrgb_driver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port NC
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myNewOLEDrgb_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myNewOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 937.477 ; gain = 356.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 940.961 ; gain = 359.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     7|
|4     |LUT3   |    11|
|5     |LUT4   |    18|
|6     |LUT5   |   108|
|7     |LUT6   |    72|
|8     |MUXF7  |    48|
|9     |FDCE   |     4|
|10    |FDPE   |     1|
|11    |FDRE   |   444|
|12    |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   728|
|2     |  inst                             |myNewOLEDrgb_v1_0         |   727|
|3     |    OLEDrgb_driver_i               |OLEDrgb_driver            |   318|
|4     |      SCLK_GEN                     |wait_counter              |    82|
|5     |      cmd_buffer_i                 |cmd_buffer                |   192|
|6     |      cmd_processor_i              |cmd_processor             |    25|
|7     |      control_i                    |control                   |    17|
|8     |    myNewOLEDrgb_v1_0_S00_AXI_inst |myNewOLEDrgb_v1_0_S00_AXI |   409|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 946.109 ; gain = 253.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 946.109 ; gain = 364.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.012 ; gain = 650.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1/design_1_myNewOLEDrgb_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myNewOLEDrgb_0_0, cache-ID = ae1c661176964ad9
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myNewOLEDrgb_0_0_synth_1/design_1_myNewOLEDrgb_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myNewOLEDrgb_0_0_utilization_synth.rpt -pb design_1_myNewOLEDrgb_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 23:00:21 2024...
