//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Thu Jun 30 15:03:41 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sp/single_port_bram.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  sys_clock,
  LCD_CLOCK_d
)
;
input CLOCK_IN_d;
output sys_clock;
output LCD_CLOCK_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(sys_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=4;
defparam rpll_inst.FBDIV_SEL=38;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=6;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  frame_bram_din,
  sys_clock,
  LCD_CLOCK_d,
  frame_bram_wren,
  bram_rd_clk_en,
  frame_bram_addr,
  bram_rd_addr,
  bram_qout
)
;
input frame_bram_din;
input sys_clock;
input LCD_CLOCK_d;
input frame_bram_wren;
input bram_rd_clk_en;
input [14:0] frame_bram_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(bram_rd_addr[14]),
    .CLK(LCD_CLOCK_d),
    .CE(bram_rd_clk_en) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,frame_bram_din}),
    .BLKSELA({GND,GND,frame_bram_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(frame_bram_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(frame_bram_wren),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="ASYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,frame_bram_din}),
    .BLKSELA({GND,GND,frame_bram_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(frame_bram_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(frame_bram_wren),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="ASYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  frame_bram_wren,
  frame_bram_din,
  sys_clock,
  frame_bram_addr,
  LCD_DEN_d,
  sig_hsync_5,
  sig_vsync_5,
  bram_qout
)
;
input LCD_CLOCK_d;
input frame_bram_wren;
input frame_bram_din;
input sys_clock;
input [14:0] frame_bram_addr;
output LCD_DEN_d;
output sig_hsync_5;
output sig_vsync_5;
output [0:0] bram_qout;
wire n288_4;
wire bram_rd_clk_en;
wire n68_5;
wire n65_5;
wire n64_5;
wire n62_5;
wire n288_5;
wire n288_6;
wire n288_7;
wire LCD_DEN_d_5;
wire LCD_DEN_d_6;
wire LCD_DEN_d_7;
wire LCD_DEN_d_8;
wire x_Pixel_3_9;
wire n69_6;
wire n67_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire bram_rd_addr_1_6;
wire sig_hsync_6;
wire sig_vsync_6;
wire sig_vsync_7;
wire n288_8;
wire n288_9;
wire LCD_DEN_d_9;
wire LCD_DEN_d_10;
wire sig_hsync_8;
wire n69_8;
wire sig_hsync_10;
wire n66_8;
wire n63_8;
wire n67_8;
wire n70_7;
wire n71_7;
wire n117_21;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_0_COUT;
wire n180_1;
wire n180_2;
wire n179_1;
wire n179_2;
wire n178_1;
wire n178_2;
wire n177_1;
wire n177_2;
wire n176_1;
wire n176_2;
wire n175_1;
wire n175_2;
wire n174_1;
wire n174_2;
wire n173_1;
wire n173_2;
wire n172_1;
wire n172_2;
wire n171_1;
wire n171_2;
wire n170_1;
wire n170_2;
wire y_Pixel_6_4;
wire mult_1032_DOUT_1_1;
wire mult_1032_DOUT_1_2;
wire mult_1032_DOUT_2_1;
wire mult_1032_DOUT_2_2;
wire mult_1032_DOUT_3_1;
wire mult_1032_DOUT_3_2;
wire mult_1032_DOUT_4_1;
wire mult_1032_DOUT_4_2;
wire mult_1032_DOUT_5_1;
wire mult_1032_DOUT_5_2;
wire mult_1032_DOUT_6_1;
wire mult_1032_DOUT_6_2;
wire mult_1032_DOUT_7_1;
wire mult_1032_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1033_DOUT_8_3;
wire n39_6;
wire [8:3] x_Pixel;
wire [14:0] bram_rd_addr;
wire [10:0] x_Count;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire VCC;
wire GND;
  LUT4 n288_s0 (
    .F(n288_4),
    .I0(n288_5),
    .I1(y_Count[0]),
    .I2(n288_6),
    .I3(n288_7) 
);
defparam n288_s0.INIT=16'hFF80;
  LUT4 LCD_DEN_d_s (
    .F(LCD_DEN_d),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_8) 
);
defparam LCD_DEN_d_s.INIT=16'h0B00;
  LUT2 bram_rd_clk_en_s1 (
    .F(bram_rd_clk_en),
    .I0(frame_bram_wren),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_clk_en_s1.INIT=4'h4;
  LUT2 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9) 
);
defparam x_Pixel_3_s3.INIT=4'h6;
  LUT4 n68_s1 (
    .F(n68_5),
    .I0(y_Pixel[3]),
    .I1(n69_6),
    .I2(y_Pixel[4]),
    .I3(n288_7) 
);
defparam n68_s1.INIT=16'h7800;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(y_Count[6]),
    .I3(n288_7) 
);
defparam n65_s1.INIT=16'h7800;
  LUT4 n64_s1 (
    .F(n64_5),
    .I0(n64_6),
    .I1(n66_6),
    .I2(y_Count[7]),
    .I3(n288_7) 
);
defparam n64_s1.INIT=16'h7800;
  LUT4 n62_s1 (
    .F(n62_5),
    .I0(n62_6),
    .I1(n66_6),
    .I2(y_Count[9]),
    .I3(n288_7) 
);
defparam n62_s1.INIT=16'h7800;
  LUT3 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(LCD_DEN_d) 
);
defparam bram_rd_addr_0_s1.INIT=8'h60;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(x_Count[3]),
    .I1(bram_rd_addr_1_6),
    .I2(x_Count[4]),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_2_s1.INIT=16'h1E00;
  LUT2 bram_rd_addr_3_s1 (
    .F(bram_rd_addr[3]),
    .I0(n180_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_3_s1.INIT=4'h8;
  LUT2 bram_rd_addr_4_s1 (
    .F(bram_rd_addr[4]),
    .I0(n179_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_4_s1.INIT=4'h8;
  LUT2 bram_rd_addr_5_s1 (
    .F(bram_rd_addr[5]),
    .I0(n178_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_5_s1.INIT=4'h8;
  LUT2 bram_rd_addr_6_s1 (
    .F(bram_rd_addr[6]),
    .I0(n177_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_6_s1.INIT=4'h8;
  LUT2 bram_rd_addr_7_s1 (
    .F(bram_rd_addr[7]),
    .I0(n176_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_7_s1.INIT=4'h8;
  LUT2 bram_rd_addr_8_s1 (
    .F(bram_rd_addr[8]),
    .I0(n175_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_8_s1.INIT=4'h8;
  LUT2 bram_rd_addr_9_s1 (
    .F(bram_rd_addr[9]),
    .I0(n174_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_9_s1.INIT=4'h8;
  LUT2 bram_rd_addr_10_s1 (
    .F(bram_rd_addr[10]),
    .I0(n173_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_10_s1.INIT=4'h8;
  LUT2 bram_rd_addr_11_s1 (
    .F(bram_rd_addr[11]),
    .I0(n172_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_11_s1.INIT=4'h8;
  LUT2 bram_rd_addr_12_s1 (
    .F(bram_rd_addr[12]),
    .I0(n171_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_12_s1.INIT=4'h8;
  LUT2 bram_rd_addr_13_s1 (
    .F(bram_rd_addr[13]),
    .I0(n170_1),
    .I1(LCD_DEN_d) 
);
defparam bram_rd_addr_13_s1.INIT=4'h8;
  LUT4 sig_hsync_s2 (
    .F(sig_hsync_5),
    .I0(sig_hsync_6),
    .I1(sig_hsync_10),
    .I2(LCD_DEN_d_7),
    .I3(x_Count[10]) 
);
defparam sig_hsync_s2.INIT=16'hFFF8;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_6),
    .I1(sig_vsync_7),
    .I2(n288_5),
    .I3(y_Count[9]) 
);
defparam sig_vsync_s2.INIT=16'hCFA0;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT2 n288_s1 (
    .F(n288_5),
    .I0(y_Pixel[5]),
    .I1(n288_8) 
);
defparam n288_s1.INIT=4'h4;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]),
    .I3(y_Count[9]) 
);
defparam n288_s2.INIT=16'h4000;
  LUT2 n288_s3 (
    .F(n288_7),
    .I0(sig_hsync_10),
    .I1(n288_9) 
);
defparam n288_s3.INIT=4'h8;
  LUT4 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_5),
    .I0(x_Count[5]),
    .I1(x_Pixel_3_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam LCD_DEN_d_s0.INIT=16'hF800;
  LUT2 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_6),
    .I0(x_Count[8]),
    .I1(x_Count[9]) 
);
defparam LCD_DEN_d_s1.INIT=4'h1;
  LUT4 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_10) 
);
defparam LCD_DEN_d_s2.INIT=16'hF400;
  LUT3 LCD_DEN_d_s3 (
    .F(LCD_DEN_d_8),
    .I0(x_Count[10]),
    .I1(y_Count[9]),
    .I2(n62_6) 
);
defparam LCD_DEN_d_s3.INIT=8'h01;
  LUT4 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]),
    .I3(x_Count[4]) 
);
defparam x_Pixel_3_s4.INIT=16'hF800;
  LUT2 n69_s2 (
    .F(n69_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]) 
);
defparam n69_s2.INIT=4'h8;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam n67_s2.INIT=16'h8000;
  LUT2 n66_s2 (
    .F(n66_6),
    .I0(y_Pixel[5]),
    .I1(n67_6) 
);
defparam n66_s2.INIT=4'h8;
  LUT2 n64_s2 (
    .F(n64_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(y_Count[7]),
    .I1(n64_6),
    .I2(n66_6),
    .I3(y_Count[8]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT2 bram_rd_addr_1_s2 (
    .F(bram_rd_addr_1_6),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam bram_rd_addr_1_s2.INIT=4'h8;
  LUT3 sig_hsync_s3 (
    .F(sig_hsync_6),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]) 
);
defparam sig_hsync_s3.INIT=8'h01;
  LUT4 sig_vsync_s3 (
    .F(sig_vsync_6),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam sig_vsync_s3.INIT=16'h001F;
  LUT3 sig_vsync_s4 (
    .F(sig_vsync_7),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]) 
);
defparam sig_vsync_s4.INIT=8'h80;
  LUT4 n288_s4 (
    .F(n288_8),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n288_s4.INIT=16'h0001;
  LUT4 n288_s5 (
    .F(n288_9),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]),
    .I3(x_Count[10]) 
);
defparam n288_s5.INIT=16'h8000;
  LUT4 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[0]),
    .I3(x_Count[3]) 
);
defparam LCD_DEN_d_s4.INIT=16'h007F;
  LUT4 LCD_DEN_d_s5 (
    .F(LCD_DEN_d_10),
    .I0(x_Count[6]),
    .I1(x_Count[7]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s5.INIT=16'h8000;
  LUT4 sig_hsync_s5 (
    .F(sig_hsync_8),
    .I0(x_Count[0]),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(x_Count[4]) 
);
defparam sig_hsync_s5.INIT=16'h0001;
  LUT4 bram_rd_addr_1_s3 (
    .F(bram_rd_addr[1]),
    .I0(x_Count[3]),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_1_s3.INIT=16'h9500;
  LUT4 n69_s3 (
    .F(n69_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(n288_7) 
);
defparam n69_s3.INIT=16'h6A00;
  LUT3 x_Pixel_4_s5 (
    .F(x_Pixel[4]),
    .I0(x_Count[6]),
    .I1(x_Count[5]),
    .I2(x_Pixel_3_9) 
);
defparam x_Pixel_4_s5.INIT=8'h95;
  LUT4 x_Pixel_5_s5 (
    .F(x_Pixel[5]),
    .I0(x_Count[6]),
    .I1(x_Count[5]),
    .I2(x_Pixel_3_9),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s5.INIT=16'h15EA;
  LUT4 sig_hsync_s6 (
    .F(sig_hsync_10),
    .I0(x_Count[6]),
    .I1(sig_hsync_8),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam sig_hsync_s6.INIT=16'h0004;
  LUT4 n66_s3 (
    .F(n66_8),
    .I0(y_Count[5]),
    .I1(y_Pixel[5]),
    .I2(n67_6),
    .I3(n288_7) 
);
defparam n66_s3.INIT=16'h6A00;
  LUT3 n63_s3 (
    .F(n63_8),
    .I0(n63_6),
    .I1(sig_hsync_10),
    .I2(n288_9) 
);
defparam n63_s3.INIT=8'h80;
  LUT4 n67_s3 (
    .F(n67_8),
    .I0(y_Pixel[5]),
    .I1(n67_6),
    .I2(sig_hsync_10),
    .I3(n288_9) 
);
defparam n67_s3.INIT=16'h6000;
  LUT4 n70_s2 (
    .F(n70_7),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(sig_hsync_10),
    .I3(n288_9) 
);
defparam n70_s2.INIT=16'h6000;
  LUT3 n71_s2 (
    .F(n71_7),
    .I0(y_Count[0]),
    .I1(sig_hsync_10),
    .I2(n288_9) 
);
defparam n71_s2.INIT=8'h40;
  LUT4 bram_rd_addr_14_s2 (
    .F(bram_rd_addr[14]),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I2(n170_2),
    .I3(LCD_DEN_d) 
);
defparam bram_rd_addr_14_s2.INIT=16'h9600;
  LUT4 n117_s13 (
    .F(n117_21),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n117_s13.INIT=16'h0001;
  LUT4 x_Pixel_8_s5 (
    .F(x_Pixel[8]),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam x_Pixel_8_s5.INIT=16'hAAA9;
  DFFR x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFR x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFR x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFR x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFR x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFR x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFR x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFR x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFR x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFR x_Count_0_s0 (
    .Q(x_Count[0]),
    .D(n39_6),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_0_s0.INIT=1'b0;
  DFFR x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n29_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_4) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFE y_Count_9_s1 (
    .Q(y_Count[9]),
    .D(n62_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_9_s1.INIT=1'b0;
  DFFE y_Count_8_s1 (
    .Q(y_Count[8]),
    .D(n63_8),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_8_s1.INIT=1'b0;
  DFFE y_Count_7_s1 (
    .Q(y_Count[7]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_7_s1.INIT=1'b0;
  DFFE y_Count_6_s1 (
    .Q(y_Count[6]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_6_s1.INIT=1'b0;
  DFFE y_Count_5_s1 (
    .Q(y_Count[5]),
    .D(n66_8),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_5_s1.INIT=1'b0;
  DFFE y_Count_4_s1 (
    .Q(y_Pixel[5]),
    .D(n67_8),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_4_s1.INIT=1'b0;
  DFFE y_Count_3_s1 (
    .Q(y_Pixel[4]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_3_s1.INIT=1'b0;
  DFFE y_Count_2_s1 (
    .Q(y_Pixel[3]),
    .D(n69_8),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_2_s1.INIT=1'b0;
  DFFE y_Count_1_s1 (
    .Q(y_Count[1]),
    .D(n70_7),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_1_s1.INIT=1'b0;
  DFFE y_Count_0_s1 (
    .Q(y_Count[0]),
    .D(n71_7),
    .CLK(LCD_CLOCK_d),
    .CE(n288_4) 
);
defparam y_Count_0_s1.INIT=1'b0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n180_s (
    .SUM(n180_1),
    .COUT(n180_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n180_s.ALU_MODE=0;
  ALU n179_s (
    .SUM(n179_1),
    .COUT(n179_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n180_2) 
);
defparam n179_s.ALU_MODE=0;
  ALU n178_s (
    .SUM(n178_1),
    .COUT(n178_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n179_2) 
);
defparam n178_s.ALU_MODE=0;
  ALU n177_s (
    .SUM(n177_1),
    .COUT(n177_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n178_2) 
);
defparam n177_s.ALU_MODE=0;
  ALU n176_s (
    .SUM(n176_1),
    .COUT(n176_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n177_2) 
);
defparam n176_s.ALU_MODE=0;
  ALU n175_s (
    .SUM(n175_1),
    .COUT(n175_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n176_2) 
);
defparam n175_s.ALU_MODE=0;
  ALU n174_s (
    .SUM(n174_1),
    .COUT(n174_2),
    .I0(n117_21),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n175_2) 
);
defparam n174_s.ALU_MODE=0;
  ALU n173_s (
    .SUM(n173_1),
    .COUT(n173_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n174_2) 
);
defparam n173_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_1),
    .COUT(n172_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n173_2) 
);
defparam n172_s.ALU_MODE=0;
  ALU n171_s (
    .SUM(n171_1),
    .COUT(n171_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n172_2) 
);
defparam n171_s.ALU_MODE=0;
  ALU n170_s (
    .SUM(n170_1),
    .COUT(n170_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n171_2) 
);
defparam n170_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_1_s (
    .SUM(mult_1032_DOUT_1_1),
    .COUT(mult_1032_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1032_DOUT_1_s.ALU_MODE=0;
  ALU mult_1032_DOUT_2_s (
    .SUM(mult_1032_DOUT_2_1),
    .COUT(mult_1032_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_1_2) 
);
defparam mult_1032_DOUT_2_s.ALU_MODE=0;
  ALU mult_1032_DOUT_3_s (
    .SUM(mult_1032_DOUT_3_1),
    .COUT(mult_1032_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_2_2) 
);
defparam mult_1032_DOUT_3_s.ALU_MODE=0;
  ALU mult_1032_DOUT_4_s (
    .SUM(mult_1032_DOUT_4_1),
    .COUT(mult_1032_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1032_DOUT_3_2) 
);
defparam mult_1032_DOUT_4_s.ALU_MODE=0;
  ALU mult_1032_DOUT_5_s (
    .SUM(mult_1032_DOUT_5_1),
    .COUT(mult_1032_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1032_DOUT_4_2) 
);
defparam mult_1032_DOUT_5_s.ALU_MODE=0;
  ALU mult_1032_DOUT_6_s (
    .SUM(mult_1032_DOUT_6_1),
    .COUT(mult_1032_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1032_DOUT_5_2) 
);
defparam mult_1032_DOUT_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_7_s (
    .SUM(mult_1032_DOUT_7_1),
    .COUT(mult_1032_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1032_DOUT_6_2) 
);
defparam mult_1032_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1032_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1032_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1032_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1032_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1032_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1032_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1032_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1033_DOUT_8_3),
    .I0(mult_1032_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  INV n39_s2 (
    .O(n39_6),
    .I(x_Count[0]) 
);
  dual_bram dual_port_ram (
    .frame_bram_din(frame_bram_din),
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .frame_bram_wren(frame_bram_wren),
    .bram_rd_clk_en(bram_rd_clk_en),
    .frame_bram_addr(frame_bram_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module adc_controller (
  sys_clock,
  ADC_DATA_d_0,
  adc_interrupt_Z,
  ADC_DATA_d,
  frame_bram_din,
  frame_bram_wren,
  ADC_RD_d,
  frame_bram_addr
)
;
input sys_clock;
input ADC_DATA_d_0;
input adc_interrupt_Z;
input [7:1] ADC_DATA_d;
output frame_bram_din;
output frame_bram_wren;
output ADC_RD_d;
output [14:0] frame_bram_addr;
wire n121_3;
wire n225_19;
wire n238_7;
wire n239_7;
wire n240_7;
wire n241_7;
wire n242_7;
wire n243_7;
wire n244_7;
wire n245_7;
wire n246_7;
wire n247_7;
wire n248_7;
wire n249_7;
wire n250_7;
wire n251_7;
wire n190_4;
wire adc_state_2_9;
wire n226_32;
wire n227_30;
wire n228_30;
wire n121_4;
wire n121_5;
wire n190_5;
wire adc_state_2_10;
wire adc_state_2_11;
wire n121_6;
wire n121_7;
wire n121_8;
wire n190_6;
wire n190_7;
wire n190_8;
wire adc_state_2_12;
wire n190_9;
wire n190_10;
wire n190_11;
wire n190_12;
wire n190_13;
wire n190_14;
wire adc_data_addr_14_6;
wire n252_14;
wire n93_6;
wire n137_6;
wire n68_11;
wire n253_10;
wire n120_8;
wire n261_10;
wire n237_9;
wire n237_10;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_0_COUT;
wire n188_1;
wire n188_2;
wire n187_1;
wire n187_2;
wire n186_1;
wire n186_2;
wire n185_1;
wire n185_2;
wire n184_1;
wire n184_2;
wire n183_1;
wire n183_2;
wire n182_1;
wire n182_2;
wire n181_1;
wire n181_2;
wire n180_1;
wire n180_2;
wire n179_1;
wire n179_2;
wire n178_1;
wire n178_2;
wire n177_1;
wire n177_2;
wire n176_1;
wire n176_2;
wire n175_1;
wire n175_2;
wire n174_1;
wire n174_2;
wire n173_1;
wire n173_2;
wire n172_1;
wire n172_2;
wire n171_1;
wire n171_2;
wire n170_1;
wire n170_2;
wire n169_1;
wire n169_2;
wire n168_1;
wire n168_2;
wire n167_1;
wire n167_2;
wire n166_1;
wire n166_2;
wire n165_1;
wire n165_2;
wire n164_1;
wire n164_2;
wire n163_1;
wire n163_2;
wire n162_1;
wire n162_2;
wire n161_1;
wire n161_2;
wire n160_1;
wire n160_2;
wire n159_1;
wire n159_2;
wire n158_1;
wire n158_0_COUT;
wire n141_DOUT_0_0_SUM;
wire n141_DOUT_0_2;
wire n141_DOUT_1_1;
wire n141_DOUT_1_2;
wire n141_DOUT_2_1;
wire n141_DOUT_2_2;
wire n141_DOUT_3_1;
wire n141_DOUT_3_2;
wire n141_DOUT_4_1;
wire n141_DOUT_4_2;
wire n141_DOUT_5_1;
wire n141_DOUT_5_2;
wire n141_DOUT_6_1;
wire n141_DOUT_6_2;
wire n141_DOUT_7_1;
wire n141_DOUT_8_3;
wire n142_DOUT_0_0_SUM;
wire n142_DOUT_0_2;
wire n142_DOUT_1_1;
wire n142_DOUT_1_2;
wire n142_DOUT_2_1;
wire n142_DOUT_2_2;
wire n142_DOUT_3_1;
wire n142_DOUT_3_2;
wire n142_DOUT_4_1;
wire n142_DOUT_4_2;
wire n142_DOUT_5_1;
wire n142_DOUT_5_2;
wire n142_DOUT_6_1;
wire n142_DOUT_6_2;
wire n142_DOUT_7_1;
wire n142_DOUT_8_3;
wire n143_DOUT_0_0_SUM;
wire n143_DOUT_0_2;
wire n143_DOUT_1_0_SUM;
wire n143_DOUT_1_2;
wire n40_2;
wire n40_3;
wire n39_2;
wire n39_3;
wire n38_2;
wire n38_3;
wire n17_2;
wire n17_3;
wire n16_2;
wire n16_3;
wire n15_2;
wire n14_8;
wire n37_2;
wire n37_3;
wire n291_DOUT_1_1;
wire n291_DOUT_1_2;
wire n291_DOUT_2_1;
wire n291_DOUT_2_2;
wire n291_DOUT_3_1;
wire n291_DOUT_3_2;
wire n291_DOUT_4_1;
wire n291_DOUT_4_2;
wire n291_DOUT_5_1;
wire n291_DOUT_5_2;
wire n291_DOUT_6_1;
wire n291_DOUT_7_3;
wire n36_2;
wire n36_3;
wire n35_2;
wire n35_3;
wire n34_2;
wire n34_3;
wire n33_2;
wire n33_3;
wire n32_2;
wire n32_3;
wire n31_2;
wire n31_3;
wire n30_2;
wire n29_7;
wire n252_15;
wire n189_6;
wire [7:0] adc_mem_addr_count;
wire [14:0] reset_state_count;
wire [31:0] waiting_state_count;
wire [2:0] adc_state;
wire VCC;
wire GND;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(n121_4),
    .I1(n121_5),
    .I2(adc_state[0]) 
);
defparam n121_s0.INIT=8'h35;
  LUT4 n225_s11 (
    .F(n225_19),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n225_s11.INIT=16'h03DC;
  LUT3 n238_s3 (
    .F(n238_7),
    .I0(n46_1),
    .I1(reset_state_count[13]),
    .I2(adc_state[0]) 
);
defparam n238_s3.INIT=8'hCA;
  LUT3 n239_s3 (
    .F(n239_7),
    .I0(n47_1),
    .I1(reset_state_count[12]),
    .I2(adc_state[0]) 
);
defparam n239_s3.INIT=8'hCA;
  LUT3 n240_s3 (
    .F(n240_7),
    .I0(n48_1),
    .I1(reset_state_count[11]),
    .I2(adc_state[0]) 
);
defparam n240_s3.INIT=8'hCA;
  LUT3 n241_s3 (
    .F(n241_7),
    .I0(n49_1),
    .I1(reset_state_count[10]),
    .I2(adc_state[0]) 
);
defparam n241_s3.INIT=8'hCA;
  LUT3 n242_s3 (
    .F(n242_7),
    .I0(n50_1),
    .I1(reset_state_count[9]),
    .I2(adc_state[0]) 
);
defparam n242_s3.INIT=8'hCA;
  LUT3 n243_s3 (
    .F(n243_7),
    .I0(n51_1),
    .I1(reset_state_count[8]),
    .I2(adc_state[0]) 
);
defparam n243_s3.INIT=8'hCA;
  LUT3 n244_s3 (
    .F(n244_7),
    .I0(n52_1),
    .I1(reset_state_count[7]),
    .I2(adc_state[0]) 
);
defparam n244_s3.INIT=8'hCA;
  LUT3 n245_s3 (
    .F(n245_7),
    .I0(n53_1),
    .I1(reset_state_count[6]),
    .I2(adc_state[0]) 
);
defparam n245_s3.INIT=8'hCA;
  LUT3 n246_s3 (
    .F(n246_7),
    .I0(n54_1),
    .I1(reset_state_count[5]),
    .I2(adc_state[0]) 
);
defparam n246_s3.INIT=8'hCA;
  LUT3 n247_s3 (
    .F(n247_7),
    .I0(n55_1),
    .I1(reset_state_count[4]),
    .I2(adc_state[0]) 
);
defparam n247_s3.INIT=8'hCA;
  LUT3 n248_s3 (
    .F(n248_7),
    .I0(n56_1),
    .I1(reset_state_count[3]),
    .I2(adc_state[0]) 
);
defparam n248_s3.INIT=8'hCA;
  LUT3 n249_s3 (
    .F(n249_7),
    .I0(adc_mem_addr_count[2]),
    .I1(reset_state_count[2]),
    .I2(adc_state[0]) 
);
defparam n249_s3.INIT=8'hCA;
  LUT3 n250_s3 (
    .F(n250_7),
    .I0(adc_mem_addr_count[1]),
    .I1(reset_state_count[1]),
    .I2(adc_state[0]) 
);
defparam n250_s3.INIT=8'hCA;
  LUT3 n251_s3 (
    .F(n251_7),
    .I0(adc_mem_addr_count[0]),
    .I1(reset_state_count[0]),
    .I2(adc_state[0]) 
);
defparam n251_s3.INIT=8'hCA;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(adc_state[2]),
    .I1(n190_5) 
);
defparam n190_s1.INIT=4'h8;
  LUT3 adc_state_2_s4 (
    .F(adc_state_2_9),
    .I0(adc_state_2_10),
    .I1(n190_5),
    .I2(adc_state_2_11) 
);
defparam adc_state_2_s4.INIT=8'h0D;
  LUT4 n226_s22 (
    .F(n226_32),
    .I0(n121_4),
    .I1(adc_state[0]),
    .I2(adc_state[2]),
    .I3(adc_state[1]) 
);
defparam n226_s22.INIT=16'h0D00;
  LUT4 n227_s21 (
    .F(n227_30),
    .I0(n121_4),
    .I1(adc_state[2]),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n227_s21.INIT=16'h0230;
  LUT4 n228_s21 (
    .F(n228_30),
    .I0(n121_4),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n228_s21.INIT=16'h000B;
  LUT3 n121_s1 (
    .F(n121_4),
    .I0(n121_6),
    .I1(adc_mem_addr_count[6]),
    .I2(adc_mem_addr_count[7]) 
);
defparam n121_s1.INIT=8'h40;
  LUT4 n121_s2 (
    .F(n121_5),
    .I0(n121_7),
    .I1(n121_8),
    .I2(reset_state_count[13]),
    .I3(reset_state_count[14]) 
);
defparam n121_s2.INIT=16'hF400;
  LUT4 n190_s2 (
    .F(n190_5),
    .I0(n190_6),
    .I1(n190_7),
    .I2(n190_8),
    .I3(waiting_state_count[31]) 
);
defparam n190_s2.INIT=16'h004F;
  LUT3 adc_state_2_s5 (
    .F(adc_state_2_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(adc_state[2]) 
);
defparam adc_state_2_s5.INIT=8'h10;
  LUT4 adc_state_2_s6 (
    .F(adc_state_2_11),
    .I0(adc_interrupt_Z),
    .I1(n121_5),
    .I2(adc_state[1]),
    .I3(adc_state_2_12) 
);
defparam adc_state_2_s6.INIT=16'h3A00;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(adc_mem_addr_count[5]),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[3]) 
);
defparam n121_s3.INIT=8'h01;
  LUT4 n121_s4 (
    .F(n121_7),
    .I0(reset_state_count[8]),
    .I1(reset_state_count[7]),
    .I2(reset_state_count[6]),
    .I3(reset_state_count[9]) 
);
defparam n121_s4.INIT=16'h007F;
  LUT3 n121_s5 (
    .F(n121_8),
    .I0(reset_state_count[12]),
    .I1(reset_state_count[11]),
    .I2(reset_state_count[10]) 
);
defparam n121_s5.INIT=8'h80;
  LUT4 n190_s3 (
    .F(n190_6),
    .I0(n190_9),
    .I1(waiting_state_count[9]),
    .I2(waiting_state_count[10]),
    .I3(n190_10) 
);
defparam n190_s3.INIT=16'hBF00;
  LUT2 n190_s4 (
    .F(n190_7),
    .I0(waiting_state_count[16]),
    .I1(waiting_state_count[15]) 
);
defparam n190_s4.INIT=4'h8;
  LUT4 n190_s5 (
    .F(n190_8),
    .I0(n190_11),
    .I1(n190_12),
    .I2(n190_13),
    .I3(n190_14) 
);
defparam n190_s5.INIT=16'h8000;
  LUT2 adc_state_2_s7 (
    .F(adc_state_2_12),
    .I0(adc_state[2]),
    .I1(adc_state[0]) 
);
defparam adc_state_2_s7.INIT=4'h4;
  LUT4 n190_s6 (
    .F(n190_9),
    .I0(waiting_state_count[6]),
    .I1(waiting_state_count[5]),
    .I2(waiting_state_count[7]),
    .I3(waiting_state_count[8]) 
);
defparam n190_s6.INIT=16'h001F;
  LUT4 n190_s7 (
    .F(n190_10),
    .I0(waiting_state_count[14]),
    .I1(waiting_state_count[13]),
    .I2(waiting_state_count[12]),
    .I3(waiting_state_count[11]) 
);
defparam n190_s7.INIT=16'h0001;
  LUT4 n190_s8 (
    .F(n190_11),
    .I0(waiting_state_count[28]),
    .I1(waiting_state_count[27]),
    .I2(waiting_state_count[26]),
    .I3(waiting_state_count[25]) 
);
defparam n190_s8.INIT=16'h0001;
  LUT4 n190_s9 (
    .F(n190_12),
    .I0(waiting_state_count[20]),
    .I1(waiting_state_count[19]),
    .I2(waiting_state_count[18]),
    .I3(waiting_state_count[17]) 
);
defparam n190_s9.INIT=16'h0001;
  LUT2 n190_s10 (
    .F(n190_13),
    .I0(waiting_state_count[30]),
    .I1(waiting_state_count[29]) 
);
defparam n190_s10.INIT=4'h1;
  LUT4 n190_s11 (
    .F(n190_14),
    .I0(waiting_state_count[24]),
    .I1(waiting_state_count[23]),
    .I2(waiting_state_count[22]),
    .I3(waiting_state_count[21]) 
);
defparam n190_s11.INIT=16'h0001;
  LUT4 adc_data_addr_14_s3 (
    .F(adc_data_addr_14_6),
    .I0(adc_state[1]),
    .I1(n121_4),
    .I2(n121_5),
    .I3(adc_state[0]) 
);
defparam adc_data_addr_14_s3.INIT=16'h0A22;
  LUT4 n252_s7 (
    .F(n252_14),
    .I0(adc_state[0]),
    .I1(n121_6),
    .I2(adc_mem_addr_count[6]),
    .I3(adc_mem_addr_count[7]) 
);
defparam n252_s7.INIT=16'h4555;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(n121_6),
    .I1(adc_mem_addr_count[6]),
    .I2(adc_mem_addr_count[7]),
    .I3(n253_10) 
);
defparam n93_s2.INIT=16'h4000;
  LUT3 n137_s2 (
    .F(n137_6),
    .I0(n121_5),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n137_s2.INIT=8'h80;
  LUT3 n68_s3 (
    .F(n68_11),
    .I0(adc_mem_addr_count[0]),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n68_s3.INIT=8'h9A;
  LUT2 n253_s5 (
    .F(n253_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n253_s5.INIT=4'h4;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(reset_state_count[0]) 
);
defparam n120_s3.INIT=8'h78;
  LUT2 n261_s5 (
    .F(n261_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n261_s5.INIT=4'h8;
  LUT3 n237_s4 (
    .F(n237_9),
    .I0(n237_10),
    .I1(reset_state_count[14]),
    .I2(adc_state[0]) 
);
defparam n237_s4.INIT=8'hCA;
  LUT3 n237_s5 (
    .F(n237_10),
    .I0(GND),
    .I1(n29_7),
    .I2(n46_2) 
);
defparam n237_s5.INIT=8'h96;
  DFFR adc_data_out_s0 (
    .Q(frame_bram_din),
    .D(n252_14),
    .CLK(sys_clock),
    .RESET(n252_15) 
);
  DFFR adc_data_wren_s0 (
    .Q(frame_bram_wren),
    .D(n121_3),
    .CLK(sys_clock),
    .RESET(n252_15) 
);
  DFFE adc_data_addr_14_s0 (
    .Q(frame_bram_addr[14]),
    .D(n237_9),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_13_s0 (
    .Q(frame_bram_addr[13]),
    .D(n238_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_12_s0 (
    .Q(frame_bram_addr[12]),
    .D(n239_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_11_s0 (
    .Q(frame_bram_addr[11]),
    .D(n240_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_10_s0 (
    .Q(frame_bram_addr[10]),
    .D(n241_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_9_s0 (
    .Q(frame_bram_addr[9]),
    .D(n242_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_8_s0 (
    .Q(frame_bram_addr[8]),
    .D(n243_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_7_s0 (
    .Q(frame_bram_addr[7]),
    .D(n244_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_6_s0 (
    .Q(frame_bram_addr[6]),
    .D(n245_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_5_s0 (
    .Q(frame_bram_addr[5]),
    .D(n246_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_4_s0 (
    .Q(frame_bram_addr[4]),
    .D(n247_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_3_s0 (
    .Q(frame_bram_addr[3]),
    .D(n248_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_2_s0 (
    .Q(frame_bram_addr[2]),
    .D(n249_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_1_s0 (
    .Q(frame_bram_addr[1]),
    .D(n250_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFE adc_data_addr_0_s0 (
    .Q(frame_bram_addr[0]),
    .D(n251_7),
    .CLK(sys_clock),
    .CE(adc_data_addr_14_6) 
);
  DFFRE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n61_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n62_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n63_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n64_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n65_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n66_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n67_1),
    .CLK(sys_clock),
    .CE(n253_10),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFRE reset_state_count_14_s0 (
    .Q(reset_state_count[14]),
    .D(n106_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_14_s0.INIT=1'b0;
  DFFRE reset_state_count_13_s0 (
    .Q(reset_state_count[13]),
    .D(n107_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_13_s0.INIT=1'b0;
  DFFRE reset_state_count_12_s0 (
    .Q(reset_state_count[12]),
    .D(n108_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_12_s0.INIT=1'b0;
  DFFRE reset_state_count_11_s0 (
    .Q(reset_state_count[11]),
    .D(n109_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_11_s0.INIT=1'b0;
  DFFRE reset_state_count_10_s0 (
    .Q(reset_state_count[10]),
    .D(n110_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_10_s0.INIT=1'b0;
  DFFRE reset_state_count_9_s0 (
    .Q(reset_state_count[9]),
    .D(n111_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_9_s0.INIT=1'b0;
  DFFRE reset_state_count_8_s0 (
    .Q(reset_state_count[8]),
    .D(n112_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_8_s0.INIT=1'b0;
  DFFRE reset_state_count_7_s0 (
    .Q(reset_state_count[7]),
    .D(n113_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_7_s0.INIT=1'b0;
  DFFRE reset_state_count_6_s0 (
    .Q(reset_state_count[6]),
    .D(n114_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_6_s0.INIT=1'b0;
  DFFRE reset_state_count_5_s0 (
    .Q(reset_state_count[5]),
    .D(n115_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_5_s0.INIT=1'b0;
  DFFRE reset_state_count_4_s0 (
    .Q(reset_state_count[4]),
    .D(n116_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_4_s0.INIT=1'b0;
  DFFRE reset_state_count_3_s0 (
    .Q(reset_state_count[3]),
    .D(n117_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_3_s0.INIT=1'b0;
  DFFRE reset_state_count_2_s0 (
    .Q(reset_state_count[2]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_2_s0.INIT=1'b0;
  DFFRE reset_state_count_1_s0 (
    .Q(reset_state_count[1]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(n261_10),
    .RESET(n137_6) 
);
defparam reset_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_31_s0 (
    .Q(waiting_state_count[31]),
    .D(n158_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_31_s0.INIT=1'b0;
  DFFRE waiting_state_count_30_s0 (
    .Q(waiting_state_count[30]),
    .D(n159_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_30_s0.INIT=1'b0;
  DFFRE waiting_state_count_29_s0 (
    .Q(waiting_state_count[29]),
    .D(n160_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_29_s0.INIT=1'b0;
  DFFRE waiting_state_count_28_s0 (
    .Q(waiting_state_count[28]),
    .D(n161_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_28_s0.INIT=1'b0;
  DFFRE waiting_state_count_27_s0 (
    .Q(waiting_state_count[27]),
    .D(n162_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_27_s0.INIT=1'b0;
  DFFRE waiting_state_count_26_s0 (
    .Q(waiting_state_count[26]),
    .D(n163_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_26_s0.INIT=1'b0;
  DFFRE waiting_state_count_25_s0 (
    .Q(waiting_state_count[25]),
    .D(n164_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_25_s0.INIT=1'b0;
  DFFRE waiting_state_count_24_s0 (
    .Q(waiting_state_count[24]),
    .D(n165_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_24_s0.INIT=1'b0;
  DFFRE waiting_state_count_23_s0 (
    .Q(waiting_state_count[23]),
    .D(n166_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_23_s0.INIT=1'b0;
  DFFRE waiting_state_count_22_s0 (
    .Q(waiting_state_count[22]),
    .D(n167_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_22_s0.INIT=1'b0;
  DFFRE waiting_state_count_21_s0 (
    .Q(waiting_state_count[21]),
    .D(n168_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_21_s0.INIT=1'b0;
  DFFRE waiting_state_count_20_s0 (
    .Q(waiting_state_count[20]),
    .D(n169_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_20_s0.INIT=1'b0;
  DFFRE waiting_state_count_19_s0 (
    .Q(waiting_state_count[19]),
    .D(n170_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_19_s0.INIT=1'b0;
  DFFRE waiting_state_count_18_s0 (
    .Q(waiting_state_count[18]),
    .D(n171_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_18_s0.INIT=1'b0;
  DFFRE waiting_state_count_17_s0 (
    .Q(waiting_state_count[17]),
    .D(n172_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_17_s0.INIT=1'b0;
  DFFRE waiting_state_count_16_s0 (
    .Q(waiting_state_count[16]),
    .D(n173_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_16_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n174_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n175_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n176_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n177_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n178_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n179_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n180_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n181_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n182_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n183_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n184_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n185_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n186_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n187_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n188_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_0_s0 (
    .Q(waiting_state_count[0]),
    .D(n189_6),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n190_4) 
);
defparam waiting_state_count_0_s0.INIT=1'b0;
  DFF adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n225_19),
    .CLK(sys_clock) 
);
  DFFE adc_state_2_s1 (
    .Q(adc_state[2]),
    .D(n226_32),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_2_s1.INIT=1'b0;
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n227_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n228_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFFR adc_mem_addr_count_0_s1 (
    .Q(adc_mem_addr_count[0]),
    .D(n68_11),
    .CLK(sys_clock),
    .RESET(n93_6) 
);
defparam adc_mem_addr_count_0_s1.INIT=1'b0;
  DFFR reset_state_count_0_s1 (
    .Q(reset_state_count[0]),
    .D(n120_8),
    .CLK(sys_clock),
    .RESET(n137_6) 
);
defparam reset_state_count_0_s1.INIT=1'b0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(adc_mem_addr_count[3]),
    .I1(n40_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(adc_mem_addr_count[4]),
    .I1(n39_2),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(adc_mem_addr_count[5]),
    .I1(n38_2),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(adc_mem_addr_count[6]),
    .I1(n37_2),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(adc_mem_addr_count[7]),
    .I1(n36_2),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(GND),
    .I1(n35_2),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(GND),
    .I1(n34_2),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(GND),
    .I1(n33_2),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(GND),
    .I1(n32_2),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(GND),
    .I1(n31_2),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(GND),
    .I1(n30_2),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(adc_mem_addr_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(adc_mem_addr_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(adc_mem_addr_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(adc_mem_addr_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(adc_mem_addr_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(adc_mem_addr_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(reset_state_count[1]),
    .I1(reset_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(reset_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(reset_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(reset_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(reset_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(reset_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(reset_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(reset_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(reset_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(reset_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(reset_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(reset_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(reset_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_0_COUT),
    .I0(reset_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_1),
    .COUT(n188_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_1),
    .COUT(n187_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n188_2) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_1),
    .COUT(n186_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n187_2) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_1),
    .COUT(n185_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n186_2) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_1),
    .COUT(n184_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n185_2) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_1),
    .COUT(n183_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_2) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_1),
    .COUT(n182_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_2) 
);
defparam n182_s.ALU_MODE=0;
  ALU n181_s (
    .SUM(n181_1),
    .COUT(n181_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n182_2) 
);
defparam n181_s.ALU_MODE=0;
  ALU n180_s (
    .SUM(n180_1),
    .COUT(n180_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n181_2) 
);
defparam n180_s.ALU_MODE=0;
  ALU n179_s (
    .SUM(n179_1),
    .COUT(n179_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n180_2) 
);
defparam n179_s.ALU_MODE=0;
  ALU n178_s (
    .SUM(n178_1),
    .COUT(n178_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n179_2) 
);
defparam n178_s.ALU_MODE=0;
  ALU n177_s (
    .SUM(n177_1),
    .COUT(n177_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n178_2) 
);
defparam n177_s.ALU_MODE=0;
  ALU n176_s (
    .SUM(n176_1),
    .COUT(n176_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n177_2) 
);
defparam n176_s.ALU_MODE=0;
  ALU n175_s (
    .SUM(n175_1),
    .COUT(n175_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n176_2) 
);
defparam n175_s.ALU_MODE=0;
  ALU n174_s (
    .SUM(n174_1),
    .COUT(n174_2),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n175_2) 
);
defparam n174_s.ALU_MODE=0;
  ALU n173_s (
    .SUM(n173_1),
    .COUT(n173_2),
    .I0(waiting_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n174_2) 
);
defparam n173_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_1),
    .COUT(n172_2),
    .I0(waiting_state_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n173_2) 
);
defparam n172_s.ALU_MODE=0;
  ALU n171_s (
    .SUM(n171_1),
    .COUT(n171_2),
    .I0(waiting_state_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n172_2) 
);
defparam n171_s.ALU_MODE=0;
  ALU n170_s (
    .SUM(n170_1),
    .COUT(n170_2),
    .I0(waiting_state_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n171_2) 
);
defparam n170_s.ALU_MODE=0;
  ALU n169_s (
    .SUM(n169_1),
    .COUT(n169_2),
    .I0(waiting_state_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n170_2) 
);
defparam n169_s.ALU_MODE=0;
  ALU n168_s (
    .SUM(n168_1),
    .COUT(n168_2),
    .I0(waiting_state_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n169_2) 
);
defparam n168_s.ALU_MODE=0;
  ALU n167_s (
    .SUM(n167_1),
    .COUT(n167_2),
    .I0(waiting_state_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n168_2) 
);
defparam n167_s.ALU_MODE=0;
  ALU n166_s (
    .SUM(n166_1),
    .COUT(n166_2),
    .I0(waiting_state_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n167_2) 
);
defparam n166_s.ALU_MODE=0;
  ALU n165_s (
    .SUM(n165_1),
    .COUT(n165_2),
    .I0(waiting_state_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n166_2) 
);
defparam n165_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_1),
    .COUT(n164_2),
    .I0(waiting_state_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n165_2) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_1),
    .COUT(n163_2),
    .I0(waiting_state_count[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n164_2) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_1),
    .COUT(n162_2),
    .I0(waiting_state_count[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n163_2) 
);
defparam n162_s.ALU_MODE=0;
  ALU n161_s (
    .SUM(n161_1),
    .COUT(n161_2),
    .I0(waiting_state_count[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n162_2) 
);
defparam n161_s.ALU_MODE=0;
  ALU n160_s (
    .SUM(n160_1),
    .COUT(n160_2),
    .I0(waiting_state_count[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n161_2) 
);
defparam n160_s.ALU_MODE=0;
  ALU n159_s (
    .SUM(n159_1),
    .COUT(n159_2),
    .I0(waiting_state_count[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n160_2) 
);
defparam n159_s.ALU_MODE=0;
  ALU n158_s (
    .SUM(n158_1),
    .COUT(n158_0_COUT),
    .I0(waiting_state_count[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n159_2) 
);
defparam n158_s.ALU_MODE=0;
  ALU n141_DOUT_0_s (
    .SUM(n141_DOUT_0_0_SUM),
    .COUT(n141_DOUT_0_2),
    .I0(ADC_DATA_d[1]),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n141_DOUT_0_s.ALU_MODE=0;
  ALU n141_DOUT_1_s (
    .SUM(n141_DOUT_1_1),
    .COUT(n141_DOUT_1_2),
    .I0(ADC_DATA_d[2]),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n141_DOUT_0_2) 
);
defparam n141_DOUT_1_s.ALU_MODE=0;
  ALU n141_DOUT_2_s (
    .SUM(n141_DOUT_2_1),
    .COUT(n141_DOUT_2_2),
    .I0(ADC_DATA_d[3]),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n141_DOUT_1_2) 
);
defparam n141_DOUT_2_s.ALU_MODE=0;
  ALU n141_DOUT_3_s (
    .SUM(n141_DOUT_3_1),
    .COUT(n141_DOUT_3_2),
    .I0(ADC_DATA_d[4]),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n141_DOUT_2_2) 
);
defparam n141_DOUT_3_s.ALU_MODE=0;
  ALU n141_DOUT_4_s (
    .SUM(n141_DOUT_4_1),
    .COUT(n141_DOUT_4_2),
    .I0(ADC_DATA_d[5]),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n141_DOUT_3_2) 
);
defparam n141_DOUT_4_s.ALU_MODE=0;
  ALU n141_DOUT_5_s (
    .SUM(n141_DOUT_5_1),
    .COUT(n141_DOUT_5_2),
    .I0(ADC_DATA_d[6]),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n141_DOUT_4_2) 
);
defparam n141_DOUT_5_s.ALU_MODE=0;
  ALU n141_DOUT_6_s (
    .SUM(n141_DOUT_6_1),
    .COUT(n141_DOUT_6_2),
    .I0(ADC_DATA_d[7]),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n141_DOUT_5_2) 
);
defparam n141_DOUT_6_s.ALU_MODE=0;
  ALU n141_DOUT_7_s (
    .SUM(n141_DOUT_7_1),
    .COUT(n141_DOUT_8_3),
    .I0(GND),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n141_DOUT_6_2) 
);
defparam n141_DOUT_7_s.ALU_MODE=0;
  ALU n142_DOUT_0_s (
    .SUM(n142_DOUT_0_0_SUM),
    .COUT(n142_DOUT_0_2),
    .I0(n141_DOUT_1_1),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n142_DOUT_0_s.ALU_MODE=0;
  ALU n142_DOUT_1_s (
    .SUM(n142_DOUT_1_1),
    .COUT(n142_DOUT_1_2),
    .I0(n141_DOUT_2_1),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n142_DOUT_0_2) 
);
defparam n142_DOUT_1_s.ALU_MODE=0;
  ALU n142_DOUT_2_s (
    .SUM(n142_DOUT_2_1),
    .COUT(n142_DOUT_2_2),
    .I0(n141_DOUT_3_1),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n142_DOUT_1_2) 
);
defparam n142_DOUT_2_s.ALU_MODE=0;
  ALU n142_DOUT_3_s (
    .SUM(n142_DOUT_3_1),
    .COUT(n142_DOUT_3_2),
    .I0(n141_DOUT_4_1),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n142_DOUT_2_2) 
);
defparam n142_DOUT_3_s.ALU_MODE=0;
  ALU n142_DOUT_4_s (
    .SUM(n142_DOUT_4_1),
    .COUT(n142_DOUT_4_2),
    .I0(n141_DOUT_5_1),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n142_DOUT_3_2) 
);
defparam n142_DOUT_4_s.ALU_MODE=0;
  ALU n142_DOUT_5_s (
    .SUM(n142_DOUT_5_1),
    .COUT(n142_DOUT_5_2),
    .I0(n141_DOUT_6_1),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n142_DOUT_4_2) 
);
defparam n142_DOUT_5_s.ALU_MODE=0;
  ALU n142_DOUT_6_s (
    .SUM(n142_DOUT_6_1),
    .COUT(n142_DOUT_6_2),
    .I0(n141_DOUT_7_1),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n142_DOUT_5_2) 
);
defparam n142_DOUT_6_s.ALU_MODE=0;
  ALU n142_DOUT_7_s (
    .SUM(n142_DOUT_7_1),
    .COUT(n142_DOUT_8_3),
    .I0(n141_DOUT_8_3),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n142_DOUT_6_2) 
);
defparam n142_DOUT_7_s.ALU_MODE=0;
  ALU n143_DOUT_0_s (
    .SUM(n143_DOUT_0_0_SUM),
    .COUT(n143_DOUT_0_2),
    .I0(n142_DOUT_1_1),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n143_DOUT_0_s.ALU_MODE=0;
  ALU n143_DOUT_1_s (
    .SUM(n143_DOUT_1_0_SUM),
    .COUT(n143_DOUT_1_2),
    .I0(n142_DOUT_2_1),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n143_DOUT_0_2) 
);
defparam n143_DOUT_1_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_2),
    .COUT(n40_3),
    .I0(n142_DOUT_3_1),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n143_DOUT_1_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_2),
    .COUT(n39_3),
    .I0(n142_DOUT_4_1),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_2),
    .COUT(n38_3),
    .I0(n142_DOUT_5_1),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n38_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_2),
    .COUT(n17_3),
    .I0(n142_DOUT_6_1),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_2),
    .COUT(n16_3),
    .I0(n142_DOUT_7_1),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_2),
    .COUT(n14_8),
    .I0(n142_DOUT_8_3),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n15_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_2),
    .COUT(n37_3),
    .I0(n17_2),
    .I1(n40_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n291_DOUT_1_s (
    .SUM(n291_DOUT_1_1),
    .COUT(n291_DOUT_1_2),
    .I0(n16_2),
    .I1(n39_2),
    .I3(GND),
    .CIN(n37_3) 
);
defparam n291_DOUT_1_s.ALU_MODE=0;
  ALU n291_DOUT_2_s (
    .SUM(n291_DOUT_2_1),
    .COUT(n291_DOUT_2_2),
    .I0(n15_2),
    .I1(n38_2),
    .I3(GND),
    .CIN(n291_DOUT_1_2) 
);
defparam n291_DOUT_2_s.ALU_MODE=0;
  ALU n291_DOUT_3_s (
    .SUM(n291_DOUT_3_1),
    .COUT(n291_DOUT_3_2),
    .I0(n14_8),
    .I1(n17_2),
    .I3(GND),
    .CIN(n291_DOUT_2_2) 
);
defparam n291_DOUT_3_s.ALU_MODE=0;
  ALU n291_DOUT_4_s (
    .SUM(n291_DOUT_4_1),
    .COUT(n291_DOUT_4_2),
    .I0(GND),
    .I1(n16_2),
    .I3(GND),
    .CIN(n291_DOUT_3_2) 
);
defparam n291_DOUT_4_s.ALU_MODE=0;
  ALU n291_DOUT_5_s (
    .SUM(n291_DOUT_5_1),
    .COUT(n291_DOUT_5_2),
    .I0(GND),
    .I1(n15_2),
    .I3(GND),
    .CIN(n291_DOUT_4_2) 
);
defparam n291_DOUT_5_s.ALU_MODE=0;
  ALU n291_DOUT_6_s (
    .SUM(n291_DOUT_6_1),
    .COUT(n291_DOUT_7_3),
    .I0(GND),
    .I1(n14_8),
    .I3(GND),
    .CIN(n291_DOUT_5_2) 
);
defparam n291_DOUT_6_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_2),
    .COUT(n36_3),
    .I0(n291_DOUT_1_1),
    .I1(n40_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_2),
    .COUT(n35_3),
    .I0(n291_DOUT_2_1),
    .I1(n39_2),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_2),
    .COUT(n34_3),
    .I0(n291_DOUT_3_1),
    .I1(n38_2),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_2),
    .COUT(n33_3),
    .I0(n291_DOUT_4_1),
    .I1(n17_2),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_2),
    .COUT(n32_3),
    .I0(n291_DOUT_5_1),
    .I1(n16_2),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_2),
    .COUT(n31_3),
    .I0(n291_DOUT_6_1),
    .I1(n15_2),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_2),
    .COUT(n29_7),
    .I0(n291_DOUT_7_3),
    .I1(n14_8),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n30_s.ALU_MODE=0;
  INV n252_s8 (
    .O(n252_15),
    .I(adc_state[1]) 
);
  INV n189_s2 (
    .O(n189_6),
    .I(waiting_state_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire ADC_DATA_d_0;
wire adc_interrupt_Z;
wire sys_clock;
wire LCD_CLOCK_d;
wire LCD_DEN_d;
wire sig_hsync_5;
wire sig_vsync_5;
wire frame_bram_din;
wire frame_bram_wren;
wire ADC_RD_d;
wire [7:1] ADC_DATA_d;
wire [0:0] bram_qout;
wire [14:0] frame_bram_addr;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_DATA_0_ibuf (
    .O(ADC_DATA_d_0),
    .I(ADC_DATA[0]) 
);
  IBUF ADC_DATA_1_ibuf (
    .O(ADC_DATA_d[1]),
    .I(ADC_DATA[1]) 
);
  IBUF ADC_DATA_2_ibuf (
    .O(ADC_DATA_d[2]),
    .I(ADC_DATA[2]) 
);
  IBUF ADC_DATA_3_ibuf (
    .O(ADC_DATA_d[3]),
    .I(ADC_DATA[3]) 
);
  IBUF ADC_DATA_4_ibuf (
    .O(ADC_DATA_d[4]),
    .I(ADC_DATA[4]) 
);
  IBUF ADC_DATA_5_ibuf (
    .O(ADC_DATA_d[5]),
    .I(ADC_DATA[5]) 
);
  IBUF ADC_DATA_6_ibuf (
    .O(ADC_DATA_d[6]),
    .I(ADC_DATA[6]) 
);
  IBUF ADC_DATA_7_ibuf (
    .O(ADC_DATA_d[7]),
    .I(ADC_DATA[7]) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_5) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(bram_qout[0]) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .frame_bram_wren(frame_bram_wren),
    .frame_bram_din(frame_bram_din),
    .sys_clock(sys_clock),
    .frame_bram_addr(frame_bram_addr[14:0]),
    .LCD_DEN_d(LCD_DEN_d),
    .sig_hsync_5(sig_hsync_5),
    .sig_vsync_5(sig_vsync_5),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .ADC_DATA_d_0(ADC_DATA_d_0),
    .adc_interrupt_Z(adc_interrupt_Z),
    .ADC_DATA_d(ADC_DATA_d[7:1]),
    .frame_bram_din(frame_bram_din),
    .frame_bram_wren(frame_bram_wren),
    .ADC_RD_d(ADC_RD_d),
    .frame_bram_addr(frame_bram_addr[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
