Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.76 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.76 secs
 
--> Reading design: alu4bitvhd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu4bitvhd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu4bitvhd"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : alu4bitvhd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd" in Library work.
Entity <alu4bitvhd> compiled.
Entity <alu4bitvhd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <alu4bitvhd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <alu4bitvhd> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd" line 81: Mux is complete : default of case is discarded
WARNING:Xst:1610 - "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd" line 118: Width mismatch. <Temp> has a width of 5 bits but assigned expression is 4-bit wide.
INFO:Xst:1561 - "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd" line 127: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd" line 127: Mux is complete : default of case is discarded
Entity <alu4bitvhd> analyzed. Unit <alu4bitvhd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <alu4bitvhd>.
    Related source file is "D:/Programs/Program/Programs/MSc_CompSc/4th_sem/VLSI/assignment/prjct/alu4bit/alu4bitvhd.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <T>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <Temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greatequal for signal <Flag$cmp_ge0000> created at line 93.
    Found 4-bit comparator greatequal for signal <Flag$cmp_ge0001> created at line 122.
    Found 4-bit addsub for signal <Result$addsub0000>.
    Found 4-bit xor2 for signal <Result$xor0000> created at line 71.
    Found 4-bit 8-to-1 multiplexer for signal <T$mux0000> created at line 87.
    Found 4-bit adder for signal <Temp$add0000> created at line 118.
    Found 5-bit adder carry in for signal <Temp$addsub0000>.
    Found 5-bit 8-to-1 multiplexer for signal <Temp$mux0000> created at line 87.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <alu4bitvhd> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
 5-bit adder carry in                                  : 1
# Latches                                              : 2
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greatequal                           : 2
# Multiplexers                                         : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
 5-bit adder carry in                                  : 1
# Latches                                              : 2
 4-bit latch                                           : 1
 5-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greatequal                           : 2
# Multiplexers                                         : 2
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu4bitvhd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu4bitvhd, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : alu4bitvhd.ngr
Top Level Output File Name         : alu4bitvhd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 122
#      LUT2                        : 4
#      LUT3                        : 30
#      LUT3_L                      : 1
#      LUT4                        : 60
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 4
#      MUXF5                       : 17
#      XORCY                       : 4
# FlipFlops/Latches                : 9
#      LD                          : 5
#      LDE                         : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 17
#      IBUF                        : 12
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       52  out of   1920     2%  
 Number of Slice Flip Flops:              9  out of   3840     0%  
 Number of 4 input LUTs:                 97  out of   3840     2%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    173     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
M                                  | IBUF+BUFG              | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.351ns (Maximum Frequency: 136.036MHz)
   Minimum input arrival time before clock: 8.674ns
   Maximum output required time after clock: 11.529ns
   Maximum combinational path delay: 22.209ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'M'
  Clock period: 7.351ns (frequency: 136.036MHz)
  Total number of paths / destination ports: 52 / 9
-------------------------------------------------------------------------
Delay:               7.351ns (Levels of Logic = 8)
  Source:            T_0 (LATCH)
  Destination:       Temp_3 (LATCH)
  Source Clock:      M falling
  Destination Clock: M falling

  Data Path: T_0 to Temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              6   0.633   1.029  T_0 (T_0)
     LUT4:I3->O            1   0.551   0.996  Temp_mux0001<0>1 (Temp_mux0001<0>)
     LUT2:I1->O            1   0.551   0.000  Madd_Temp_addsub0000_lut<0> (Madd_Temp_addsub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Madd_Temp_addsub0000_cy<0> (Madd_Temp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_Temp_addsub0000_cy<1> (Madd_Temp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_Temp_addsub0000_cy<2> (Madd_Temp_addsub0000_cy<2>)
     XORCY:CI->O           2   0.904   0.945  Madd_Temp_addsub0000_xor<3> (Temp_addsub0000<3>)
     LUT3:I2->O            1   0.551   0.000  Mmux_Temp_mux0000_2_f5_2_G (N32)
     MUXF5:I1->O           1   0.360   0.000  Mmux_Temp_mux0000_2_f5_2 (Temp_mux0000<3>)
     LD:D                      0.203          Temp_3
    ----------------------------------------
    Total                      7.351ns (4.381ns logic, 2.970ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M'
  Total number of paths / destination ports: 199 / 13
-------------------------------------------------------------------------
Offset:              8.674ns (Levels of Logic = 8)
  Source:            Operation<1> (PAD)
  Destination:       Temp_3 (LATCH)
  Destination Clock: M falling

  Data Path: Operation<1> to Temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.821   2.249  Operation_1_IBUF (Operation_1_IBUF)
     LUT2:I0->O            3   0.551   0.975  Temp_mux0001<1>1_SW0 (N211)
     LUT4:I2->O            1   0.551   0.000  Madd_Temp_addsub0000_lut<1> (Madd_Temp_addsub0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  Madd_Temp_addsub0000_cy<1> (Madd_Temp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_Temp_addsub0000_cy<2> (Madd_Temp_addsub0000_cy<2>)
     XORCY:CI->O           2   0.904   0.945  Madd_Temp_addsub0000_xor<3> (Temp_addsub0000<3>)
     LUT3:I2->O            1   0.551   0.000  Mmux_Temp_mux0000_2_f5_2_G (N32)
     MUXF5:I1->O           1   0.360   0.000  Mmux_Temp_mux0000_2_f5_2 (Temp_mux0000<3>)
     LD:D                      0.203          Temp_3
    ----------------------------------------
    Total                      8.674ns (4.505ns logic, 4.169ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              11.529ns (Levels of Logic = 4)
  Source:            Temp_1 (LATCH)
  Destination:       Result<1> (PAD)
  Source Clock:      M falling

  Data Path: Temp_1 to Result<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.633   0.975  Temp_1 (Temp_1)
     LUT4:I2->O            1   0.551   0.827  Result<1>136 (Result<1>136)
     LUT4:I3->O            1   0.551   0.996  Result<1>182_SW0 (N43)
     LUT4:I1->O            1   0.551   0.801  Result<1>182 (Result_1_OBUF)
     OBUF:I->O                 5.644          Result_1_OBUF (Result<1>)
    ----------------------------------------
    Total                     11.529ns (7.930ns logic, 3.599ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 921 / 5
-------------------------------------------------------------------------
Delay:               22.209ns (Levels of Logic = 11)
  Source:            A<1> (PAD)
  Destination:       Result<3> (PAD)

  Data Path: A<1> to Result<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            1   0.551   0.801  Flag_cmp_ge00002 (Flag_cmp_ge00001)
     MUXF5:S->O            5   0.621   1.116  Flag_cmp_ge00001_f5 (Flag_cmp_ge0000)
     LUT4:I1->O            5   0.551   1.260  Result_mux0001<0>11 (N01)
     LUT3:I0->O            3   0.551   1.246  Result_mux0001<1>1 (Result_mux0001<1>)
     LUT4:I0->O            1   0.551   0.996  Maddsub_Result_addsub0000_lut<1>_SW0 (N9)
     LUT4:I1->O            2   0.551   1.216  Maddsub_Result_addsub0000_lut<1> (Maddsub_Result_addsub0000_lut<1>)
     LUT3:I0->O            2   0.551   0.877  Maddsub_Result_addsub0000_xor<3>111 (N111)
     MUXF5:S->O            1   0.621   0.869  Maddsub_Result_addsub0000_xor<3>121_f5 (N28)
     LUT4:I2->O            1   0.551   0.801  Result<3>140 (Result_3_OBUF)
     OBUF:I->O                 5.644          Result_3_OBUF (Result<3>)
    ----------------------------------------
    Total                     22.209ns (11.564ns logic, 10.645ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 41.32 secs
 
--> 

Total memory usage is 218948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

