<<<<<<< HEAD
<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - I Emb _SY_.doc</title><meta name="author" content="Administrator"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 .s1 { color: #444; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 12pt; }
 h1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 .p, p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; margin:0pt; }
 .s4 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 1; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 li {display: block; }
 #l2 {padding-left: 0pt;counter-reset: d1 1; }
 #l2> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: e1 1; }
 #l3> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 li {display: block; }
 #l4 {padding-left: 0pt;counter-reset: f1 1; }
 #l4> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: f1 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: g1 1; }
 #l5> li>*:first-child:before {counter-increment: g1; content: counter(g1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: g1 0;  }
</style></head><body><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 101 Advanced Mathematics</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Solution of Partial Differential Equation (PDE) by separation of variable method, numerical solution of PDE (Laplace, Poisson’s, Parabola) using finite difference methods, Elementary properties of FT, DFT, WFT, Wavelet transform, Haar transform.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II</h1><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Probability, compound probability and discrete random variable. Binomial, Normal,</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Poisson’s</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">distribution. Sampling distribution, elementary concept of estimation and theory of hypothesis, recurred relations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Stochastic process, Markov process transition probability transition probability matrix, just and higher order Markov process, Markov chain. Queuing system, transient and steady state, traffic intensity, distribution queuing system, concepts of queuing models (M/M/1: Infinity/ Infinity/ FC FS), (M/M/1: N/ Infinity/ FC FS), (M/M/S: Infinity/ Infinity/ FC FS)</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Operations of fuzzy sets, fuzzy arithmetic &amp; relations, fuzzy relation equations, fuzzy logics. MATLAB introduction, programming in MATLAB scripts, functions and their application.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction and definition of reliability, derivation of reliability functions, Failure rate, Hazard rate, mean time t future &amp; their relations, concepts of fault tolerant analysis, Elementary idea about decision theory and goal programming.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Reference Books:</h1><ol id="l1"><li data-list-text="1."><p style="padding-left: 15pt;text-indent: -10pt;text-align: left;">Higher Engineering Mathematics by B.V. Ramana, Tata Mc Hill.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Advance Engineering Mathematics by Ervin Kreszig, Wiley Easten Edd.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Applied Numerical Methods with MATLAB by Steven C Chapra, TMH.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Introductory Methods of Numerical Analysis by S.S. Shastry,</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Introduction of Numerical Analysis by Forberg</p></li><li data-list-text="6."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Numerical Solution of Differential Equation by M. K. Jain</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Numerical Mathematical Analysis By James B. Scarborogh</p></li><li data-list-text="8."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fourier Transforms by J. N. Sheddon</p></li><li data-list-text="9."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fuzzy Logic in Engineering by T. J. Ross</p></li><li data-list-text="10."><p style="padding-left: 25pt;text-indent: -20pt;text-align: left;">Fuzzy Sets Theory &amp; its Applications by H. J. Zimmersoms</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 102 <span style=" color: #000;">CMOS VLSI Design</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit I</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">VLSI design methodologies: <span class="p">VLSI Design flow, Design Hierarchy, Regularity, Modularity and Locality, VLSI design styles, Design quality, Packaging technology. MOS device design equations, Second order effects, the complementary CMOS Inverter DC characteristics.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit II</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Circuit Characterization and Performance Estimation: <span class="p">Parasitic effect in Integrated Circuits, Resistance estimation, capacitance estimation, Inductance. Switching characteristics, CMOSGate transistor sizing, Power dissipation, CMOS Logic Structures, Clocking Strategies.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit III</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">CMOS Process Enhancement and Layout Considerations: <span class="p">Interconnect, circuit elements, Stick diagram, Layout design rules, Latchup, latchup triggering, latchup prevention, Technology</span></h1><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">related CAD issues.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit IV</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Subsystem Design: <span class="p">Structured design of combinational logic- parity generator, Multiplexer, code converters. Clocked sequential circuits- two phase clocking, charge storage, dynamic register element, dynamic shift register. Subsystem design process, Design of ALU subsystem, Adders, Multipliers. Commonly used storage/ memory elements.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Field Programmable Devices<span class="p">: Definitions of Relevant Terminology, Evolution of Programmable Logic Devices, User- Programmable Switch Technologies, Computer Aided Design (CAD) Flow for FPDs, Programmable Logic, Programmable Logic Structures, Programmable Interconnect, Reprogrammable Gate Array, Commercially Available SPLDs, CPLDs and FPGAs, Gate Array Design, Sea-of-Gates.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ References</h1><ol id="l2"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">D.A. Pucknell, K. Eshraghian, <i>Basic VLSI Design</i>, PHI, 3rd Ed.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">John P. Uyemura, <i>Introduction to VLSI Circuits and Systems</i>, John Wiley &amp; Sons.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Niel H.E. Weste, K. Eshraghian,, <i>Principles of CMOS VLSI Design</i>, Person, 2nd Ed.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Mead and L. Conway, <i>Introduction to VLSI Systems, </i>Addison-Wesley.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">A. Mukherjee, <i>Introduction to nMOS and CMOS VLSI systems design</i>, Prentice Hall.</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 103 <span style=" color: #000;">Advanced Logic Design</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Course overview; design concepts, introduction to logic circuit and Verilog. Implementation technology, CMOS logic gates, programmable logic devices. Optimized implementations of logic functions, canonical representations, Karnaugh maps, factoring, functional decomposition, NAND/NOR networks, bubble pushing.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Verilog data types and operators, modules and ports, gate level modeling, time simulation/ scheduler. Circuit issues. Verilog behavioral models, number representation and arithmetic circuits, positional notation, signed numbers, arithmetic operations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Verilog specifications of combinational circuits, combinational logic building blocks, encoders/decoders, arithmetic comparison, etc. The basic latch, gated SR and D latch, master-slave and edge-triggered flip flops, counters, shift registers, Design examples, introduction to finite state machines; introduction to ModelSim.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Synchronous sequential circuits, design process, state assignment, hazards, glitches, asynchronous design, Metastability, Noise margins, Power, fan-out, skew Finite state machine design examples, Verilog representations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ Reference Books</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l3"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">John F. Wakerly, <i>Digital Design</i>, Pearson Education Asia, 3rd Ed.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">M. M. Mano, <i>Digital Design, </i>Pearson Education, 3rd Ed.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">C. H. Roth, Jr., <i>Fundamentals of Logic Design</i>, Jaico Publishing House.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fletcher, <i>An Engineering Approach to Digital Design</i>, PHI.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">J. M. Yarbrough, <i>Digital Logic</i>, Thomson Learning.</p></li><li data-list-text="6."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Stephen Brown and Zvonko Vranesic, <i>Fundamentals of Digital Logic with Verilog Design</i>, McGraw-Hill Higher Education, 2003, ISBN 0-07-283878-7.</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Samir Palnitkar, <i>Verilog HDL, </i>Prentice Hall, 2nd Edition, 2003, ISBN 0-13-044911</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 104 <span style=" color: #000;">Digital Signal Processing</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I – Introduction to Discrete Time Signals</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Sequences; representation of signals on orthogonal basis; Sampling and Reconstruction of signals.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II – Discrete Systems</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Attributes; Z-Transform; Analysis of LSI systems; Frequency analysis; Inverse systems, Discrete Fourier Transform (DFT), Fast Fourier Transform algorithms, Implementation of discrete time systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III – Design of FIR Digital Filters</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Window method, Park-McClellan&#39;s method; Effect of finite register length in FIR filter design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV – Design of IIR Digital Filters</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Butterworth, Chebyshev and Elliptic Approximations; Lowpass, Bandpass, Bandstop and High pass filters.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V – Introduction to VLSI DSP</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Transformations for high speed using pipelining, retiming, parallel processing, and folding techniques; Design of programmable DSPs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Texts/References</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l4"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">A.V. Oppenheim and Schafer, <i>Discrete Time Signal Processing</i>, Prentice Hall, 1989.</p></li><li data-list-text="2."><p style="padding-left: 15pt;text-indent: -10pt;text-align: left;"><span class="s4">	</span>John G. Proakis and D.G. Manolakis, <i>Digital Signal Processing: Principle, Algorithms and Applications</i>, Prentice Hall, 1997.</p></li><li data-list-text="3."><p style="padding-left: 11pt;text-indent: -6pt;text-align: left;">L.R. Rabiner and B. Gold, <i>Theory and Application of Digital Signal Processing</i>, Prentice Hall, 1992.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">J.R. Johnson, <i>Introduction to Digital Signal Processing</i>, Prentice Hall, 1992.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;"><span class="s4">	</span>D. J. DeFatta, J. G. Lucas and W. S. Hodgkiss, <i>Digital Signal Processing</i>, J Wiley and Sons, Singapore, 1988.</p></li><li data-list-text="6."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;"><span class="s4">	</span>K.K. Parhi, <i>VLSI Digital Signal Processing Systems: Design and Implementation</i>, Wiley.</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 105 <span style=" color: #000;">Embedded Microcontrollers Programming</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Embedded System Overview : Embedded System definition.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Processor Technology : General purpose, Single Purpose, Application Specific, Super scalar, Pipelined, Very Long Instruction Word (VLIW) Processor, Microprocessors, Micro controllers and DSP Processors. Embedded Processors in VLSI circuit.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-II</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Architectural Issues : CISC, RISC, DSP and Harvard/Princeton Architectures. Memory : ROM, EPROM, EEPROM, FLASH, RAM, SRAM, DRAM, SDRAM,</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">NVRAM, EDORAM, DDRRAM, Memory Hierarchy and Cache.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Interfacing : Interfacing using Glue Logic, Interrupt, DMA, I/O Bus structure, I/O devices, Serial Communication Protocols, Parallel Communication Protocols, Wireless Protocols.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Introduction to 8-bit Microcontrollers e.g. 8051, 68HC11, 80196, Timers/Counters, USART. Detailed study of 8051 microcontroller, with its programming in assembly language and Interrupts, Serial Programming etc.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Interfacing of Microcontroller such as SPI, PWM, WDT, Input Capture , Output Compare Modes, Interfacing LED, Switches, ADC, DAC, LCD , RTC. Idea about the C programming of Microcontroller. I2C, CAN bus architecture.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-V</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to 16/32-bit microcontrollers.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to ARM Architecture and Organization, Difference between ARM7 , ARM9 &amp; ARM11 TDMI, ARM programming model, ARM Instruction set.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/References</h1><ol id="l5"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">David E. Simon, <i>An Embedded Software Primer</i>, Pearson Education.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Dr. RajKamal, <i>Embedded Systems</i>, TMH.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Vahid &amp; Givargis, <i>Embedded System Design</i>,John Wiley &amp; Sons.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">K. J. Ayala , <i>8051 Microcontrollers</i>, Penram International, Second Edition</p></li><li data-list-text="5."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">M. A. Mazidi &amp; J. G. Mazidi, <i>8051 Microcontroller and Embedded System, </i>Pearson Education Asia</p></li><li data-list-text="6."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">J. W. Valvano, <i>Embedded Microcomputer Systems - Real Time Interfacing</i>, Thomson Asia  Pte. Ltd.</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">R. H. Barnett, <i>8051 family of Microcontrollers, </i>PHI.</p></li><li data-list-text="8."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Peter Spasov, <i>Microcontroller Technology: The 68HC11</i>, PHI, Fourth Edition</p></li><li data-list-text="9."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">Dr. Rajkamal, <i>Microcontrollers (Architecture, Programming, Interfacing and System Design), </i>Pearson Education.</p></li></ol></body></html>
=======
<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - I Emb _SY_.doc</title><meta name="author" content="Administrator"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 .s1 { color: #444; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 12pt; }
 h1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 12pt; }
 .p, p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; margin:0pt; }
 .s4 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 1; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 li {display: block; }
 #l2 {padding-left: 0pt;counter-reset: d1 1; }
 #l2> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: e1 1; }
 #l3> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 li {display: block; }
 #l4 {padding-left: 0pt;counter-reset: f1 1; }
 #l4> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: f1 0;  }
 li {display: block; }
 #l5 {padding-left: 0pt;counter-reset: g1 1; }
 #l5> li>*:first-child:before {counter-increment: g1; content: counter(g1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 #l5> li:first-child>*:first-child:before {counter-increment: g1 0;  }
</style></head><body><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 101 Advanced Mathematics</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Solution of Partial Differential Equation (PDE) by separation of variable method, numerical solution of PDE (Laplace, Poisson’s, Parabola) using finite difference methods, Elementary properties of FT, DFT, WFT, Wavelet transform, Haar transform.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II</h1><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Probability, compound probability and discrete random variable. Binomial, Normal,</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Poisson’s</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">distribution. Sampling distribution, elementary concept of estimation and theory of hypothesis, recurred relations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Stochastic process, Markov process transition probability transition probability matrix, just and higher order Markov process, Markov chain. Queuing system, transient and steady state, traffic intensity, distribution queuing system, concepts of queuing models (M/M/1: Infinity/ Infinity/ FC FS), (M/M/1: N/ Infinity/ FC FS), (M/M/S: Infinity/ Infinity/ FC FS)</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Operations of fuzzy sets, fuzzy arithmetic &amp; relations, fuzzy relation equations, fuzzy logics. MATLAB introduction, programming in MATLAB scripts, functions and their application.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction and definition of reliability, derivation of reliability functions, Failure rate, Hazard rate, mean time t future &amp; their relations, concepts of fault tolerant analysis, Elementary idea about decision theory and goal programming.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Reference Books:</h1><ol id="l1"><li data-list-text="1."><p style="padding-left: 15pt;text-indent: -10pt;text-align: left;">Higher Engineering Mathematics by B.V. Ramana, Tata Mc Hill.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Advance Engineering Mathematics by Ervin Kreszig, Wiley Easten Edd.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Applied Numerical Methods with MATLAB by Steven C Chapra, TMH.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Introductory Methods of Numerical Analysis by S.S. Shastry,</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Introduction of Numerical Analysis by Forberg</p></li><li data-list-text="6."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Numerical Solution of Differential Equation by M. K. Jain</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Numerical Mathematical Analysis By James B. Scarborogh</p></li><li data-list-text="8."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fourier Transforms by J. N. Sheddon</p></li><li data-list-text="9."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fuzzy Logic in Engineering by T. J. Ross</p></li><li data-list-text="10."><p style="padding-left: 25pt;text-indent: -20pt;text-align: left;">Fuzzy Sets Theory &amp; its Applications by H. J. Zimmersoms</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 102 <span style=" color: #000;">CMOS VLSI Design</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit I</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">VLSI design methodologies: <span class="p">VLSI Design flow, Design Hierarchy, Regularity, Modularity and Locality, VLSI design styles, Design quality, Packaging technology. MOS device design equations, Second order effects, the complementary CMOS Inverter DC characteristics.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit II</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Circuit Characterization and Performance Estimation: <span class="p">Parasitic effect in Integrated Circuits, Resistance estimation, capacitance estimation, Inductance. Switching characteristics, CMOSGate transistor sizing, Power dissipation, CMOS Logic Structures, Clocking Strategies.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit III</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">CMOS Process Enhancement and Layout Considerations: <span class="p">Interconnect, circuit elements, Stick diagram, Layout design rules, Latchup, latchup triggering, latchup prevention, Technology</span></h1><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">related CAD issues.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">Unit IV</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Subsystem Design: <span class="p">Structured design of combinational logic- parity generator, Multiplexer, code converters. Clocked sequential circuits- two phase clocking, charge storage, dynamic register element, dynamic shift register. Subsystem design process, Design of ALU subsystem, Adders, Multipliers. Commonly used storage/ memory elements.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit V</h1><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Field Programmable Devices<span class="p">: Definitions of Relevant Terminology, Evolution of Programmable Logic Devices, User- Programmable Switch Technologies, Computer Aided Design (CAD) Flow for FPDs, Programmable Logic, Programmable Logic Structures, Programmable Interconnect, Reprogrammable Gate Array, Commercially Available SPLDs, CPLDs and FPGAs, Gate Array Design, Sea-of-Gates.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ References</h1><ol id="l2"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">D.A. Pucknell, K. Eshraghian, <i>Basic VLSI Design</i>, PHI, 3rd Ed.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">John P. Uyemura, <i>Introduction to VLSI Circuits and Systems</i>, John Wiley &amp; Sons.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Niel H.E. Weste, K. Eshraghian,, <i>Principles of CMOS VLSI Design</i>, Person, 2nd Ed.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Mead and L. Conway, <i>Introduction to VLSI Systems, </i>Addison-Wesley.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">A. Mukherjee, <i>Introduction to nMOS and CMOS VLSI systems design</i>, Prentice Hall.</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 103 <span style=" color: #000;">Advanced Logic Design</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Course overview; design concepts, introduction to logic circuit and Verilog. Implementation technology, CMOS logic gates, programmable logic devices. Optimized implementations of logic functions, canonical representations, Karnaugh maps, factoring, functional decomposition, NAND/NOR networks, bubble pushing.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit II</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Verilog data types and operators, modules and ports, gate level modeling, time simulation/ scheduler. Circuit issues. Verilog behavioral models, number representation and arithmetic circuits, positional notation, signed numbers, arithmetic operations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Verilog specifications of combinational circuits, combinational logic building blocks, encoders/decoders, arithmetic comparison, etc. The basic latch, gated SR and D latch, master-slave and edge-triggered flip flops, counters, shift registers, Design examples, introduction to finite state machines; introduction to ModelSim.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Synchronous sequential circuits, design process, state assignment, hazards, glitches, asynchronous design, Metastability, Noise margins, Power, fan-out, skew Finite state machine design examples, Verilog representations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/ Reference Books</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l3"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">John F. Wakerly, <i>Digital Design</i>, Pearson Education Asia, 3rd Ed.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">M. M. Mano, <i>Digital Design, </i>Pearson Education, 3rd Ed.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">C. H. Roth, Jr., <i>Fundamentals of Logic Design</i>, Jaico Publishing House.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Fletcher, <i>An Engineering Approach to Digital Design</i>, PHI.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">J. M. Yarbrough, <i>Digital Logic</i>, Thomson Learning.</p></li><li data-list-text="6."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Stephen Brown and Zvonko Vranesic, <i>Fundamentals of Digital Logic with Verilog Design</i>, McGraw-Hill Higher Education, 2003, ISBN 0-07-283878-7.</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Samir Palnitkar, <i>Verilog HDL, </i>Prentice Hall, 2nd Edition, 2003, ISBN 0-13-044911</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 104 <span style=" color: #000;">Digital Signal Processing</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I – Introduction to Discrete Time Signals</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Sequences; representation of signals on orthogonal basis; Sampling and Reconstruction of signals.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II – Discrete Systems</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Attributes; Z-Transform; Analysis of LSI systems; Frequency analysis; Inverse systems, Discrete Fourier Transform (DFT), Fast Fourier Transform algorithms, Implementation of discrete time systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III – Design of FIR Digital Filters</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Window method, Park-McClellan&#39;s method; Effect of finite register length in FIR filter design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV – Design of IIR Digital Filters</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Butterworth, Chebyshev and Elliptic Approximations; Lowpass, Bandpass, Bandstop and High pass filters.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V – Introduction to VLSI DSP</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Transformations for high speed using pipelining, retiming, parallel processing, and folding techniques; Design of programmable DSPs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Texts/References</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l4"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">A.V. Oppenheim and Schafer, <i>Discrete Time Signal Processing</i>, Prentice Hall, 1989.</p></li><li data-list-text="2."><p style="padding-left: 15pt;text-indent: -10pt;text-align: left;"><span class="s4">	</span>John G. Proakis and D.G. Manolakis, <i>Digital Signal Processing: Principle, Algorithms and Applications</i>, Prentice Hall, 1997.</p></li><li data-list-text="3."><p style="padding-left: 11pt;text-indent: -6pt;text-align: left;">L.R. Rabiner and B. Gold, <i>Theory and Application of Digital Signal Processing</i>, Prentice Hall, 1992.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">J.R. Johnson, <i>Introduction to Digital Signal Processing</i>, Prentice Hall, 1992.</p></li><li data-list-text="5."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;"><span class="s4">	</span>D. J. DeFatta, J. G. Lucas and W. S. Hodgkiss, <i>Digital Signal Processing</i>, J Wiley and Sons, Singapore, 1988.</p></li><li data-list-text="6."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;"><span class="s4">	</span>K.K. Parhi, <i>VLSI Digital Signal Processing Systems: Design and Implementation</i>, Wiley.</p></li></ol><p class="s1" style="padding-top: 3pt;padding-left: 82pt;text-indent: 0pt;text-align: center;">MEVD – 105 <span style=" color: #000;">Embedded Microcontrollers Programming</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-I</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Embedded System Overview : Embedded System definition.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Processor Technology : General purpose, Single Purpose, Application Specific, Super scalar, Pipelined, Very Long Instruction Word (VLIW) Processor, Microprocessors, Micro controllers and DSP Processors. Embedded Processors in VLSI circuit.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-II</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Architectural Issues : CISC, RISC, DSP and Harvard/Princeton Architectures. Memory : ROM, EPROM, EEPROM, FLASH, RAM, SRAM, DRAM, SDRAM,</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 14pt;text-align: left;">NVRAM, EDORAM, DDRRAM, Memory Hierarchy and Cache.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Interfacing : Interfacing using Glue Logic, Interrupt, DMA, I/O Bus structure, I/O devices, Serial Communication Protocols, Parallel Communication Protocols, Wireless Protocols.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-III</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Introduction to 8-bit Microcontrollers e.g. 8051, 68HC11, 80196, Timers/Counters, USART. Detailed study of 8051 microcontroller, with its programming in assembly language and Interrupts, Serial Programming etc.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-IV</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Interfacing of Microcontroller such as SPI, PWM, WDT, Input Capture , Output Compare Modes, Interfacing LED, Switches, ADC, DAC, LCD , RTC. Idea about the C programming of Microcontroller. I2C, CAN bus architecture.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Unit-V</h1><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to 16/32-bit microcontrollers.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Introduction to ARM Architecture and Organization, Difference between ARM7 , ARM9 &amp; ARM11 TDMI, ARM programming model, ARM Instruction set.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Text/References</h1><ol id="l5"><li data-list-text="1."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">David E. Simon, <i>An Embedded Software Primer</i>, Pearson Education.</p></li><li data-list-text="2."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Dr. RajKamal, <i>Embedded Systems</i>, TMH.</p></li><li data-list-text="3."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Vahid &amp; Givargis, <i>Embedded System Design</i>,John Wiley &amp; Sons.</p></li><li data-list-text="4."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">K. J. Ayala , <i>8051 Microcontrollers</i>, Penram International, Second Edition</p></li><li data-list-text="5."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">M. A. Mazidi &amp; J. G. Mazidi, <i>8051 Microcontroller and Embedded System, </i>Pearson Education Asia</p></li><li data-list-text="6."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">J. W. Valvano, <i>Embedded Microcomputer Systems - Real Time Interfacing</i>, Thomson Asia  Pte. Ltd.</p></li><li data-list-text="7."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">R. H. Barnett, <i>8051 family of Microcontrollers, </i>PHI.</p></li><li data-list-text="8."><p style="padding-left: 18pt;text-indent: -13pt;line-height: 14pt;text-align: left;">Peter Spasov, <i>Microcontroller Technology: The 68HC11</i>, PHI, Fourth Edition</p></li><li data-list-text="9."><p style="padding-left: 18pt;text-indent: -13pt;text-align: left;">Dr. Rajkamal, <i>Microcontrollers (Architecture, Programming, Interfacing and System Design), </i>Pearson Education.</p></li></ol></body></html>
>>>>>>> html
