Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr  7 15:59:31 2021
| Host         : k-dhanunjaya-achari-hp-245-g6-notebook-pc running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (278)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: f1/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (278)
--------------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.868        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.868        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.567ns (40.512%)  route 2.301ns (59.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.514     9.096    f1/counter_0
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[12]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[6]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[7]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[8]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.567ns (42.144%)  route 2.151ns (57.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.364     8.946    f1/counter_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[9]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_CE)      -0.205    14.963    f1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 f1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.567ns (42.135%)  route 2.152ns (57.865%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.228    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.478     5.706 f  f1/counter_reg[3]/Q
                         net (fo=3, routed)           0.830     6.536    f1/counter[3]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.301     6.837 r  f1/counter0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.837    f1/counter0_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.387 r  f1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.387    f1/counter0_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  f1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.958     8.458    f1/counter0_carry__0_n_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.582 r  f1/counter[15]_i_1/O
                         net (fo=16, routed)          0.365     8.947    f1/counter_0
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.928    f1/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y97         FDCE (Setup_fdce_C_CE)      -0.169    14.999    f1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/clock_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    f1/clk_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  f1/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  f1/clock_reg/Q
                         net (fo=2, routed)           0.175     1.823    f1/clock_OBUF
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  f1/clock_i_1/O
                         net (fo=1, routed)           0.000     1.868    f1/clock_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  f1/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    f1/clk_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  f1/clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120     1.603    f1/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 f1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  f1/counter_reg[0]/Q
                         net (fo=5, routed)           0.180     1.806    f1/counter[0]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  f1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    f1/counter[0]_i_1_n_0
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDCE (Hold_fdce_C_D)         0.091     1.575    f1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 f1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.360ns (56.592%)  route 0.276ns (43.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  f1/counter_reg[11]/Q
                         net (fo=4, routed)           0.134     1.759    f1/counter[11]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  f1/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.143     2.012    f1/data0[11]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.108     2.120 r  f1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.120    f1/counter[11]_i_1_n_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.092     1.576    f1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 f1/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.358ns (50.623%)  route 0.349ns (49.378%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  f1/counter_reg[6]/Q
                         net (fo=5, routed)           0.198     1.824    f1/counter[6]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.934 r  f1/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.151     2.085    f1/data0[6]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.107     2.192 r  f1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.192    f1/counter[6]_i_1_n_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.092     1.576    f1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 f1/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.421ns (56.310%)  route 0.327ns (43.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.148     1.632 r  f1/counter_reg[15]/Q
                         net (fo=4, routed)           0.137     1.769    f1/counter[15]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.933 r  f1/counter_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.190     2.123    f1/data0[15]
    SLICE_X54Y97         LUT2 (Prop_lut2_I1_O)        0.109     2.232 r  f1/counter[15]_i_2/O
                         net (fo=1, routed)           0.000     2.232    f1/counter[15]_i_2_n_0
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.131     1.615    f1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 f1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.395ns (51.881%)  route 0.366ns (48.119%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X53Y98         FDCE                                         r  f1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  f1/counter_reg[0]/Q
                         net (fo=5, routed)           0.262     1.888    f1/counter[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.035 r  f1/counter_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.104     2.139    f1/data0[1]
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.107     2.246 r  f1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.246    f1/counter[1]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[1]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.120     1.619    f1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 f1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.393ns (52.772%)  route 0.352ns (47.228%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  f1/counter_reg[11]/Q
                         net (fo=4, routed)           0.134     1.759    f1/counter[11]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.903 r  f1/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.218     2.121    f1/data0[12]
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.108     2.229 r  f1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.229    f1/counter[12]_i_1_n_0
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  f1/counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.107     1.591    f1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 f1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.381ns (49.004%)  route 0.396ns (50.996%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    f1/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  f1/counter_reg[14]/Q
                         net (fo=4, routed)           0.201     1.849    f1/counter[14]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.959 r  f1/counter_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.195     2.155    f1/data0[14]
    SLICE_X54Y97         LUT2 (Prop_lut2_I1_O)        0.107     2.262 r  f1/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.262    f1/counter[14]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    f1/clk_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  f1/counter_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.120     1.604    f1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 f1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.381ns (48.827%)  route 0.399ns (51.173%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  f1/counter_reg[2]/Q
                         net (fo=3, routed)           0.124     1.771    f1/counter[2]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.881 r  f1/counter_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.275     2.157    f1/data0[2]
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.107     2.264 r  f1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    f1/counter[2]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121     1.604    f1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 f1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.467ns (58.328%)  route 0.334ns (41.672%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.564     1.483    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  f1/counter_reg[2]/Q
                         net (fo=3, routed)           0.124     1.771    f1/counter[2]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.968 r  f1/counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.210     2.178    f1/data0[3]
    SLICE_X54Y95         LUT2 (Prop_lut2_I1_O)        0.106     2.284 r  f1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.284    f1/counter[3]_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  f1/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.131     1.614    f1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    f1/clock_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    f1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    f1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    f1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    f1/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    f1/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    f1/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    f1/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    f1/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    f1/clock_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    f1/clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    f1/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    f1/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    f1/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    f1/clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    f1/clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    f1/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    f1/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    f1/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    f1/counter_reg[3]/C



