// Seed: 2973294370
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  wand id_3 = id_2, id_4;
  assign id_0 = 1;
  type_9(
      id_3[1], 1'b0 != id_1
  );
  logic id_5;
endmodule
