// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_4_no_rel_HH_
#define _subconv_3x3_4_no_rel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_CeG.h"

namespace ap_rtl {

struct subconv_3x3_4_no_rel : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<7> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<12> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_24_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_24_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_24_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_9_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_9_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_10_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_10_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_11_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_11_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_12_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_12_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_13_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_13_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_13_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_14_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_14_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_14_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_15_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_15_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_15_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_16_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_16_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_16_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_17_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_17_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_17_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_18_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_18_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_18_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_19_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_19_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_19_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_20_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_20_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_20_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_21_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_21_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_21_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_22_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_22_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_22_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_23_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_23_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_23_q0;


    // Module declarations
    subconv_3x3_4_no_rel(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_4_no_rel);

    ~subconv_3x3_4_no_rel();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_CeG<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,32,8>* ShuffleNetV2_mux_CeG_x_U736;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > next_mul_fu_578_p2;
    sc_signal< sc_lv<15> > next_mul_reg_1330;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_86_cast_fu_611_p1;
    sc_signal< sc_lv<11> > tmp_86_cast_reg_1335;
    sc_signal< sc_lv<12> > tmp_89_cast_fu_645_p1;
    sc_signal< sc_lv<12> > tmp_89_cast_reg_1340;
    sc_signal< sc_lv<7> > co_3_fu_655_p2;
    sc_signal< sc_lv<7> > co_3_reg_1348;
    sc_signal< sc_lv<32> > arrayNo_cast_fu_661_p1;
    sc_signal< sc_lv<32> > arrayNo_cast_reg_1353;
    sc_signal< sc_lv<1> > exitcond9_fu_649_p2;
    sc_signal< sc_lv<12> > tmp_94_cast_fu_705_p1;
    sc_signal< sc_lv<12> > tmp_94_cast_reg_1358;
    sc_signal< sc_lv<7> > bias_V_addr_reg_1363;
    sc_signal< sc_lv<13> > tmp_90_fu_738_p2;
    sc_signal< sc_lv<13> > tmp_90_reg_1368;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > idx_urem_fu_762_p3;
    sc_signal< sc_lv<1> > exitcond1_fu_744_p2;
    sc_signal< sc_lv<12> > output_V_addr_reg_1381;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > h_3_fu_790_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_784_p2;
    sc_signal< sc_lv<11> > tmp_95_fu_811_p2;
    sc_signal< sc_lv<11> > tmp_95_reg_1394;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_3_fu_823_p2;
    sc_signal< sc_lv<2> > m_3_reg_1402;
    sc_signal< sc_lv<6> > tmp_98_fu_854_p1;
    sc_signal< sc_lv<6> > tmp_98_reg_1407;
    sc_signal< sc_lv<1> > exitcond3_fu_817_p2;
    sc_signal< sc_lv<8> > tmp_99_fu_858_p1;
    sc_signal< sc_lv<8> > tmp_99_reg_1412;
    sc_signal< sc_lv<9> > tmp_97_fu_876_p2;
    sc_signal< sc_lv<9> > tmp_97_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<2> > n_3_fu_902_p2;
    sc_signal< sc_lv<2> > n_3_reg_1430;
    sc_signal< sc_lv<9> > tmp_101_fu_928_p2;
    sc_signal< sc_lv<9> > tmp_101_reg_1435;
    sc_signal< sc_lv<1> > exitcond_fu_896_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > weight_V_load_reg_1560;
    sc_signal< sc_lv<8> > tmp_28_fu_960_p26;
    sc_signal< sc_lv<8> > tmp_28_reg_1565;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > p_Val2_2_fu_1019_p2;
    sc_signal< sc_lv<16> > p_Val2_2_reg_1570;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_103_reg_1575;
    sc_signal< sc_lv<16> > p_Val2_22_fu_1045_p2;
    sc_signal< sc_lv<16> > p_Val2_22_reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > signbit_reg_1585;
    sc_signal< sc_lv<8> > p_Val2_24_fu_1079_p2;
    sc_signal< sc_lv<8> > p_Val2_24_reg_1592;
    sc_signal< sc_lv<1> > newsignbit_fu_1085_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_1598;
    sc_signal< sc_lv<1> > carry_fu_1099_p2;
    sc_signal< sc_lv<1> > carry_reg_1604;
    sc_signal< sc_lv<2> > tmp_35_reg_1611;
    sc_signal< sc_lv<1> > p_38_i_i_fu_1157_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_1617;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > tmp_37_fu_1173_p2;
    sc_signal< sc_lv<1> > tmp_37_reg_1622;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_1184_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_1627;
    sc_signal< sc_lv<1> > underflow_fu_1201_p2;
    sc_signal< sc_lv<1> > underflow_reg_1632;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1206_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_1637;
    sc_signal< sc_lv<8> > sum_V_fu_1233_p3;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > isneg_reg_1647;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > result_V_fu_1263_p2;
    sc_signal< sc_lv<8> > result_V_reg_1654;
    sc_signal< sc_lv<1> > newsignbit_4_reg_1660;
    sc_signal< sc_lv<3> > w_3_fu_1324_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > co_reg_474;
    sc_signal< sc_lv<15> > phi_mul_reg_485;
    sc_signal< sc_lv<7> > phi_urem_reg_496;
    sc_signal< sc_lv<3> > h_reg_508;
    sc_signal< sc_lv<3> > w_reg_520;
    sc_signal< sc_lv<8> > p_Val2_s_reg_532;
    sc_signal< sc_lv<2> > m_reg_544;
    sc_signal< sc_lv<8> > p_Val2_21_reg_555;
    sc_signal< sc_lv<2> > n_reg_567;
    sc_signal< sc_lv<32> > co_cast_fu_584_p1;
    sc_signal< sc_lv<32> > tmp_99_cast_fu_779_p1;
    sc_signal< sc_lv<32> > tmp_107_cast_fu_891_p1;
    sc_signal< sc_lv<32> > tmp_108_cast_fu_933_p1;
    sc_signal< sc_lv<9> > tmp_79_fu_593_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_fu_601_p1;
    sc_signal< sc_lv<10> > co_cast_cast_fu_589_p1;
    sc_signal< sc_lv<10> > tmp_80_fu_605_p2;
    sc_signal< sc_lv<10> > tmp_81_fu_615_p3;
    sc_signal< sc_lv<8> > tmp_82_fu_627_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_623_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_635_p1;
    sc_signal< sc_lv<11> > tmp_83_fu_639_p2;
    sc_signal< sc_lv<3> > tmp_84_fu_665_p4;
    sc_signal< sc_lv<6> > tmp_85_fu_675_p3;
    sc_signal< sc_lv<4> > tmp_86_fu_687_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_683_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_695_p1;
    sc_signal< sc_lv<11> > tmp_87_fu_699_p2;
    sc_signal< sc_lv<12> > h_cast9_cast_fu_709_p1;
    sc_signal< sc_lv<12> > tmp_88_fu_713_p2;
    sc_signal< sc_lv<10> > tmp_89_fu_718_p1;
    sc_signal< sc_lv<13> > p_shl5_cast_fu_722_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_730_p3;
    sc_signal< sc_lv<7> > next_urem_fu_750_p2;
    sc_signal< sc_lv<1> > tmp_91_fu_756_p2;
    sc_signal< sc_lv<13> > w_cast8_cast_fu_770_p1;
    sc_signal< sc_lv<13> > tmp_92_fu_774_p2;
    sc_signal< sc_lv<11> > m_cast7_cast_fu_796_p1;
    sc_signal< sc_lv<11> > tmp_93_fu_800_p2;
    sc_signal< sc_lv<11> > tmp_94_fu_805_p2;
    sc_signal< sc_lv<2> > tmp2_fu_829_p2;
    sc_signal< sc_lv<3> > tmp2_cast_fu_835_p1;
    sc_signal< sc_lv<3> > tmp_30_fu_839_p2;
    sc_signal< sc_lv<12> > tmp_39_cast_cast_fu_845_p1;
    sc_signal< sc_lv<12> > tmp_96_fu_849_p2;
    sc_signal< sc_lv<9> > p_shl8_cast_fu_862_p3;
    sc_signal< sc_lv<9> > p_shl9_cast_fu_869_p3;
    sc_signal< sc_lv<11> > n_cast6_cast_fu_882_p1;
    sc_signal< sc_lv<11> > tmp_100_fu_886_p2;
    sc_signal< sc_lv<2> > tmp3_fu_908_p2;
    sc_signal< sc_lv<3> > tmp3_cast_fu_914_p1;
    sc_signal< sc_lv<3> > tmp_31_fu_918_p2;
    sc_signal< sc_lv<9> > tmp_43_cast_cast_fu_924_p1;
    sc_signal< sc_lv<8> > p_Val2_2_fu_1019_p0;
    sc_signal< sc_lv<8> > p_Val2_2_fu_1019_p1;
    sc_signal< sc_lv<14> > tmp_32_fu_1033_p3;
    sc_signal< sc_lv<16> > tmp_45_cast_fu_1041_p1;
    sc_signal< sc_lv<8> > p_Val2_23_fu_1058_p4;
    sc_signal< sc_lv<8> > tmp_33_fu_1068_p1;
    sc_signal< sc_lv<1> > tmp_104_fu_1071_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_1093_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1122_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1127_p2;
    sc_signal< sc_lv<1> > tmp_106_fu_1115_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_1139_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_1145_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1132_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_1162_p2;
    sc_signal< sc_lv<1> > brmerge_i_i3_fu_1168_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1150_p3;
    sc_signal< sc_lv<1> > tmp4_demorgan_fu_1189_p2;
    sc_signal< sc_lv<1> > tmp4_fu_1195_p2;
    sc_signal< sc_lv<1> > overflow_fu_1178_p2;
    sc_signal< sc_lv<1> > tmp5_fu_1212_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_1216_p2;
    sc_signal< sc_lv<8> > p_Val2_24_mux_fu_1221_p3;
    sc_signal< sc_lv<8> > p_Val2_s_50_fu_1227_p3;
    sc_signal< sc_lv<9> > tmp_s_fu_1245_p1;
    sc_signal< sc_lv<9> > tmp_fu_1241_p1;
    sc_signal< sc_lv<9> > p_Val2_19_fu_1249_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_1277_p2;
    sc_signal< sc_lv<1> > isneg_not_fu_1291_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1287_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_1282_p2;
    sc_signal< sc_lv<1> > brmerge9_fu_1296_p2;
    sc_signal< sc_lv<8> > result_V_mux_fu_1301_p3;
    sc_signal< sc_lv<8> > p_result_V_fu_1308_p3;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_AB;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_1122_p2();
    void thread_Range1_all_zeros_fu_1127_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_661_p1();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_brmerge40_demorgan_i_fu_1184_p2();
    void thread_brmerge9_fu_1296_p2();
    void thread_brmerge_i_i3_fu_1168_p2();
    void thread_brmerge_i_i_fu_1287_p2();
    void thread_brmerge_i_i_i_fu_1206_p2();
    void thread_buffer1_1_96_4x4_p_V_10_address0();
    void thread_buffer1_1_96_4x4_p_V_10_ce0();
    void thread_buffer1_1_96_4x4_p_V_11_address0();
    void thread_buffer1_1_96_4x4_p_V_11_ce0();
    void thread_buffer1_1_96_4x4_p_V_12_address0();
    void thread_buffer1_1_96_4x4_p_V_12_ce0();
    void thread_buffer1_1_96_4x4_p_V_13_address0();
    void thread_buffer1_1_96_4x4_p_V_13_ce0();
    void thread_buffer1_1_96_4x4_p_V_14_address0();
    void thread_buffer1_1_96_4x4_p_V_14_ce0();
    void thread_buffer1_1_96_4x4_p_V_15_address0();
    void thread_buffer1_1_96_4x4_p_V_15_ce0();
    void thread_buffer1_1_96_4x4_p_V_16_address0();
    void thread_buffer1_1_96_4x4_p_V_16_ce0();
    void thread_buffer1_1_96_4x4_p_V_17_address0();
    void thread_buffer1_1_96_4x4_p_V_17_ce0();
    void thread_buffer1_1_96_4x4_p_V_18_address0();
    void thread_buffer1_1_96_4x4_p_V_18_ce0();
    void thread_buffer1_1_96_4x4_p_V_19_address0();
    void thread_buffer1_1_96_4x4_p_V_19_ce0();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_20_address0();
    void thread_buffer1_1_96_4x4_p_V_20_ce0();
    void thread_buffer1_1_96_4x4_p_V_21_address0();
    void thread_buffer1_1_96_4x4_p_V_21_ce0();
    void thread_buffer1_1_96_4x4_p_V_22_address0();
    void thread_buffer1_1_96_4x4_p_V_22_ce0();
    void thread_buffer1_1_96_4x4_p_V_23_address0();
    void thread_buffer1_1_96_4x4_p_V_23_ce0();
    void thread_buffer1_1_96_4x4_p_V_24_address0();
    void thread_buffer1_1_96_4x4_p_V_24_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_buffer1_1_96_4x4_p_V_9_address0();
    void thread_buffer1_1_96_4x4_p_V_9_ce0();
    void thread_carry_fu_1099_p2();
    void thread_co_3_fu_655_p2();
    void thread_co_cast_cast_fu_589_p1();
    void thread_co_cast_fu_584_p1();
    void thread_deleted_ones_fu_1150_p3();
    void thread_deleted_zeros_fu_1132_p3();
    void thread_exitcond1_fu_744_p2();
    void thread_exitcond2_fu_784_p2();
    void thread_exitcond3_fu_817_p2();
    void thread_exitcond9_fu_649_p2();
    void thread_exitcond_fu_896_p2();
    void thread_h_3_fu_790_p2();
    void thread_h_cast9_cast_fu_709_p1();
    void thread_idx_urem_fu_762_p3();
    void thread_isneg_not_fu_1291_p2();
    void thread_m_3_fu_823_p2();
    void thread_m_cast7_cast_fu_796_p1();
    void thread_n_3_fu_902_p2();
    void thread_n_cast6_cast_fu_882_p1();
    void thread_newsignbit_fu_1085_p3();
    void thread_next_mul_fu_578_p2();
    void thread_next_urem_fu_750_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_overflow_fu_1178_p2();
    void thread_p_38_i_i_fu_1157_p2();
    void thread_p_41_i_i_fu_1145_p2();
    void thread_p_Val2_19_fu_1249_p2();
    void thread_p_Val2_22_fu_1045_p2();
    void thread_p_Val2_23_fu_1058_p4();
    void thread_p_Val2_24_fu_1079_p2();
    void thread_p_Val2_24_mux_fu_1221_p3();
    void thread_p_Val2_2_fu_1019_p0();
    void thread_p_Val2_2_fu_1019_p1();
    void thread_p_Val2_2_fu_1019_p2();
    void thread_p_Val2_s_50_fu_1227_p3();
    void thread_p_not_i_i_fu_1162_p2();
    void thread_p_result_V_fu_1308_p3();
    void thread_p_shl1_cast_fu_635_p1();
    void thread_p_shl2_cast_fu_601_p1();
    void thread_p_shl3_cast_fu_683_p1();
    void thread_p_shl4_cast_fu_695_p1();
    void thread_p_shl5_cast_fu_722_p3();
    void thread_p_shl6_cast_fu_730_p3();
    void thread_p_shl8_cast_fu_862_p3();
    void thread_p_shl9_cast_fu_869_p3();
    void thread_p_shl_cast_fu_623_p1();
    void thread_result_V_fu_1263_p2();
    void thread_result_V_mux_fu_1301_p3();
    void thread_sum_V_fu_1233_p3();
    void thread_tmp2_cast_fu_835_p1();
    void thread_tmp2_fu_829_p2();
    void thread_tmp3_cast_fu_914_p1();
    void thread_tmp3_fu_908_p2();
    void thread_tmp4_demorgan_fu_1189_p2();
    void thread_tmp4_fu_1195_p2();
    void thread_tmp5_fu_1212_p2();
    void thread_tmp_100_fu_886_p2();
    void thread_tmp_101_fu_928_p2();
    void thread_tmp_104_fu_1071_p3();
    void thread_tmp_106_fu_1115_p3();
    void thread_tmp_107_cast_fu_891_p1();
    void thread_tmp_108_cast_fu_933_p1();
    void thread_tmp_29_fu_1277_p2();
    void thread_tmp_30_fu_839_p2();
    void thread_tmp_31_fu_918_p2();
    void thread_tmp_32_fu_1033_p3();
    void thread_tmp_33_fu_1068_p1();
    void thread_tmp_34_fu_1093_p2();
    void thread_tmp_36_fu_1139_p2();
    void thread_tmp_37_fu_1173_p2();
    void thread_tmp_39_cast_cast_fu_845_p1();
    void thread_tmp_43_cast_cast_fu_924_p1();
    void thread_tmp_45_cast_fu_1041_p1();
    void thread_tmp_79_fu_593_p3();
    void thread_tmp_80_fu_605_p2();
    void thread_tmp_81_fu_615_p3();
    void thread_tmp_82_fu_627_p3();
    void thread_tmp_83_fu_639_p2();
    void thread_tmp_84_fu_665_p4();
    void thread_tmp_85_fu_675_p3();
    void thread_tmp_86_cast_fu_611_p1();
    void thread_tmp_86_fu_687_p3();
    void thread_tmp_87_fu_699_p2();
    void thread_tmp_88_fu_713_p2();
    void thread_tmp_89_cast_fu_645_p1();
    void thread_tmp_89_fu_718_p1();
    void thread_tmp_90_fu_738_p2();
    void thread_tmp_91_fu_756_p2();
    void thread_tmp_92_fu_774_p2();
    void thread_tmp_93_fu_800_p2();
    void thread_tmp_94_cast_fu_705_p1();
    void thread_tmp_94_fu_805_p2();
    void thread_tmp_95_fu_811_p2();
    void thread_tmp_96_fu_849_p2();
    void thread_tmp_97_fu_876_p2();
    void thread_tmp_98_fu_854_p1();
    void thread_tmp_99_cast_fu_779_p1();
    void thread_tmp_99_fu_858_p1();
    void thread_tmp_fu_1241_p1();
    void thread_tmp_s_fu_1245_p1();
    void thread_underflow_4_fu_1282_p2();
    void thread_underflow_fu_1201_p2();
    void thread_underflow_not_fu_1216_p2();
    void thread_w_3_fu_1324_p2();
    void thread_w_cast8_cast_fu_770_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
