Qflow synthesis logfile created on jue 26 nov 2020 20:06:02 CST
Running yosys for verilog parsing and synthesis
yosys  -s RISCV32I.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)


-- Executing script file `RISCV32I.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v
Parsing Verilog input from `/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v' to AST representation.
Generating RTLIL representation for module `\RISCV32I'.
Generating RTLIL representation for module `\alu_32'.
Generating RTLIL representation for module `\bp_flush_unit'.
Generating RTLIL representation for module `\controlunit'.
Generating RTLIL representation for module `\csrfile_32'.
Generating RTLIL representation for module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Generating RTLIL representation for module `\immdecoder_32'.
Generating RTLIL representation for module `\meminterface_32'.
Generating RTLIL representation for module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Generating RTLIL representation for module `\registerfile_32'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit
Used module:     \bp_flush_unit

3.1.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \meminterface_32
Used module:         \immdecoder_32
Used module:         \csrfile_32
Used module:         \alu_32
Used module:     \controlunit
Used module:     \bp_flush_unit
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859 in module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793 in module meminterface_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706 in module immdecoder_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627 in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453 in module csrfile_32.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275 in module controlunit.
Marked 1 switch rules as full_case in process $proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36 in module alu_32.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2446$866'.
  Set init value: \pc = 32
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1656$685'.
  Set init value: \wbinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1642$684'.
  Set init value: \regwbtrap = 1'0
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1639$683'.
  Set init value: \regpcsel = 2'00
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1638$682'.
  Set init value: \regmret = 1'0
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1631$681'.
  Set init value: \regcsrtrap = 1'0
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1608$680'.
  Set init value: \meminstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1607$679'.
  Set init value: \memexecptions = 3'000
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1590$678'.
  Set init value: \idinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1560$677'.
  Set init value: \aluinstr = 19
Found init rule in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1559$676'.
  Set init value: \aluexecptions = 3'000
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1333$477'.
  Set init value: \mstatus = 2'00
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1332$476'.
  Set init value: \mip = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1331$475'.
  Set init value: \mie = 1'0
Found init rule in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1330$474'.
  Set init value: \meta_irq = 1'0

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
     1/3: $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876
     2/3: $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_DATA[31:0]$875
     3/3: $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_ADDR[4:0]$877
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2446$866'.
     1/1: $1\pc[31:0]
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
     1/6: $1$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\1181[31:0]$865
     2/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$849$\1181[31:0]$860
     3/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\1181[31:0]$861
     4/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\s[3:0]$864
     5/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\b[127:0]$863
     6/6: $0$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\a[31:0]$862
Creating decoders for process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2452$853'.
     1/1: $0\pc[31:0]
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
     1/6: $1$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\1838[31:0]$848
     2/6: $0$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$762$\1838[31:0]$843
     3/6: $0$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\1838[31:0]$844
     4/6: $0$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\s[2:0]$847
     5/6: $0$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\b[95:0]$846
     6/6: $0$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\a[31:0]$845
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
     1/6: $1$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\1826[31:0]$841
     2/6: $0$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$761$\1826[31:0]$836
     3/6: $0$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\1826[31:0]$837
     4/6: $0$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\s[1:0]$840
     5/6: $0$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\b[63:0]$839
     6/6: $0$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\a[31:0]$838
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
     1/6: $1$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\1810[31:0]$834
     2/6: $0$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$760$\1810[31:0]$829
     3/6: $0$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\1810[31:0]$830
     4/6: $0$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\s[3:0]$833
     5/6: $0$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\b[127:0]$832
     6/6: $0$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\a[31:0]$831
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
     1/6: $1$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\1780[31:0]$827
     2/6: $0$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$759$\1780[31:0]$822
     3/6: $0$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\1780[31:0]$823
     4/6: $0$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\s[2:0]$826
     5/6: $0$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\b[95:0]$825
     6/6: $0$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\a[31:0]$824
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
     1/6: $1$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\1767[15:0]$820
     2/6: $0$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$758$\1767[15:0]$815
     3/6: $0$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\1767[15:0]$816
     4/6: $0$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\s[1:0]$819
     5/6: $0$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\b[31:0]$818
     6/6: $0$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\a[15:0]$817
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
     1/6: $1$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\1738[15:0]$813
     2/6: $0$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$757$\1738[15:0]$808
     3/6: $0$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\1738[15:0]$809
     4/6: $0$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\s[1:0]$812
     5/6: $0$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\b[31:0]$811
     6/6: $0$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\a[15:0]$810
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
     1/6: $1$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\1724[23:0]$806
     2/6: $0$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$756$\1724[23:0]$801
     3/6: $0$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\1724[23:0]$802
     4/6: $0$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\s[1:0]$805
     5/6: $0$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\b[47:0]$804
     6/6: $0$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\a[23:0]$803
Creating decoders for process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
     1/6: $1$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\1683[7:0]$799
     2/6: $0$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$755$\1683[7:0]$794
     3/6: $0$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\1683[7:0]$795
     4/6: $0$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\s[3:0]$798
     5/6: $0$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\b[31:0]$797
     6/6: $0$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\a[7:0]$796
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
     1/6: $1$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\1409[0:0]$754
     2/6: $0$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$692$\1409[0:0]$749
     3/6: $0$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\1409[0:0]$750
     4/6: $0$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\s[5:0]$753
     5/6: $0$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\b[5:0]$752
     6/6: $0$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\a[0:0]$751
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
     1/6: $1$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\1402[10:0]$747
     2/6: $0$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$691$\1402[10:0]$742
     3/6: $0$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\1402[10:0]$743
     4/6: $0$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\s[5:0]$746
     5/6: $0$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\b[65:0]$745
     6/6: $0$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\a[10:0]$744
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
     1/6: $1$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\1394[7:0]$740
     2/6: $0$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$690$\1394[7:0]$735
     3/6: $0$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\1394[7:0]$736
     4/6: $0$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\s[5:0]$739
     5/6: $0$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\b[47:0]$738
     6/6: $0$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\a[7:0]$737
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
     1/6: $1$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\1387[0:0]$733
     2/6: $0$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$689$\1387[0:0]$728
     3/6: $0$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\1387[0:0]$729
     4/6: $0$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\s[5:0]$732
     5/6: $0$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\b[5:0]$731
     6/6: $0$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\a[0:0]$730
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
     1/6: $1$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\1381[5:0]$726
     2/6: $0$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$688$\1381[5:0]$721
     3/6: $0$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\1381[5:0]$722
     4/6: $0$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\s[5:0]$725
     5/6: $0$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\b[35:0]$724
     6/6: $0$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\a[5:0]$723
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
     1/6: $1$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\1375[3:0]$719
     2/6: $0$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$687$\1375[3:0]$714
     3/6: $0$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\1375[3:0]$715
     4/6: $0$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\s[5:0]$718
     5/6: $0$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\b[23:0]$717
     6/6: $0$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\a[3:0]$716
Creating decoders for process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
     1/6: $1$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\1368[0:0]$712
     2/6: $0$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$686$\1368[0:0]$709
     3/6: $0$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\1368[0:0]$707
     4/6: $0$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\s[5:0]$711
     5/6: $0$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\b[5:0]$710
     6/6: $0$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\a[0:0]$708
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1656$685'.
     1/1: $1\wbinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1642$684'.
     1/1: $1\regwbtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1639$683'.
     1/1: $1\regpcsel[1:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1638$682'.
     1/1: $1\regmret[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1631$681'.
     1/1: $1\regcsrtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1608$680'.
     1/1: $1\meminstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1607$679'.
     1/1: $1\memexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1590$678'.
     1/1: $1\idinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1560$677'.
     1/1: $1\aluinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1559$676'.
     1/1: $1\aluexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
     1/6: $1$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\877[31:0]$675
     2/6: $0$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$484$\877[31:0]$670
     3/6: $0$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\877[31:0]$671
     4/6: $0$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\s[4:0]$674
     5/6: $0$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\b[159:0]$673
     6/6: $0$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\a[31:0]$672
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
     1/6: $1$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\863[31:0]$668
     2/6: $0$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$483$\863[31:0]$663
     3/6: $0$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\863[31:0]$664
     4/6: $0$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\s[4:0]$667
     5/6: $0$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\b[159:0]$666
     6/6: $0$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\a[31:0]$665
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
     1/6: $1$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\849[31:0]$661
     2/6: $0$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$482$\849[31:0]$656
     3/6: $0$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\849[31:0]$657
     4/6: $0$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\s[4:0]$660
     5/6: $0$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\b[159:0]$659
     6/6: $0$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\a[31:0]$658
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
     1/6: $1$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\835[31:0]$654
     2/6: $0$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$481$\835[31:0]$649
     3/6: $0$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\835[31:0]$650
     4/6: $0$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\s[2:0]$653
     5/6: $0$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\b[95:0]$652
     6/6: $0$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\a[31:0]$651
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
     1/6: $1$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\824[31:0]$647
     2/6: $0$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$480$\824[31:0]$642
     3/6: $0$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\824[31:0]$643
     4/6: $0$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\s[2:0]$646
     5/6: $0$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\b[95:0]$645
     6/6: $0$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\a[31:0]$644
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
     1/6: $1$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\1056[31:0]$640
     2/6: $0$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$479$\1056[31:0]$635
     3/6: $0$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\1056[31:0]$636
     4/6: $0$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\s[3:0]$639
     5/6: $0$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\b[127:0]$638
     6/6: $0$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\a[31:0]$637
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
     1/6: $1$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\1009[0:0]$633
     2/6: $0$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$478$\1009[0:0]$628
     3/6: $0$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\1009[0:0]$629
     4/6: $0$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\s[3:0]$632
     5/6: $0$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\b[3:0]$631
     6/6: $0$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\a[0:0]$630
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1951$613'.
     1/1: $0\regcsrmem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1949$612'.
     1/1: $0\regrs2mem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1947$611'.
     1/1: $0\regcmem[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1945$610'.
     1/1: $0\regjmpalign[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1943$609'.
     1/1: $0\regpcsel[1:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1941$608'.
     1/1: $0\regcondt[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1939$607'.
     1/1: $0\regz[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1937$606'.
     1/1: $0\memexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1935$605'.
     1/1: $0\meminstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1933$604'.
     1/1: $0\mempc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1931$603'.
     1/1: $0\mempc[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1925$598'.
     1/1: $0\regimmalu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1923$597'.
     1/1: $0\regcsralu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1921$596'.
     1/1: $0\regrs2alu[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1919$595'.
     1/1: $0\regb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1917$594'.
     1/1: $0\rega[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1915$593'.
     1/1: $0\regalusel[3:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1913$592'.
     1/1: $0\aluexecptions[2:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1911$591'.
     1/1: $0\aluinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1909$590'.
     1/1: $0\alupc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1907$589'.
     1/1: $0\alupc[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1785$565'.
     1/1: $0\idinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1783$564'.
     1/1: $0\idpc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1780$562'.
     1/1: $0\idpc[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1708$510'.
     1/1: $0\regcsrwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1706$509'.
     1/1: $0\regloadwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1704$508'.
     1/1: $0\regcwb[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1702$507'.
     1/1: $0\regwbtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1700$506'.
     1/1: $0\regcause[3:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1698$505'.
     1/1: $0\regmret[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1696$504'.
     1/1: $0\regcsrtrap[0:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1694$503'.
     1/1: $0\wbinstr[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1692$502'.
     1/1: $0\wbpc_4[31:0]
Creating decoders for process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1690$501'.
     1/1: $0\wbpc[31:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1333$477'.
     1/1: $1\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1332$476'.
     1/1: $1\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1331$475'.
     1/1: $1\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1330$474'.
     1/1: $1\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
     1/6: $1$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\1582[31:0]$473
     2/6: $0$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$396$\1582[31:0]$468
     3/6: $0$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\1582[31:0]$469
     4/6: $0$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\s[6:0]$472
     5/6: $0$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\b[223:0]$471
     6/6: $0$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\a[31:0]$470
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
     1/6: $1$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\1448[31:0]$466
     2/6: $0$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$395$\1448[31:0]$461
     3/6: $0$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\1448[31:0]$462
     4/6: $0$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\s[1:0]$465
     5/6: $0$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\b[63:0]$464
     6/6: $0$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\a[31:0]$463
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
     1/6: $1$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\1440[31:0]$459
     2/6: $0$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$394$\1440[31:0]$454
     3/6: $0$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\1440[31:0]$455
     4/6: $0$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\s[1:0]$458
     5/6: $0$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\b[63:0]$457
     6/6: $0$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\a[31:0]$456
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1418$445'.
     1/1: $0\mstatus[1:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1411$439'.
     1/1: $0\mcause[31:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1403$432'.
     1/1: $0\mepc[29:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1395$425'.
     1/1: $0\meta_irq[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1393$424'.
     1/1: $0\mip[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1391$423'.
     1/1: $0\mie[0:0]
Creating decoders for process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1382$415'.
     1/1: $0\mvect[31:0]
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
     1/6: $1$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\448[0:0]$393
     2/6: $0$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$180$\448[0:0]$388
     3/6: $0$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\448[0:0]$389
     4/6: $0$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\s[10:0]$392
     5/6: $0$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\b[10:0]$391
     6/6: $0$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\a[0:0]$390
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
     1/6: $1$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\436[1:0]$386
     2/6: $0$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$179$\436[1:0]$381
     3/6: $0$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\436[1:0]$382
     4/6: $0$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\s[10:0]$385
     5/6: $0$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\b[21:0]$384
     6/6: $0$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\a[1:0]$383
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
     1/6: $1$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\373[0:0]$379
     2/6: $0$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$178$\373[0:0]$374
     3/6: $0$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\373[0:0]$375
     4/6: $0$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\s[10:0]$378
     5/6: $0$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\b[10:0]$377
     6/6: $0$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\a[0:0]$376
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
     1/6: $1$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\361[0:0]$372
     2/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$177$\361[0:0]$367
     3/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\361[0:0]$368
     4/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\s[10:0]$371
     5/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\b[10:0]$370
     6/6: $0$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\a[0:0]$369
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
     1/6: $1$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\349[0:0]$365
     2/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$176$\349[0:0]$360
     3/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\349[0:0]$361
     4/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\s[10:0]$364
     5/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\b[10:0]$363
     6/6: $0$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\a[0:0]$362
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
     1/6: $1$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\287[1:0]$358
     2/6: $0$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$175$\287[1:0]$353
     3/6: $0$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\287[1:0]$354
     4/6: $0$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\s[10:0]$357
     5/6: $0$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\b[21:0]$356
     6/6: $0$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\a[1:0]$355
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
     1/6: $1$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\249[0:0]$351
     2/6: $0$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$174$\249[0:0]$346
     3/6: $0$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\249[0:0]$347
     4/6: $0$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\s[10:0]$350
     5/6: $0$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\b[10:0]$349
     6/6: $0$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\a[0:0]$348
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
     1/6: $1$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\237[0:0]$344
     2/6: $0$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$173$\237[0:0]$339
     3/6: $0$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\237[0:0]$340
     4/6: $0$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\s[10:0]$343
     5/6: $0$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\b[10:0]$342
     6/6: $0$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\a[0:0]$341
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
     1/6: $1$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\225[0:0]$337
     2/6: $0$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$172$\225[0:0]$332
     3/6: $0$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\225[0:0]$333
     4/6: $0$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\s[10:0]$336
     5/6: $0$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\b[10:0]$335
     6/6: $0$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\a[0:0]$334
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
     1/6: $1$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\213[3:0]$330
     2/6: $0$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$171$\213[3:0]$325
     3/6: $0$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\213[3:0]$326
     4/6: $0$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\s[10:0]$329
     5/6: $0$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\b[43:0]$328
     6/6: $0$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\a[3:0]$327
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
     1/6: $1$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\204[2:0]$323
     2/6: $0$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$170$\204[2:0]$318
     3/6: $0$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\204[2:0]$319
     4/6: $0$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\s[10:0]$322
     5/6: $0$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\b[32:0]$321
     6/6: $0$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\a[2:0]$320
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
     1/6: $1$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\191[1:0]$316
     2/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$169$\191[1:0]$311
     3/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\191[1:0]$312
     4/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\s[10:0]$315
     5/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\b[21:0]$314
     6/6: $0$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\a[1:0]$313
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
     1/6: $1$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\179[1:0]$309
     2/6: $0$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$168$\179[1:0]$304
     3/6: $0$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\179[1:0]$305
     4/6: $0$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\s[10:0]$308
     5/6: $0$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\b[21:0]$307
     6/6: $0$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\a[1:0]$306
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
     1/6: $1$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\155[0:0]$302
     2/6: $0$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$167$\155[0:0]$297
     3/6: $0$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\155[0:0]$298
     4/6: $0$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\s[2:0]$301
     5/6: $0$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\b[2:0]$300
     6/6: $0$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\a[0:0]$299
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
     1/6: $1$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\151[0:0]$295
     2/6: $0$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$166$\151[0:0]$290
     3/6: $0$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\151[0:0]$291
     4/6: $0$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\s[2:0]$294
     5/6: $0$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\b[2:0]$293
     6/6: $0$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\a[0:0]$292
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
     1/6: $1$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\148[0:0]$288
     2/6: $0$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$165$\148[0:0]$283
     3/6: $0$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\148[0:0]$284
     4/6: $0$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\s[2:0]$287
     5/6: $0$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\b[2:0]$286
     6/6: $0$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\a[0:0]$285
Creating decoders for process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
     1/6: $1$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\136[3:0]$281
     2/6: $0$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$164$\136[3:0]$276
     3/6: $0$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\136[3:0]$277
     4/6: $0$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\s[2:0]$280
     5/6: $0$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\b[11:0]$279
     6/6: $0$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\a[3:0]$278
Creating decoders for process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
     1/6: $1$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\1653[31:0]$42
     2/6: $0$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$1$\1653[31:0]$37
     3/6: $0$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\1653[31:0]$38
     4/6: $0$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\s[12:0]$41
     5/6: $0$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\b[415:0]$40
     6/6: $0$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\a[31:0]$39

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\1181' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\a' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\b' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
No latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$850$\s' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
Latch inferred for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1181$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2476$849$\1181' from process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859': $auto$proc_dlatch.cc:409:proc_dlatch$1215
No latch inferred for signal `\meminterface_32.$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$762$\1838' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
No latch inferred for signal `\meminterface_32.$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\1838' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
No latch inferred for signal `\meminterface_32.$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
No latch inferred for signal `\meminterface_32.$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
No latch inferred for signal `\meminterface_32.$func$\1838$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2426$770$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
No latch inferred for signal `\meminterface_32.$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\1826' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
No latch inferred for signal `\meminterface_32.$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
No latch inferred for signal `\meminterface_32.$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
No latch inferred for signal `\meminterface_32.$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$769$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
Latch inferred for signal `\meminterface_32.$func$\1826$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2406$761$\1826' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835': $auto$proc_dlatch.cc:409:proc_dlatch$1232
No latch inferred for signal `\meminterface_32.$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\1810' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
No latch inferred for signal `\meminterface_32.$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
No latch inferred for signal `\meminterface_32.$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
No latch inferred for signal `\meminterface_32.$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$768$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
Latch inferred for signal `\meminterface_32.$func$\1810$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2389$760$\1810' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828': $auto$proc_dlatch.cc:409:proc_dlatch$1261
No latch inferred for signal `\meminterface_32.$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$759$\1780' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
No latch inferred for signal `\meminterface_32.$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\1780' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
No latch inferred for signal `\meminterface_32.$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
No latch inferred for signal `\meminterface_32.$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
No latch inferred for signal `\meminterface_32.$func$\1780$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2366$767$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
No latch inferred for signal `\meminterface_32.$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\1767' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
No latch inferred for signal `\meminterface_32.$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
No latch inferred for signal `\meminterface_32.$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
No latch inferred for signal `\meminterface_32.$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$766$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
Latch inferred for signal `\meminterface_32.$func$\1767$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2346$758$\1767' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814': $auto$proc_dlatch.cc:409:proc_dlatch$1278
No latch inferred for signal `\meminterface_32.$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\1738' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
No latch inferred for signal `\meminterface_32.$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
No latch inferred for signal `\meminterface_32.$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
No latch inferred for signal `\meminterface_32.$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$765$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
Latch inferred for signal `\meminterface_32.$func$\1738$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2329$757$\1738' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807': $auto$proc_dlatch.cc:409:proc_dlatch$1295
No latch inferred for signal `\meminterface_32.$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\1724' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
No latch inferred for signal `\meminterface_32.$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
No latch inferred for signal `\meminterface_32.$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
No latch inferred for signal `\meminterface_32.$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$764$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
Latch inferred for signal `\meminterface_32.$func$\1724$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2312$756$\1724' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800': $auto$proc_dlatch.cc:409:proc_dlatch$1312
No latch inferred for signal `\meminterface_32.$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\1683' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
No latch inferred for signal `\meminterface_32.$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\a' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
No latch inferred for signal `\meminterface_32.$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\b' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
No latch inferred for signal `\meminterface_32.$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$763$\s' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
Latch inferred for signal `\meminterface_32.$func$\1683$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2295$755$\1683' from process `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793': $auto$proc_dlatch.cc:409:proc_dlatch$1341
No latch inferred for signal `\immdecoder_32.$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$692$\1409' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
No latch inferred for signal `\immdecoder_32.$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\1409' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
No latch inferred for signal `\immdecoder_32.$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
No latch inferred for signal `\immdecoder_32.$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
No latch inferred for signal `\immdecoder_32.$func$\1409$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2231$699$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
No latch inferred for signal `\immdecoder_32.$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$691$\1402' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
No latch inferred for signal `\immdecoder_32.$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\1402' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
No latch inferred for signal `\immdecoder_32.$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
No latch inferred for signal `\immdecoder_32.$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
No latch inferred for signal `\immdecoder_32.$func$\1402$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2208$698$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
No latch inferred for signal `\immdecoder_32.$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$690$\1394' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
No latch inferred for signal `\immdecoder_32.$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\1394' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
No latch inferred for signal `\immdecoder_32.$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
No latch inferred for signal `\immdecoder_32.$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
No latch inferred for signal `\immdecoder_32.$func$\1394$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2185$697$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
No latch inferred for signal `\immdecoder_32.$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$689$\1387' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
No latch inferred for signal `\immdecoder_32.$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\1387' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
No latch inferred for signal `\immdecoder_32.$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
No latch inferred for signal `\immdecoder_32.$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
No latch inferred for signal `\immdecoder_32.$func$\1387$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2162$696$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
No latch inferred for signal `\immdecoder_32.$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$688$\1381' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
No latch inferred for signal `\immdecoder_32.$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\1381' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
No latch inferred for signal `\immdecoder_32.$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
No latch inferred for signal `\immdecoder_32.$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
No latch inferred for signal `\immdecoder_32.$func$\1381$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2139$695$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
No latch inferred for signal `\immdecoder_32.$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$687$\1375' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
No latch inferred for signal `\immdecoder_32.$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\1375' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
No latch inferred for signal `\immdecoder_32.$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
No latch inferred for signal `\immdecoder_32.$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
No latch inferred for signal `\immdecoder_32.$func$\1375$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2116$694$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
No latch inferred for signal `\immdecoder_32.$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\1368' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
No latch inferred for signal `\immdecoder_32.$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\a' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
No latch inferred for signal `\immdecoder_32.$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$686$\1368' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
No latch inferred for signal `\immdecoder_32.$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\b' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
No latch inferred for signal `\immdecoder_32.$func$\1368$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2093$693$\s' from process `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\877' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$491$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\877$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1904$484$\877' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669': $auto$proc_dlatch.cc:409:proc_dlatch$1376
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\863' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$490$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\863$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1878$483$\863' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662': $auto$proc_dlatch.cc:409:proc_dlatch$1411
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\849' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$489$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\849$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1852$482$\849' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655': $auto$proc_dlatch.cc:409:proc_dlatch$1446
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$481$\835' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\835' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\835$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1826$488$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$480$\824' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\824' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\824$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1806$487$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\1056' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$486$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1056$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1732$479$\1056' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634': $auto$proc_dlatch.cc:409:proc_dlatch$1475
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\1009' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\a' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\b' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
No latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$485$\s' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
Latch inferred for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$func$\1009$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1685$478$\1009' from process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627': $auto$proc_dlatch.cc:409:proc_dlatch$1504
No latch inferred for signal `\csrfile_32.$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$396$\1582' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
No latch inferred for signal `\csrfile_32.$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\1582' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
No latch inferred for signal `\csrfile_32.$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
No latch inferred for signal `\csrfile_32.$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
No latch inferred for signal `\csrfile_32.$func$\1582$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1451$399$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
No latch inferred for signal `\csrfile_32.$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\1448' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
No latch inferred for signal `\csrfile_32.$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
No latch inferred for signal `\csrfile_32.$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
No latch inferred for signal `\csrfile_32.$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$398$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
Latch inferred for signal `\csrfile_32.$func$\1448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1374$395$\1448' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460': $auto$proc_dlatch.cc:409:proc_dlatch$1521
No latch inferred for signal `\csrfile_32.$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\1440' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
No latch inferred for signal `\csrfile_32.$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\a' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
No latch inferred for signal `\csrfile_32.$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\b' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
No latch inferred for signal `\csrfile_32.$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$397$\s' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
Latch inferred for signal `\csrfile_32.$func$\1440$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1357$394$\1440' from process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453': $auto$proc_dlatch.cc:409:proc_dlatch$1538
No latch inferred for signal `\controlunit.$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$180$\448' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
No latch inferred for signal `\controlunit.$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\448' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
No latch inferred for signal `\controlunit.$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
No latch inferred for signal `\controlunit.$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
No latch inferred for signal `\controlunit.$func$\448$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1238$197$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
No latch inferred for signal `\controlunit.$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$179$\436' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
No latch inferred for signal `\controlunit.$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\436' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
No latch inferred for signal `\controlunit.$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
No latch inferred for signal `\controlunit.$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
No latch inferred for signal `\controlunit.$func$\436$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1205$196$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
No latch inferred for signal `\controlunit.$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$178$\373' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
No latch inferred for signal `\controlunit.$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\373' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
No latch inferred for signal `\controlunit.$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
No latch inferred for signal `\controlunit.$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
No latch inferred for signal `\controlunit.$func$\373$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1154$195$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$177$\361' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\361' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
No latch inferred for signal `\controlunit.$func$\361$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1121$194$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$176$\349' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\349' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
No latch inferred for signal `\controlunit.$func$\349$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1088$193$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
No latch inferred for signal `\controlunit.$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$175$\287' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
No latch inferred for signal `\controlunit.$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\287' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
No latch inferred for signal `\controlunit.$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
No latch inferred for signal `\controlunit.$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
No latch inferred for signal `\controlunit.$func$\287$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1037$192$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
No latch inferred for signal `\controlunit.$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$174$\249' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
No latch inferred for signal `\controlunit.$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\249' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
No latch inferred for signal `\controlunit.$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
No latch inferred for signal `\controlunit.$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
No latch inferred for signal `\controlunit.$func$\249$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:993$191$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
No latch inferred for signal `\controlunit.$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$173$\237' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
No latch inferred for signal `\controlunit.$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\237' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
No latch inferred for signal `\controlunit.$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
No latch inferred for signal `\controlunit.$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
No latch inferred for signal `\controlunit.$func$\237$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:960$190$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
No latch inferred for signal `\controlunit.$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$172$\225' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
No latch inferred for signal `\controlunit.$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\225' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
No latch inferred for signal `\controlunit.$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
No latch inferred for signal `\controlunit.$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
No latch inferred for signal `\controlunit.$func$\225$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:927$189$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
No latch inferred for signal `\controlunit.$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$171$\213' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
No latch inferred for signal `\controlunit.$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\213' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
No latch inferred for signal `\controlunit.$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
No latch inferred for signal `\controlunit.$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
No latch inferred for signal `\controlunit.$func$\213$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:894$188$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
No latch inferred for signal `\controlunit.$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$170$\204' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
No latch inferred for signal `\controlunit.$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\204' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
No latch inferred for signal `\controlunit.$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
No latch inferred for signal `\controlunit.$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
No latch inferred for signal `\controlunit.$func$\204$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:861$187$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$169$\191' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\191' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
No latch inferred for signal `\controlunit.$func$\191$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:828$186$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
No latch inferred for signal `\controlunit.$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$168$\179' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
No latch inferred for signal `\controlunit.$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\179' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
No latch inferred for signal `\controlunit.$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
No latch inferred for signal `\controlunit.$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
No latch inferred for signal `\controlunit.$func$\179$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:795$185$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
No latch inferred for signal `\controlunit.$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$167$\155' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
No latch inferred for signal `\controlunit.$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\155' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
No latch inferred for signal `\controlunit.$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
No latch inferred for signal `\controlunit.$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
No latch inferred for signal `\controlunit.$func$\155$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:758$184$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
No latch inferred for signal `\controlunit.$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$166$\151' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
No latch inferred for signal `\controlunit.$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\151' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
No latch inferred for signal `\controlunit.$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
No latch inferred for signal `\controlunit.$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
No latch inferred for signal `\controlunit.$func$\151$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:741$183$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
No latch inferred for signal `\controlunit.$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$165$\148' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
No latch inferred for signal `\controlunit.$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\148' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
No latch inferred for signal `\controlunit.$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
No latch inferred for signal `\controlunit.$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
No latch inferred for signal `\controlunit.$func$\148$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:724$182$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
No latch inferred for signal `\controlunit.$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$164$\136' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
No latch inferred for signal `\controlunit.$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\136' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
No latch inferred for signal `\controlunit.$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\a' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
No latch inferred for signal `\controlunit.$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\b' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
No latch inferred for signal `\controlunit.$func$\136$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:703$181$\s' from process `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
No latch inferred for signal `\alu_32.$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$1$\1653' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
No latch inferred for signal `\alu_32.$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\1653' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
No latch inferred for signal `\alu_32.$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\a' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
No latch inferred for signal `\alu_32.$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\b' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
No latch inferred for signal `\alu_32.$func$\1653$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:273$2$\s' from process `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\registerfile_32.$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_DATA' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\registerfile_32.$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_ADDR' using process `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\pc' using process `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2452$853'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsrmem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1951$613'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regrs2mem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1949$612'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcmem' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1947$611'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regjmpalign' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1945$610'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regpcsel' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1943$609'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcondt' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1941$608'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regz' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1939$607'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\memexecptions' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1937$606'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\meminstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1935$605'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\mempc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1933$604'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\mempc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1931$603'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regimmalu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1925$598'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsralu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1923$597'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regrs2alu' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1921$596'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1919$595'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\rega' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1917$594'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regalusel' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1915$593'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\aluexecptions' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1913$592'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\aluinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1911$591'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\alupc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1909$590'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\alupc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1907$589'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1785$565'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idpc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1783$564'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\idpc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1780$562'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsrwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1708$510'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regloadwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1706$509'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcwb' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1704$508'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regwbtrap' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1702$507'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcause' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1700$506'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regmret' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1698$505'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\regcsrtrap' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1696$504'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\wbinstr' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1694$503'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\wbpc_4' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1692$502'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.\wbpc' using process `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1690$501'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\csrfile_32.\mstatus' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1418$445'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\csrfile_32.\mcause' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1411$439'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\csrfile_32.\mepc' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1403$432'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\csrfile_32.\meta_irq' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1395$425'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\csrfile_32.\mip' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1393$424'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\csrfile_32.\mie' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1391$423'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\csrfile_32.\mvect' using process `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1382$415'.
  created $dff cell `$procdff$1583' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
Removing empty process `registerfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2509$874'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2446$866'.
Found and cleaned up 1 empty switch in `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2458$859'.
Removing empty process `programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2452$853'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2410$842'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2392$835'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2371$828'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2350$821'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2332$814'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2315$807'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2298$800'.
Found and cleaned up 1 empty switch in `\meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
Removing empty process `meminterface_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2277$793'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2209$748'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2186$741'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2163$734'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2140$727'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2117$720'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2094$713'.
Found and cleaned up 1 empty switch in `\immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
Removing empty process `immdecoder_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2071$706'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1656$685'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1642$684'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1639$683'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1638$682'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1631$681'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1608$680'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1607$679'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1590$678'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1560$677'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1559$676'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1884$669'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1858$662'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1832$655'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1810$648'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1790$641'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1714$634'.
Found and cleaned up 1 empty switch in `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1667$627'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1951$613'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1949$612'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1947$611'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1945$610'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1943$609'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1941$608'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1939$607'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1937$606'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1935$605'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1933$604'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1931$603'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1925$598'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1923$597'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1921$596'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1919$595'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1917$594'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1915$593'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1913$592'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1911$591'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1909$590'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1907$589'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1785$565'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1783$564'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1780$562'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1708$510'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1706$509'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1704$508'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1702$507'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1700$506'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1698$505'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1696$504'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1694$503'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1692$502'.
Removing empty process `datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1690$501'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1333$477'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1332$476'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1331$475'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1330$474'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1427$467'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1360$460'.
Found and cleaned up 1 empty switch in `\csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1343$453'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1418$445'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1411$439'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1403$432'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1395$425'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1393$424'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1391$423'.
Removing empty process `csrfile_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1382$415'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1206$387'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1173$380'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1122$373'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1089$366'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1056$359'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1005$352'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:961$345'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:928$338'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:895$331'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:862$324'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:829$317'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:796$310'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:763$303'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:742$296'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:725$289'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:708$282'.
Found and cleaned up 1 empty switch in `\controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
Removing empty process `controlunit.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:687$275'.
Found and cleaned up 1 empty switch in `\alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
Removing empty process `alu_32.$proc$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:237$36'.
Cleaned up 45 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module registerfile_32.
<suppressed ~3 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~9 debug messages>
Optimizing module meminterface_32.
<suppressed ~52 debug messages>
Optimizing module immdecoder_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~43 debug messages>
Optimizing module csrfile_32.
<suppressed ~24 debug messages>
Optimizing module controlunit.
<suppressed ~7 debug messages>
Optimizing module bp_flush_unit.
<suppressed ~10 debug messages>
Optimizing module alu_32.
<suppressed ~2 debug messages>
Optimizing module RISCV32I.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \registerfile_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \RISCV32I..
Removed 30 unused cells and 1359 unused wires.
<suppressed ~39 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module bp_flush_unit..
checking module controlunit..
checking module csrfile_32..
checking module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module registerfile_32..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
<suppressed ~96 debug messages>
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
<suppressed ~15 debug messages>
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~6 debug messages>
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 56 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
    New ctrl vector for $pmux cell $procmux$1048: { $auto$opt_reduce.cc:132:opt_mux$1585 \_36_ }
    New ctrl vector for $pmux cell $procmux$1058: { $auto$opt_reduce.cc:132:opt_mux$1589 \_31_ $auto$opt_reduce.cc:132:opt_mux$1587 \_36_ }
    New ctrl vector for $pmux cell $procmux$1092: { $auto$opt_reduce.cc:132:opt_mux$1591 \_72_ }
    New ctrl vector for $pmux cell $procmux$1111: { \_43_ \_47_ $auto$opt_reduce.cc:132:opt_mux$1593 \_52_ \_53_ \_72_ }
    New ctrl vector for $pmux cell $procmux$1122: { $auto$opt_reduce.cc:132:opt_mux$1597 \_45_ \_47_ \_49_ $auto$opt_reduce.cc:132:opt_mux$1595 \_72_ }
    New ctrl vector for $pmux cell $procmux$1133: { $auto$opt_reduce.cc:132:opt_mux$1601 $auto$opt_reduce.cc:132:opt_mux$1599 \_72_ }
    New ctrl vector for $pmux cell $procmux$1144: { \_44_ $auto$opt_reduce.cc:132:opt_mux$1603 \_72_ }
    New ctrl vector for $pmux cell $procmux$1154: $auto$opt_reduce.cc:132:opt_mux$1605
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
    New ctrl vector for $pmux cell $procmux$1040: \_06_
    New ctrl vector for $pmux cell $procmux$1044: \_01_
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    New ctrl vector for $pmux cell $procmux$1002: { \_14_ \_15_ \_16_ \_17_ }
    New ctrl vector for $pmux cell $procmux$1019: { \_54_ \_55_ \_56_ }
    New ctrl vector for $pmux cell $procmux$1025: { \_45_ \_46_ \_48_ }
    New ctrl vector for $pmux cell $procmux$988: { \_24_ \_25_ \_26_ \_27_ }
    New ctrl vector for $pmux cell $procmux$995: { \_19_ \_20_ \_21_ \_22_ }
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
    New ctrl vector for $pmux cell $procmux$932: { $auto$opt_reduce.cc:132:opt_mux$1607 \_05_ }
    New ctrl vector for $pmux cell $procmux$940: { \_03_ $auto$opt_reduce.cc:132:opt_mux$1609 \_05_ }
    New ctrl vector for $pmux cell $procmux$948: { $auto$opt_reduce.cc:132:opt_mux$1613 $auto$opt_reduce.cc:132:opt_mux$1611 \_05_ }
    New ctrl vector for $pmux cell $procmux$956: { $auto$opt_reduce.cc:132:opt_mux$1617 \_02_ \_04_ $auto$opt_reduce.cc:132:opt_mux$1615 }
    New ctrl vector for $pmux cell $procmux$964: { $auto$opt_reduce.cc:132:opt_mux$1621 $auto$opt_reduce.cc:132:opt_mux$1619 }
    New ctrl vector for $pmux cell $procmux$972: { $auto$opt_reduce.cc:132:opt_mux$1625 \_03_ $auto$opt_reduce.cc:132:opt_mux$1623 \_05_ }
    New ctrl vector for $pmux cell $procmux$980: { \_00_ \_01_ $auto$opt_reduce.cc:132:opt_mux$1627 \_05_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1606: { \_03_ \_00_ \_01_ \_02_ \_04_ }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1626: { \_03_ \_02_ \_04_ }
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    New ctrl vector for $pmux cell $procmux$899: \_06_
    New ctrl vector for $pmux cell $procmux$903: { \_01_ \_02_ \_03_ }
    New ctrl vector for $pmux cell $procmux$914: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$918: \mem_addr [1]
    New ctrl vector for $pmux cell $procmux$922: \mem_size [2]
    New ctrl vector for $pmux cell $procmux$926: { \_01_ \_02_ \_03_ }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    New ctrl vector for $pmux cell $procmux$888: { \_3_ \_4_ \_5_ }
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
    Consolidated identical input bits for $mux cell $procmux$881:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876
      New ports: A=1'0, B=1'1, Y=$0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0]
      New connections: $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [31:1] = { $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] $0$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$867_EN[31:0]$876 [0] }
  Optimizing cells in module \registerfile_32.
Performed a total of 32 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
<suppressed ~24 debug messages>
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
<suppressed ~6 debug messages>
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 10 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1521 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1538 ($dlatch) from module csrfile_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1278 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1295 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1312 ($dlatch) from module meminterface_32.
Removing $auto$proc_dlatch.cc:409:proc_dlatch$1232 ($dlatch) from module meminterface_32.
Replaced 6 DFF cells.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 2 unused cells and 72 unused wires.
<suppressed ~7 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
<suppressed ~1 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
<suppressed ~1 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.16. Rerunning OPT passes. (Maybe there is more to do..)

3.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.6.23. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 31) from port B of cell alu_32.$shl$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:210$7 ($shl).
Removed top 3 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:211$8 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:214$11 ($eq).
Removed top 2 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:219$16 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:223$20 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$shr$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:224$21 ($shr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:225$22 ($eq).
Removed top 26 bits (of 31) from port B of cell alu_32.$sshr$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:226$23 ($sshr).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:229$26 ($eq).
Removed top 1 bits (of 4) from port B of cell alu_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:231$28 ($eq).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$ne$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:443$62 ($ne).
Removed top 2 bits (of 5) from port B of cell bp_flush_unit.$ne$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:445$64 ($ne).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$ne$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:451$70 ($ne).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$ne$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:454$73 ($ne).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$ne$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:457$76 ($ne).
Removed top 2 bits (of 3) from mux cell bp_flush_unit.$ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:471$90 ($mux).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:478$97 ($eq).
Removed top 2 bits (of 3) from mux cell bp_flush_unit.$ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:501$120 ($mux).
Removed top 1 bits (of 5) from port B of cell bp_flush_unit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:507$126 ($eq).
Removed top 2 bits (of 3) from wire bp_flush_unit._043_.
Removed top 2 bits (of 3) from wire bp_flush_unit._072_.
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:678$199 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:679$200 ($eq).
Removed top 3 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:680$201 ($eq).
Removed top 2 bits (of 4) from port B of cell controlunit.$or$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:683$204 ($or).
Removed top 1 bits (of 2) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:684$205 ($eq).
Removed top 2 bits (of 3) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:706$210 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1047$236 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1162$252 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1163$253 ($eq).
Removed top 5 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1167$257 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1169$259 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1170$260 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1243$267 ($eq).
Removed top 2 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1244$268 ($eq).
Removed top 5 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1248$272 ($eq).
Removed top 1 bits (of 7) from port B of cell controlunit.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1249$273 ($eq).
Removed top 26 bits (of 32) from port B of cell csrfile_32.$add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1341$404 ($add).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1375$408 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1384$416 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1397$426 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1405$433 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1413$440 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1423$449 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1420$446 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1421$447 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1422$448 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1424$450 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1425$451 ($eq).
Removed top 2 bits (of 12) from port B of cell csrfile_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1426$452 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1663$493 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1711$512 ($eq).
Removed top 1 bits (of 7) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1760$542 ($eq).
Removed top 5 bits (of 7) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1762$544 ($eq).
Removed cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1769$551 ($mux).
Removed top 2 bits (of 4) from mux cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1770$552 ($mux).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1789$568 ($eq).
Removed top 1 bits (of 2) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1809$571 ($eq).
Removed top 2 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1827$572 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1829$574 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1830$575 ($eq).
Removed top 2 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1853$577 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1855$579 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1856$580 ($eq).
Removed top 2 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1879$582 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1881$584 ($eq).
Removed top 1 bits (of 3) from port B of cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1882$585 ($eq).
Removed top 17 bits (of 32) from FF cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$procdff$1574 ($dff).
Removed top 17 bits (of 32) from mux cell datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1686$497 ($mux).
Removed top 17 bits (of 32) from wire datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa._49_.
Removed top 2 bits (of 4) from wire datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa._88_.
Removed top 2 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2066$701 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2067$702 ($eq).
Removed top 1 bits (of 3) from port B of cell immdecoder_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2068$703 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2274$772 ($eq).
Removed top 1 bits (of 2) from port B of cell meminterface_32.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2348$782 ($eq).
Removed top 1 bits (of 2) from port B of cell programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$eq$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2454$854 ($eq).
Removed top 29 bits (of 32) from port B of cell programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.$add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2477$858 ($add).
Removed cell registerfile_32.$procmux$883 ($mux).
Removed cell registerfile_32.$procmux$885 ($mux).
Removed top 31 bits (of 32) from FF cell registerfile_32.$procdff$1540 ($dff).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~900 debug messages>

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RISCV32I:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:206$3 ($add).
  creating $macc model for $sub$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:208$5 ($sub).
  creating $alu model for $macc $sub$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:208$5.
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:206$3.
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:212$9 ($lt): new $alu
  creating $alu model for $lt$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:217$14 ($lt): new $alu
  creating $alu cell for $lt$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:217$14: $auto$alumacc.cc:474:replace_alu$1634
  creating $alu cell for $lt$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:212$9: $auto$alumacc.cc:474:replace_alu$1645
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:206$3: $auto$alumacc.cc:474:replace_alu$1658
  creating $alu cell for $sub$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:208$5: $auto$alumacc.cc:474:replace_alu$1661
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module bp_flush_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module controlunit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csrfile_32:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1341$404 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1341$404.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1341$404: $auto$alumacc.cc:474:replace_alu$1664
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1927$599 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1927$599.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1927$599: $auto$alumacc.cc:474:replace_alu$1667
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module immdecoder_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module meminterface_32:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa:
  creating $macc model for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2477$858 ($add).
  creating $alu model for $macc $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2477$858.
  creating $alu cell for $add$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2477$858: $auto$alumacc.cc:474:replace_alu$1670
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module registerfile_32:
  created 0 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:226$23 ($sshr):
    Found 1 activation_patterns using ctrl signal \_21_.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:224$21 ($shr):
    Found 1 activation_patterns using ctrl signal \_19_.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:210$7 ($shl):
    Found 1 activation_patterns using ctrl signal \_05_.
    No candidates found.
Found 2 cells in module registerfile_32 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2513$879 ($memrd):
    Found 1 activation_patterns using ctrl signal \_2_.
    Found 1 candidates: $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878
    Analyzing resource sharing with $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878 ($memrd):
      Found 1 activation_patterns using ctrl signal \_4_.
      Activation pattern for cell $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2513$879: \_2_ = 1'0
      Activation pattern for cell $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878: \_4_ = 1'0
      Size of SAT problem: 2 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \_4_ \_2_ } = 2'00
  Analyzing resource sharing options for $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878 ($memrd):
    Found 1 activation_patterns using ctrl signal \_4_.
    No candidates found.

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~2 debug messages>
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1637: { $auto$alumacc.cc:490:replace_alu$1635 [0] $auto$alumacc.cc:490:replace_alu$1635 [1] $auto$alumacc.cc:490:replace_alu$1635 [2] $auto$alumacc.cc:490:replace_alu$1635 [3] $auto$alumacc.cc:490:replace_alu$1635 [4] $auto$alumacc.cc:490:replace_alu$1635 [5] $auto$alumacc.cc:490:replace_alu$1635 [6] $auto$alumacc.cc:490:replace_alu$1635 [7] $auto$alumacc.cc:490:replace_alu$1635 [8] $auto$alumacc.cc:490:replace_alu$1635 [9] $auto$alumacc.cc:490:replace_alu$1635 [10] $auto$alumacc.cc:490:replace_alu$1635 [11] $auto$alumacc.cc:490:replace_alu$1635 [12] $auto$alumacc.cc:490:replace_alu$1635 [13] $auto$alumacc.cc:490:replace_alu$1635 [14] $auto$alumacc.cc:490:replace_alu$1635 [15] $auto$alumacc.cc:490:replace_alu$1635 [16] $auto$alumacc.cc:490:replace_alu$1635 [17] $auto$alumacc.cc:490:replace_alu$1635 [18] $auto$alumacc.cc:490:replace_alu$1635 [19] $auto$alumacc.cc:490:replace_alu$1635 [20] $auto$alumacc.cc:490:replace_alu$1635 [21] $auto$alumacc.cc:490:replace_alu$1635 [22] $auto$alumacc.cc:490:replace_alu$1635 [23] $auto$alumacc.cc:490:replace_alu$1635 [24] $auto$alumacc.cc:490:replace_alu$1635 [25] $auto$alumacc.cc:490:replace_alu$1635 [26] $auto$alumacc.cc:490:replace_alu$1635 [27] $auto$alumacc.cc:490:replace_alu$1635 [28] $auto$alumacc.cc:490:replace_alu$1635 [29] $auto$alumacc.cc:490:replace_alu$1635 [30] $auto$alumacc.cc:490:replace_alu$1635 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1648: { $auto$alumacc.cc:490:replace_alu$1646 [0] $auto$alumacc.cc:490:replace_alu$1646 [1] $auto$alumacc.cc:490:replace_alu$1646 [2] $auto$alumacc.cc:490:replace_alu$1646 [3] $auto$alumacc.cc:490:replace_alu$1646 [4] $auto$alumacc.cc:490:replace_alu$1646 [5] $auto$alumacc.cc:490:replace_alu$1646 [6] $auto$alumacc.cc:490:replace_alu$1646 [7] $auto$alumacc.cc:490:replace_alu$1646 [8] $auto$alumacc.cc:490:replace_alu$1646 [9] $auto$alumacc.cc:490:replace_alu$1646 [10] $auto$alumacc.cc:490:replace_alu$1646 [11] $auto$alumacc.cc:490:replace_alu$1646 [12] $auto$alumacc.cc:490:replace_alu$1646 [13] $auto$alumacc.cc:490:replace_alu$1646 [14] $auto$alumacc.cc:490:replace_alu$1646 [15] $auto$alumacc.cc:490:replace_alu$1646 [16] $auto$alumacc.cc:490:replace_alu$1646 [17] $auto$alumacc.cc:490:replace_alu$1646 [18] $auto$alumacc.cc:490:replace_alu$1646 [19] $auto$alumacc.cc:490:replace_alu$1646 [20] $auto$alumacc.cc:490:replace_alu$1646 [21] $auto$alumacc.cc:490:replace_alu$1646 [22] $auto$alumacc.cc:490:replace_alu$1646 [23] $auto$alumacc.cc:490:replace_alu$1646 [24] $auto$alumacc.cc:490:replace_alu$1646 [25] $auto$alumacc.cc:490:replace_alu$1646 [26] $auto$alumacc.cc:490:replace_alu$1646 [27] $auto$alumacc.cc:490:replace_alu$1646 [28] $auto$alumacc.cc:490:replace_alu$1646 [29] $auto$alumacc.cc:490:replace_alu$1646 [30] $auto$alumacc.cc:490:replace_alu$1646 [31] }
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 2 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \wbinstr [31:15] = 17'xxxxxxxxxxxxxxxxx to constant driver in module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Promoted 1 init specs to constant drivers.

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.13.16. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.regcause as FSM state register:
    Users of register don't seem to benefit from recoding.

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$880' in module `\registerfile_32': merged $dff to cell.
Checking cell `$memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878' in module `\registerfile_32': no (compatible) $dff found.
Checking cell `$memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2513$879' in module `\registerfile_32': no (compatible) $dff found.

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\$mem$\1226' in module `\registerfile_32':
  no cells found. removing memory.
Collecting $memrd, $memwr and $meminit for memory `\1226' in module `\registerfile_32':
  $memwr$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2510$880 ($memwr)
  $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2513$879 ($memrd)
  $memrd$\1226$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:2512$878 ($memrd)

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~4 debug messages>
Optimizing module bp_flush_unit.
<suppressed ~13 debug messages>
Optimizing module controlunit.
<suppressed ~22 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~7 debug messages>
Optimizing module immdecoder_32.
<suppressed ~7 debug messages>
Optimizing module meminterface_32.
<suppressed ~2 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~1 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 12 unused cells and 30 unused wires.
<suppressed ~19 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \1226 in module \registerfile_32:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~10 debug messages>

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:468$87:
      Old ports: A=3'011, B=3'100, Y=\_040_
      New ports: A=2'01, B=2'10, Y={ \_040_ [2] \_040_ [0] }
      New connections: \_040_ [1] = \_040_ [0]
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
    Consolidated identical input bits for $pmux cell $procmux$1168:
      Old ports: A={ 2'11 \id_funct3 [2] 1'0 }, B=8'01101111, Y=\_61_
      New ports: A={ 1'1 \id_funct3 [2] 1'0 }, B=6'010111, Y={ \_61_ [3] \_61_ [1:0] }
      New connections: \_61_ [2] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:677$198:
      Old ports: A={ 1'0 \id_funct3 }, B={ \id_funct7 [3] \id_funct3 }, Y=\_51_
      New ports: A=1'0, B=\id_funct7 [3], Y=\_51_ [3]
      New connections: \_51_ [2:0] = \id_funct3
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:681$202:
      Old ports: A=2'00, B=2'10, Y=\_55_
      New ports: A=1'0, B=1'1, Y=\_55_ [1]
      New connections: \_55_ [0] = 1'0
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1770$552:
      Old ports: A=2'00, B=2'10, Y=\_88_
      New ports: A=1'0, B=1'1, Y=\_88_ [1]
      New connections: \_88_ [0] = 1'0
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1771$553:
      Old ports: A={ 2'01 \_88_ }, B=4'1011, Y=\_89_
      New ports: A={ 1'1 \_88_ [1] 1'0 }, B=3'011, Y=\_89_ [2:0]
      New connections: \_89_ [3] = \_89_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1772$554:
      Old ports: A=\_89_, B=4'0010, Y=\_90_
      New ports: A=\_89_ [2:0], B=3'010, Y=\_90_ [2:0]
      New connections: \_90_ [3] = \_90_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
    Consolidated identical input bits for $mux cell $ternary$/home/dadmin/Documents/tesis/dev/qflow/fivestage/source/riscv32i_pp5.v:1773$555:
      Old ports: A=\_90_, B=4'0000, Y=\_91_
      New ports: A=\_90_ [2:0], B=3'000, Y=\_91_ [2:0]
      New connections: \_91_ [3] = \_91_ [0]
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
    Consolidated identical input bits for $mux cell $procmux$914:
      Old ports: A={ \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] \halfword_size_load.halfwordval [15] }, B=16'0000000000000000, Y=\halfword_size_load.extension
      New ports: A=\halfword_size_load.halfwordval [15], B=1'0, Y=\halfword_size_load.extension [0]
      New connections: \halfword_size_load.extension [15:1] = { \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] \halfword_size_load.extension [0] }
    Consolidated identical input bits for $mux cell $procmux$922:
      Old ports: A={ \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] \byte_size_load.byteval [7] }, B=24'000000000000000000000000, Y=\byte_size_load.extension
      New ports: A=\byte_size_load.byteval [7], B=1'0, Y=\byte_size_load.extension [0]
      New connections: \byte_size_load.extension [23:1] = { \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] \byte_size_load.extension [0] }
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 10 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
<suppressed ~2 debug messages>
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~1 debug messages>
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.20.9. Rerunning OPT passes. (Maybe there is more to do..)

3.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

3.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

3.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

3.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

3.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

3.20.16. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
No more expansions possible.
<suppressed ~3977 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~288 debug messages>
Optimizing module bp_flush_unit.
<suppressed ~51 debug messages>
Optimizing module controlunit.
<suppressed ~142 debug messages>
Optimizing module csrfile_32.
<suppressed ~537 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~104 debug messages>
Optimizing module immdecoder_32.
<suppressed ~59 debug messages>
Optimizing module meminterface_32.
<suppressed ~8 debug messages>
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
<suppressed ~192 debug messages>
Optimizing module registerfile_32.
<suppressed ~64 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
<suppressed ~1905 debug messages>
Finding identical cells in module `\bp_flush_unit'.
<suppressed ~159 debug messages>
Finding identical cells in module `\controlunit'.
<suppressed ~441 debug messages>
Finding identical cells in module `\csrfile_32'.
<suppressed ~303 debug messages>
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~120 debug messages>
Finding identical cells in module `\immdecoder_32'.
<suppressed ~51 debug messages>
Finding identical cells in module `\meminterface_32'.
<suppressed ~60 debug messages>
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
<suppressed ~6 debug messages>
Finding identical cells in module `\registerfile_32'.
Removed a total of 1015 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 234 unused cells and 2454 unused wires.
<suppressed ~243 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1814 gates and 1884 wires to a netlist network with 68 inputs and 33 outputs.

3.23.2.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       30
ABC RESULTS:            ANDNOT cells:      151
ABC RESULTS:              AOI3 cells:       58
ABC RESULTS:              AOI4 cells:       53
ABC RESULTS:               MUX cells:      341
ABC RESULTS:              NAND cells:       80
ABC RESULTS:               NOR cells:       22
ABC RESULTS:               NOT cells:      147
ABC RESULTS:              OAI3 cells:       67
ABC RESULTS:              OAI4 cells:       96
ABC RESULTS:                OR cells:      226
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       71
ABC RESULTS:        internal signals:     1783
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

3.23.3. Extracting gate netlist of module `\bp_flush_unit' to `<abc-temp-dir>/input.blif'..
Extracted 208 gates and 261 wires to a netlist network with 51 inputs and 13 outputs.

3.23.3.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              AOI4 cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:       55
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       28
ABC RESULTS:        internal signals:      197
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       13
Removing temp directory.

3.23.4. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Extracted 264 gates and 312 wires to a netlist network with 46 inputs and 22 outputs.

3.23.4.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        7
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:              AOI3 cells:       15
ABC RESULTS:              AOI4 cells:        4
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:       16
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              OAI3 cells:        7
ABC RESULTS:              OAI4 cells:        3
ABC RESULTS:                OR cells:       55
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:        internal signals:      244
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       22
Removing temp directory.

3.23.5. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 614 gates and 807 wires to a netlist network with 191 inputs and 160 outputs.

3.23.5.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:       52
ABC RESULTS:              AOI3 cells:       38
ABC RESULTS:              AOI4 cells:       29
ABC RESULTS:               MUX cells:      192
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       69
ABC RESULTS:             ORNOT cells:       42
ABC RESULTS:              XNOR cells:       13
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      456
ABC RESULTS:           input signals:      191
ABC RESULTS:          output signals:      160
Removing temp directory.

3.23.6. Extracting gate netlist of module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 1857 gates and 2595 wires to a netlist network with 736 inputs and 362 outputs.

3.23.6.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       11
ABC RESULTS:            ANDNOT cells:      170
ABC RESULTS:              AOI3 cells:       25
ABC RESULTS:              AOI4 cells:       97
ABC RESULTS:               MUX cells:      293
ABC RESULTS:              NAND cells:       35
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:      182
ABC RESULTS:              OAI3 cells:       29
ABC RESULTS:              OAI4 cells:      193
ABC RESULTS:                OR cells:      156
ABC RESULTS:             ORNOT cells:       54
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:               XOR cells:       42
ABC RESULTS:        internal signals:     1497
ABC RESULTS:           input signals:      736
ABC RESULTS:          output signals:      362
Removing temp directory.

3.23.7. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 123 wires to a netlist network with 28 inputs and 32 outputs.

3.23.7.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:               MUX cells:       27
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              OAI3 cells:        5
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

3.23.8. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 553 gates and 664 wires to a netlist network with 109 inputs and 105 outputs.

3.23.8.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              AOI4 cells:       64
ABC RESULTS:               MUX cells:       88
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:       57
ABC RESULTS:              OAI3 cells:       88
ABC RESULTS:              OAI4 cells:       16
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:        internal signals:      450
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

3.23.9. Extracting gate netlist of module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 318 gates and 482 wires to a netlist network with 163 inputs and 95 outputs.

3.23.9.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:              AOI4 cells:       32
ABC RESULTS:               MUX cells:       64
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

3.23.10. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3170 gates and 4243 wires to a netlist network with 1072 inputs and 1088 outputs.

3.23.10.1. Executing ABC.
Running ABC command: abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       74
ABC RESULTS:               MUX cells:     3008
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:       66
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:     2083
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
<suppressed ~122 debug messages>
Optimizing module bp_flush_unit.
<suppressed ~1 debug messages>
Optimizing module controlunit.
Optimizing module csrfile_32.
<suppressed ~25 debug messages>
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
<suppressed ~1 debug messages>
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.
<suppressed ~960 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
<suppressed ~3 debug messages>
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 1 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..
Removed 7 unused cells and 5088 unused wires.
<suppressed ~32 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \bp_flush_unit
Used module:     \controlunit
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32

3.25.2. Analyzing design hierarchy..
Top module:  \RISCV32I
Used module:     \bp_flush_unit
Used module:     \controlunit
Used module:     \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \alu_32
Used module:         \csrfile_32
Used module:         \immdecoder_32
Used module:         \meminterface_32
Used module:         \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa
Used module:         \registerfile_32
Removed 0 unused modules.

3.26. Printing statistics.

=== RISCV32I ===

   Number of wires:                 53
   Number of wire bits:            377
   Number of public wires:          53
   Number of public wire bits:     377
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     bp_flush_unit                   1
     controlunit                     1
     datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1

=== alu_32 ===

   Number of wires:               1391
   Number of wire bits:           1487
   Number of public wires:           6
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1418
     $_ANDNOT_                     151
     $_AND_                         30
     $_AOI3_                        58
     $_AOI4_                        53
     $_MUX_                        341
     $_NAND_                        80
     $_NOR_                         22
     $_NOT_                        147
     $_OAI3_                        67
     $_OAI4_                        96
     $_ORNOT_                       64
     $_OR_                         226
     $_XNOR_                        12
     $_XOR_                         71

=== bp_flush_unit ===

   Number of wires:                173
   Number of wire bits:            225
   Number of public wires:          22
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_ANDNOT_                      33
     $_AND_                          6
     $_AOI3_                         4
     $_AOI4_                         2
     $_MUX_                          4
     $_NAND_                         4
     $_NOR_                          9
     $_NOT_                          4
     $_OAI3_                         1
     $_ORNOT_                       12
     $_OR_                          55
     $_XNOR_                         2
     $_XOR_                         28

=== controlunit ===

   Number of wires:                176
   Number of wire bits:            226
   Number of public wires:          27
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                171
     $_ANDNOT_                      25
     $_AND_                          6
     $_AOI3_                        15
     $_AOI4_                         4
     $_MUX_                          3
     $_NAND_                        11
     $_NOR_                         16
     $_NOT_                          5
     $_OAI3_                         7
     $_OAI4_                         3
     $_ORNOT_                       21
     $_OR_                          55

=== csrfile_32 ===

   Number of wires:                360
   Number of wire bits:            755
   Number of public wires:          28
   Number of public wire bits:     423
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                591
     $_ANDNOT_                      52
     $_AND_                          4
     $_AOI3_                        38
     $_AOI4_                        29
     $_DFF_P_                       99
     $_MUX_                        192
     $_NAND_                        21
     $_NOR_                          8
     $_NOT_                          6
     $_OAI4_                         1
     $_ORNOT_                       42
     $_OR_                          69
     $_XNOR_                        13
     $_XOR_                         17

=== datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa ===

   Number of wires:               1087
   Number of wire bits:           2870
   Number of public wires:         120
   Number of public wire bits:    1779
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2226
     $_ANDNOT_                     170
     $_AND_                         11
     $_AOI3_                        25
     $_AOI4_                        97
     $_DFF_P_                      772
     $_DLATCH_P_                   129
     $_MUX_                        293
     $_NAND_                        35
     $_NOR_                         11
     $_NOT_                        182
     $_OAI3_                        29
     $_OAI4_                       193
     $_ORNOT_                       54
     $_OR_                         156
     $_XNOR_                        21
     $_XOR_                         42
     alu_32                          1
     csrfile_32                      1
     immdecoder_32                   1
     meminterface_32                 1
     programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
     registerfile_32                 1

=== immdecoder_32 ===

   Number of wires:                 59
   Number of wire bits:            116
   Number of public wires:           6
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $_ANDNOT_                      29
     $_MUX_                         27
     $_NAND_                         7
     $_NOR_                          1
     $_NOT_                          7
     $_OAI3_                         5
     $_OAI4_                         1
     $_ORNOT_                        2
     $_OR_                           6

=== meminterface_32 ===

   Number of wires:                284
   Number of wire bits:            586
   Number of public wires:          11
   Number of public wire bits:     275
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                415
     $_ANDNOT_                      11
     $_AND_                          1
     $_AOI4_                        64
     $_DLATCH_P_                    40
     $_MUX_                         88
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                         57
     $_OAI3_                        88
     $_OAI4_                        16
     $_ORNOT_                       21
     $_OR_                          18

=== programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa ===

   Number of wires:                164
   Number of wire bits:            475
   Number of public wires:          12
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                309
     $_ANDNOT_                      46
     $_AND_                          2
     $_AOI4_                        32
     $_DFF_P_                       32
     $_DLATCH_P_                    32
     $_MUX_                         64
     $_NAND_                        16
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                       34
     $_OR_                          18
     $_XNOR_                        12
     $_XOR_                         17

=== registerfile_32 ===

   Number of wires:               3142
   Number of wire bits:           4239
   Number of public wires:          40
   Number of public wire bits:    1137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4190
     $_ANDNOT_                      74
     $_DFF_P_                     1024
     $_MUX_                       3008
     $_NAND_                         2
     $_NOR_                          8
     $_NOT_                          3
     $_OAI3_                         1
     $_ORNOT_                        4
     $_OR_                          66

=== design hierarchy ===

   RISCV32I                          1
     bp_flush_unit                   1
     controlunit                     1
     datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
       alu_32                        1
       csrfile_32                    1
       immdecoder_32                 1
       meminterface_32               1
       programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa      1
       registerfile_32               1

   Number of wires:               6889
   Number of wire bits:          11356
   Number of public wires:         325
   Number of public wire bits:    4599
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9563
     $_ANDNOT_                     591
     $_AND_                         60
     $_AOI3_                       140
     $_AOI4_                       281
     $_DFF_P_                     1927
     $_DLATCH_P_                   201
     $_MUX_                       4020
     $_NAND_                       185
     $_NOR_                         80
     $_NOT_                        412
     $_OAI3_                       198
     $_OAI4_                       310
     $_ORNOT_                      254
     $_OR_                         669
     $_XNOR_                        60
     $_XOR_                        175

3.27. Executing CHECK pass (checking for obvious problems).
checking module RISCV32I..
checking module alu_32..
checking module bp_flush_unit..
checking module controlunit..
checking module csrfile_32..
checking module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module immdecoder_32..
checking module meminterface_32..
checking module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
checking module registerfile_32..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\RISCV32I':
Mapping DFF cells in module `\alu_32':
Mapping DFF cells in module `\bp_flush_unit':
Mapping DFF cells in module `\controlunit':
Mapping DFF cells in module `\csrfile_32':
  mapped 99 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa':
  mapped 772 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\immdecoder_32':
Mapping DFF cells in module `\meminterface_32':
Mapping DFF cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa':
  mapped 32 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\registerfile_32':
  mapped 1024 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \bp_flush_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \controlunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csrfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \immdecoder_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \meminterface_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \registerfile_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
  Optimizing cells in module \alu_32.
  Optimizing cells in module \bp_flush_unit.
  Optimizing cells in module \controlunit.
  Optimizing cells in module \csrfile_32.
  Optimizing cells in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \immdecoder_32.
  Optimizing cells in module \meminterface_32.
  Optimizing cells in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
  Optimizing cells in module \registerfile_32.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Finding identical cells in module `\alu_32'.
Finding identical cells in module `\bp_flush_unit'.
Finding identical cells in module `\controlunit'.
Finding identical cells in module `\csrfile_32'.
Finding identical cells in module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\immdecoder_32'.
Finding identical cells in module `\meminterface_32'.
Finding identical cells in module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa'.
Finding identical cells in module `\registerfile_32'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Finding unused cells or wires in module \alu_32..
Finding unused cells or wires in module \bp_flush_unit..
Finding unused cells or wires in module \controlunit..
Finding unused cells or wires in module \csrfile_32..
Finding unused cells or wires in module \datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \immdecoder_32..
Finding unused cells or wires in module \meminterface_32..
Finding unused cells or wires in module \programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa..
Finding unused cells or wires in module \registerfile_32..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.
Optimizing module alu_32.
Optimizing module bp_flush_unit.
Optimizing module controlunit.
Optimizing module csrfile_32.
Optimizing module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module immdecoder_32.
Optimizing module meminterface_32.
Optimizing module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Optimizing module registerfile_32.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\RISCV32I' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.2. Extracting gate netlist of module `\alu_32' to `<abc-temp-dir>/input.blif'..
Extracted 1418 gates and 1486 wires to a netlist network with 68 inputs and 33 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       42
ABC RESULTS:           AOI21X1 cells:      228
ABC RESULTS:           AOI22X1 cells:       33
ABC RESULTS:             INVX1 cells:      197
ABC RESULTS:            MUX2X1 cells:       68
ABC RESULTS:           NAND2X1 cells:      336
ABC RESULTS:           NAND3X1 cells:      152
ABC RESULTS:            NOR2X1 cells:      196
ABC RESULTS:            NOR3X1 cells:       14
ABC RESULTS:           OAI21X1 cells:      417
ABC RESULTS:           OAI22X1 cells:       23
ABC RESULTS:             OR2X2 cells:       17
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:     1385
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

6.3. Extracting gate netlist of module `\bp_flush_unit' to `<abc-temp-dir>/input.blif'..
Extracted 164 gates and 215 wires to a netlist network with 51 inputs and 13 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       13
ABC RESULTS:           AOI21X1 cells:       11
ABC RESULTS:           AOI22X1 cells:        5
ABC RESULTS:             INVX1 cells:       25
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:       17
ABC RESULTS:           NAND3X1 cells:       15
ABC RESULTS:            NOR2X1 cells:       28
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:        9
ABC RESULTS:           OAI22X1 cells:        8
ABC RESULTS:             OR2X2 cells:       10
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:            XOR2X1 cells:        5
ABC RESULTS:        internal signals:      151
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       13
Removing temp directory.

6.4. Extracting gate netlist of module `\controlunit' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 217 wires to a netlist network with 46 inputs and 22 outputs.

6.4.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        5
ABC RESULTS:           AOI21X1 cells:        6
ABC RESULTS:           AOI22X1 cells:        3
ABC RESULTS:             INVX1 cells:       22
ABC RESULTS:           NAND2X1 cells:       19
ABC RESULTS:           NAND3X1 cells:       23
ABC RESULTS:            NOR2X1 cells:       33
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:       11
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:        internal signals:      149
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       22
Removing temp directory.

6.5. Extracting gate netlist of module `\csrfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 492 gates and 683 wires to a netlist network with 191 inputs and 160 outputs.

6.5.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       19
ABC RESULTS:           AOI21X1 cells:       41
ABC RESULTS:           AOI22X1 cells:       37
ABC RESULTS:             INVX1 cells:      153
ABC RESULTS:            MUX2X1 cells:       41
ABC RESULTS:           NAND2X1 cells:      113
ABC RESULTS:           NAND3X1 cells:       31
ABC RESULTS:            NOR2X1 cells:       36
ABC RESULTS:            NOR3X1 cells:        7
ABC RESULTS:           OAI21X1 cells:      159
ABC RESULTS:           OAI22X1 cells:       14
ABC RESULTS:             OR2X2 cells:        2
ABC RESULTS:           XNOR2X1 cells:        4
ABC RESULTS:        internal signals:      332
ABC RESULTS:           input signals:      191
ABC RESULTS:          output signals:      160
Removing temp directory.

6.6. Extracting gate netlist of module `\datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 1319 gates and 2055 wires to a netlist network with 736 inputs and 362 outputs.

6.6.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:      104
ABC RESULTS:           AOI21X1 cells:      130
ABC RESULTS:           AOI22X1 cells:      225
ABC RESULTS:             INVX1 cells:      293
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:      338
ABC RESULTS:           NAND3X1 cells:      201
ABC RESULTS:            NOR2X1 cells:      110
ABC RESULTS:           OAI21X1 cells:      131
ABC RESULTS:             OR2X2 cells:       21
ABC RESULTS:           XNOR2X1 cells:       21
ABC RESULTS:            XOR2X1 cells:       10
ABC RESULTS:          _const1_ cells:        2
ABC RESULTS:        internal signals:      957
ABC RESULTS:           input signals:      736
ABC RESULTS:          output signals:      362
Removing temp directory.

6.7. Extracting gate netlist of module `\immdecoder_32' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 113 wires to a netlist network with 28 inputs and 32 outputs.

6.7.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.7.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        1
ABC RESULTS:             INVX1 cells:       23
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        8
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:            NOR2X1 cells:        3
ABC RESULTS:           OAI21X1 cells:       25
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       32
Removing temp directory.

6.8. Extracting gate netlist of module `\meminterface_32' to `<abc-temp-dir>/input.blif'..
Extracted 375 gates and 484 wires to a netlist network with 109 inputs and 105 outputs.

6.8.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.8.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           AOI22X1 cells:        8
ABC RESULTS:             INVX1 cells:       63
ABC RESULTS:            MUX2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:      178
ABC RESULTS:           NAND3X1 cells:      114
ABC RESULTS:            NOR2X1 cells:        7
ABC RESULTS:           OAI21X1 cells:       72
ABC RESULTS:           OAI22X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      270
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      105
Removing temp directory.

6.9. Extracting gate netlist of module `\programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa' to `<abc-temp-dir>/input.blif'..
Extracted 245 gates and 408 wires to a netlist network with 163 inputs and 95 outputs.

6.9.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       19
ABC RESULTS:           AOI21X1 cells:       32
ABC RESULTS:           AOI22X1 cells:       29
ABC RESULTS:             INVX1 cells:       43
ABC RESULTS:           NAND2X1 cells:       90
ABC RESULTS:           NAND3X1 cells:       55
ABC RESULTS:            NOR2X1 cells:       57
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:       19
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:          _const1_ cells:        1
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:      163
ABC RESULTS:          output signals:       95
Removing temp directory.

6.10. Extracting gate netlist of module `\registerfile_32' to `<abc-temp-dir>/input.blif'..
Extracted 3166 gates and 4238 wires to a netlist network with 1072 inputs and 1088 outputs.

6.10.1. Executing ABC.
Running ABC command: /usr/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.10.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:      841
ABC RESULTS:           AOI22X1 cells:      114
ABC RESULTS:             BUFX2 cells:       32
ABC RESULTS:             INVX1 cells:      267
ABC RESULTS:            MUX2X1 cells:      289
ABC RESULTS:           NAND2X1 cells:      762
ABC RESULTS:           NAND3X1 cells:      347
ABC RESULTS:            NOR2X1 cells:      489
ABC RESULTS:           OAI21X1 cells:     2179
ABC RESULTS:           OAI22X1 cells:      229
ABC RESULTS:             OR2X2 cells:        3
ABC RESULTS:        internal signals:     2078
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Using template controlunit for cells of type controlunit.
Using template datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa for cells of type datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Using template bp_flush_unit for cells of type bp_flush_unit.
Using template alu_32 for cells of type alu_32.
Using template csrfile_32 for cells of type csrfile_32.
Using template immdecoder_32 for cells of type immdecoder_32.
Using template programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa for cells of type programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Using template registerfile_32 for cells of type registerfile_32.
Using template meminterface_32 for cells of type meminterface_32.
<suppressed ~9 debug messages>
No more expansions possible.
Deleting now unused module alu_32.
Deleting now unused module bp_flush_unit.
Deleting now unused module controlunit.
Deleting now unused module csrfile_32.
Deleting now unused module datapath_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Deleting now unused module immdecoder_32.
Deleting now unused module meminterface_32.
Deleting now unused module programcounter_32_39d7544d97a008fb17fbddd8b87380f3cfa24caa.
Deleting now unused module registerfile_32.

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 4 unused cells and 10080 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port RISCV32I.CLK: Missing option -inpad.
Mapping port RISCV32I.DMEM_ADDR using BUFX2.
Don't map input port RISCV32I.DMEM_DATA_L: Missing option -inpad.
Mapping port RISCV32I.DMEM_DATA_S using BUFX2.
Mapping port RISCV32I.DMEM_WEN using BUFX2.
Mapping port RISCV32I.IMEM_ADDR using BUFX2.
Don't map input port RISCV32I.IMEM_DATA: Missing option -inpad.
Don't map input port RISCV32I.IRQ: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4526 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4527 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4528 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4529 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4530 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4531 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4532 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4533 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4534 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4535 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4536 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4537 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4538 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4539 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4540 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4541 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4542 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4543 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4544 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4545 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4546 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4547 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4548 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4549 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4550 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4551 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4552 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4553 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4554 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4555 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4556 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4557 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.$auto$simplemap.cc:517:simplemap_dlatch$4566 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13702 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13703 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13704 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13705 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13706 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13707 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13708 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13709 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13710 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13711 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13712 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13713 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13714 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13715 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13716 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13717 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13718 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13719 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13720 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13721 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13722 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13723 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13724 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13725 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13726 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13727 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13728 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13729 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13730 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13731 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13732 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13733 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13736 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13737 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13738 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13739 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13740 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13741 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13742 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.memoryinterface.$auto$simplemap.cc:517:simplemap_dlatch$13743 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14474 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14475 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14476 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14477 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14478 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14479 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14480 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14481 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14482 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14483 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14484 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14485 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14486 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14487 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14488 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14489 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14490 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14491 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14492 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14493 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14494 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14495 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14496 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14497 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14498 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14499 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14500 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14501 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14502 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14503 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14504 ($_DLATCH_P_) from module RISCV32I.
Removing $techmap\datapath.programcounter.$auto$simplemap.cc:517:simplemap_dlatch$14505 ($_DLATCH_P_) from module RISCV32I.
Replaced 105 DFF cells.

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RISCV32I..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RISCV32I.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RISCV32I'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RISCV32I..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module RISCV32I.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing Verilog backend.
Dumping module `\RISCV32I'.

12. Printing statistics.

=== RISCV32I ===

   Number of wires:              10012
   Number of wire bits:          12948
   Number of public wires:       10012
   Number of public wire bits:   12948
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12853
     $_DLATCH_P_                    96
     AND2X2                        202
     AOI21X1                      1298
     AOI22X1                       454
     BUFX2                         129
     DFFPOSX1                     1923
     INVX1                        1086
     MUX2X1                        409
     NAND2X1                      1861
     NAND3X1                       970
     NOR2X1                        959
     NOR3X1                         31
     OAI21X1                      3022
     OAI22X1                       284
     OR2X2                          68
     XNOR2X1                        45
     XOR2X1                         16

End of script. Logfile hash: 09c3cfdd6a
CPU: user 7.98s system 0.03s, MEM: 103.42 MB total, 85.14 MB resident
Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os)
Time spent: 29% 2x write_verilog (2 sec), 14% 21x opt_clean (1 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/share/qflow/tech/osu035/osu035_stdcells.lef
Running vlogFanout
vlogFanout -l 200 -c 30 -I RISCV32I_nofanout -s nullstring -p /usr/share/qflow/tech/osu035/osu035_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y RISCV32I_mapped.v RISCV32I_sized.v

vlogFanout for qflow 1.4.87
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 440 (load 10817.2) from node \datapath.idinstr [15],
driven by DFFPOSX1 with strength 313.624 (fF driven at latency 200)
Top fanout load-to-strength ratio is 72.793 (latency = 14558.6 ps)
Top input node fanout is 1923 (load 77911.9) from node CLK.
0 gates exceed specified minimum load.
1497 buffers were added.
Warning 1: load of 118.37 is 1.16219 times greater than strongest gate OAI21X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2: load of 135.56 is 1.24727 times greater than strongest gate NOR2X1
Warning 7: load of 145.731 is 1.43797 times greater than strongest gate NAND3X1
Warning 11: load of 1619.37 is 15.8401 times greater than strongest gate NAND2X1
Warning 225: load of 10827.2 is 34.523 times greater than strongest gate DFFPOSX1
Warning 517: load of 6012.38 is 59.3259 times greater than strongest gate NAND3X1
146 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 12512    	Out: 12366    	-146
	"2" gates	In: 1742    	Out: 1820    	+78

579 gates exceed specified minimum load.
58 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 12524    	Out: 12378    	-146
	"2" gates	In: 1788    	Out: 1866    	+78

Number of gates changed: 58
Running vlog2Verilog for antenna cell mapping.
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
   -o RISCV32I.v RISCV32I_sized.v

Generating RTL verilog and SPICE netlist file in directory
	 /home/dadmin/Documents/tesis/dev/qflow/fivestage/synthesis
Files:
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/fivestage/synthesis/RISCV32I.rtl.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/fivestage/synthesis/RISCV32I.rtlnopwr.v
   Verilog: /home/dadmin/Documents/tesis/dev/qflow/fivestage/synthesis/RISCV32I.rtlbb.v
   Spice:   /home/dadmin/Documents/tesis/dev/qflow/fivestage/synthesis/RISCV32I.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtl.v
   RISCV32I.v
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef 
	-o RISCV32I.rtlnopwr.v
   RISCV32I.v
/usr/share/qflow/bin/vlog2Verilog -c -p -b -n -v vdd -g gnd  -l /usr/share/qflow/tech/osu035/osu035_stdcells.lef
   -o RISCV32I.rtlbb.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/share/qflow/tech/osu035/osu035_stdcells.sp -o RISCV32I.spc RISCV32I.rtl.v
Warning:  No SPICE subcircuit for \$_DLATCH_P_ .  Pin order will be arbitrary.
Running spi2xspice.py
spi2xspice.py "/usr/share/qflow/tech/osu035/osu035_stdcells.lib" RISCV32I.spc RISCV32I.xspice

Synthesis script ended on jue 26 nov 2020 20:06:13 CST
