
*** Running vivado
    with args -log miriscv_test_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source miriscv_test_soc.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source miriscv_test_soc.tcl -notrace
Command: link_design -top miriscv_test_soc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/xdc/miriscv_test_soc.xdc]
Finished Parsing XDC File [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/xdc/miriscv_test_soc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 682.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 682.070 ; gain = 390.352
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.731 . Memory (MB): peak = 700.098 ; gain = 18.027

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1081ca50b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.316 ; gain = 519.219

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d776426a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b254648f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dbcaa434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dbcaa434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dbcaa434

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dbcaa434

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 1360.016 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1360.016 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12f95d31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1360.016 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 12f95d31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1377.613 ; gain = 17.598

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12f95d31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.613 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1377.613 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12f95d31c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1377.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1377.613 ; gain = 695.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1377.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file miriscv_test_soc_drc_opted.rpt -pb miriscv_test_soc_drc_opted.pb -rpx miriscv_test_soc_drc_opted.rpx
Command: report_drc -file miriscv_test_soc_drc_opted.rpt -pb miriscv_test_soc_drc_opted.pb -rpx miriscv_test_soc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[10][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[11][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[11][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[11][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[11][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[11][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[12][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram/dmem_reg_0_0 has an input control pin ram/dmem_reg_0_0/ADDRARDADDR[14] (net: ram/p_1_in[13]) which is driven by a register (core/decode/gpr/rf_reg_tmp_reg[12][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[0] (net: ram/instr_rdata_o_reg_15_0[0]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[10] (net: ram/instr_rdata_o_reg_15_0[10]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[11] (net: ram/instr_rdata_o_reg_15_0[11]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[12] (net: ram/instr_rdata_o_reg_15_0[12]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[13] (net: ram/instr_rdata_o_reg_15_0[13]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[1] (net: ram/instr_rdata_o_reg_15_0[1]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[2] (net: ram/instr_rdata_o_reg_15_0[2]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[3] (net: ram/instr_rdata_o_reg_15_0[3]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[4] (net: ram/instr_rdata_o_reg_15_0[4]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[5] (net: ram/instr_rdata_o_reg_15_0[5]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[6] (net: ram/instr_rdata_o_reg_15_0[6]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[7] (net: ram/instr_rdata_o_reg_15_0[7]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[8] (net: ram/instr_rdata_o_reg_15_0[8]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ram/instr_rdata_o_reg_15 has an input control pin ram/instr_rdata_o_reg_15/ADDRARDADDR[9] (net: ram/instr_rdata_o_reg_15_0[9]) which is driven by a register (core/fetch/fetch_unit/pc_reg_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 35 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1377.613 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad77c8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1377.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.613 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4c7bda9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1377.613 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1969f30c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1969f30c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.777 ; gain = 6.164
Phase 1 Placer Initialization | Checksum: 1969f30c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14b1694fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net core/fetch/B[0] could not be optimized because driver core/fetch/mult_result_full__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net core/fetch/p_10_in could not be optimized because driver core/fetch/dmem_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net core/fetch/core_data_be[3] could not be optimized because driver core/fetch/dmem_reg_3_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net core/fetch/core_data_be[0] could not be optimized because driver core/fetch/dmem_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net core/fetch/core_data_be[2] could not be optimized because driver core/fetch/dmem_reg_2_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net core/fetch/core_data_be[1] could not be optimized because driver core/fetch/dmem_reg_1_0_i_3 could not be replicated
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net core/fetch/fetch_unit/Q[1]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 42 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 42 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1383.777 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |           42  |              0  |                    14  |           0  |           1  |  00:00:15  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           42  |              0  |                    14  |           0  |           7  |  00:00:15  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18a193b44

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1383.777 ; gain = 6.164
Phase 2.2 Global Placement Core | Checksum: 112f7b828

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1383.777 ; gain = 6.164
Phase 2 Global Placement | Checksum: 112f7b828

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1216268a4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1551cc515

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f6ea285a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 156e0df7c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d69b1ac0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1433568af

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f7b8e847

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 157f5196d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 117211ce4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1383.777 ; gain = 6.164
Phase 3 Detail Placement | Checksum: 117211ce4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1383.777 ; gain = 6.164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14cf45d75

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net apb_uart_i/UART_RXFF/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14cf45d75

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1425.367 ; gain = 47.754
INFO: [Place 30-746] Post Placement Timing Summary WNS=-14.562. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11e7cf506

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754
Phase 4.1 Post Commit Optimization | Checksum: 11e7cf506

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11e7cf506

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11e7cf506

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1425.367 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 126b80943

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126b80943

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754
Ending Placer Task | Checksum: 10e30fe07

Time (s): cpu = 00:01:41 ; elapsed = 00:01:25 . Memory (MB): peak = 1425.367 ; gain = 47.754
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:26 . Memory (MB): peak = 1425.367 ; gain = 47.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1425.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1426.426 ; gain = 1.059
INFO: [Common 17-1381] The checkpoint 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file miriscv_test_soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1426.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file miriscv_test_soc_utilization_placed.rpt -pb miriscv_test_soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file miriscv_test_soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1426.426 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 25a0cd5c ConstDB: 0 ShapeSum: e89030ab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 129ad9b35

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1553.027 ; gain = 115.531
Post Restoration Checksum: NetGraph: 83b48b57 NumContArr: a5f90fde Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 129ad9b35

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1573.195 ; gain = 135.699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 129ad9b35

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1580.570 ; gain = 143.074

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 129ad9b35

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1580.570 ; gain = 143.074
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150e90521

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1607.625 ; gain = 170.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.839| TNS=-46086.977| WHS=-0.134 | THS=-12.059|

Phase 2 Router Initialization | Checksum: 1f80e0a2d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1640.695 ; gain = 203.199

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6142
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b701f655

Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 1712.695 ; gain = 275.199
INFO: [Route 35-580] Design has 299 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_i |                    clk_i |                                                                    core/fetch/fetch_unit/pc_reg_reg[29]/D|
|                    clk_i |                    clk_i |                                                                    core/fetch/fetch_unit/pc_reg_reg[31]/D|
|                    clk_i |                    clk_i |                                                                    core/fetch/fetch_unit/pc_reg_reg[25]/D|
|                    clk_i |                    clk_i |                                                                    core/fetch/fetch_unit/pc_reg_reg[13]/D|
|                    clk_i |                    clk_i |                                                                    core/fetch/fetch_unit/pc_reg_reg[23]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2197
 Number of Nodes with overlaps = 945
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.502| TNS=-54134.242| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 6b1aaf84

Time (s): cpu = 00:02:26 ; elapsed = 00:01:39 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 743
 Number of Nodes with overlaps = 647
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.373| TNS=-54141.539| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ea90550

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 602
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 91
Phase 4.3 Global Iteration 2 | Checksum: 22eba700c

Time (s): cpu = 00:03:27 ; elapsed = 00:02:16 . Memory (MB): peak = 1712.695 ; gain = 275.199
Phase 4 Rip-up And Reroute | Checksum: 22eba700c

Time (s): cpu = 00:03:27 ; elapsed = 00:02:16 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bc1e48c4

Time (s): cpu = 00:03:28 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.286| TNS=-53757.105| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: fa5c23c4

Time (s): cpu = 00:03:28 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fa5c23c4

Time (s): cpu = 00:03:28 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199
Phase 5 Delay and Skew Optimization | Checksum: fa5c23c4

Time (s): cpu = 00:03:28 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 8091fe43

Time (s): cpu = 00:03:29 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.286| TNS=-53753.883| WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8091fe43

Time (s): cpu = 00:03:29 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199
Phase 6 Post Hold Fix | Checksum: 8091fe43

Time (s): cpu = 00:03:29 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01467 %
  Global Horizontal Routing Utilization  = 2.45347 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c2203ceb

Time (s): cpu = 00:03:29 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c2203ceb

Time (s): cpu = 00:03:29 ; elapsed = 00:02:17 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 102d88e1e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1712.695 ; gain = 275.199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.286| TNS=-53753.883| WHS=0.104  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 102d88e1e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1712.695 ; gain = 275.199
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1712.695 ; gain = 275.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:32 ; elapsed = 00:02:19 . Memory (MB): peak = 1712.695 ; gain = 286.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1712.695 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1712.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file miriscv_test_soc_drc_routed.rpt -pb miriscv_test_soc_drc_routed.pb -rpx miriscv_test_soc_drc_routed.rpx
Command: report_drc -file miriscv_test_soc_drc_routed.rpt -pb miriscv_test_soc_drc_routed.pb -rpx miriscv_test_soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file miriscv_test_soc_methodology_drc_routed.rpt -pb miriscv_test_soc_methodology_drc_routed.pb -rpx miriscv_test_soc_methodology_drc_routed.rpx
Command: report_methodology -file miriscv_test_soc_methodology_drc_routed.rpt -pb miriscv_test_soc_methodology_drc_routed.pb -rpx miriscv_test_soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/impl_1/miriscv_test_soc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file miriscv_test_soc_power_routed.rpt -pb miriscv_test_soc_power_summary_routed.pb -rpx miriscv_test_soc_power_routed.rpx
Command: report_power -file miriscv_test_soc_power_routed.rpt -pb miriscv_test_soc_power_summary_routed.pb -rpx miriscv_test_soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file miriscv_test_soc_route_status.rpt -pb miriscv_test_soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file miriscv_test_soc_timing_summary_routed.rpt -pb miriscv_test_soc_timing_summary_routed.pb -rpx miriscv_test_soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file miriscv_test_soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file miriscv_test_soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file miriscv_test_soc_bus_skew_routed.rpt -pb miriscv_test_soc_bus_skew_routed.pb -rpx miriscv_test_soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 15 02:05:37 2022...
