$date
	Fri Dec 24 21:15:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 64 ! read_data [63:0] $end
$var reg 1 " Clk $end
$var reg 1 # En $end
$var reg 64 $ address [63:0] $end
$var reg 1 % memRead $end
$var reg 1 & memWrite $end
$var reg 64 ' write_data [63:0] $end
$scope module uut $end
$var wire 1 " Clk $end
$var wire 1 # En $end
$var wire 64 ( address [63:0] $end
$var wire 1 % memRead $end
$var wire 1 & memWrite $end
$var wire 64 ) write_data [63:0] $end
$var reg 64 * read_data [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
x%
bx $
x#
x"
bx !
$end
#20
1&
0%
b100000010 '
b100000010 )
b1 $
b1 (
0"
0#
#40
1"
1#
#60
0"
#80
1"
#100
0&
1%
0"
#120
b100000010 !
b100000010 *
1"
#140
0"
#160
1"
#180
