// Generated by stratus_hls 17.20-p100  (88533.190925)
// Tue Nov 17 14:06:24 2020
// from dut.cc
#ifndef CYNTH_PART_dut_dut_rtl_h
#define CYNTH_PART_dut_dut_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct dut : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rst;
  sc_out<bool > din_busy;
  sc_in<bool > din_vld;
  sc_in<sc_uint<8> > din_data;
  sc_in<bool > dout_busy;
  sc_out<bool > dout_vld;
  sc_out<sc_uint<11> > dout_data;
  dut( sc_module_name name );
  SC_HAS_PROCESS(dut);
  sc_signal<bool > dout_m_req_m_prev_trig_req;
  sc_signal<sc_uint<1> > dut_Xor_1Ux1U_1U_4_9_out1;
  sc_signal<bool > dout_m_unacked_req;
  sc_signal<sc_uint<1> > dut_Or_1U_0_4_10_out1;
  sc_signal<sc_uint<1> > dut_N_Muxb_1_2_7_4_1_out1;
  sc_signal<sc_uint<1> > dut_And_1U_3_4_5_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_4_out1;
  sc_signal<sc_uint<1> > dut_Or_1U_0_4_2_out1;
  sc_signal<bool > din_m_unvalidated_req;
  sc_signal<sc_uint<1> > dut_And_1U_3_4_3_out1;
  sc_signal<sc_uint<3> > global_state_next;
  sc_signal<sc_uint<1> > gs_ctrl3;
  sc_signal<sc_uint<6> > s_reg_5;
  sc_signal<sc_uint<6> > dut_Add_6Ux1U_6U_4_15_out1;
  sc_signal<sc_uint<6> > in1_raddr_wire;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r0_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r1_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r2_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r3_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r4_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r5_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r6_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r7_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r8_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r9_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r10_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r11_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r12_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r13_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r14_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r15_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r16_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r17_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r18_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r19_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r20_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r21_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r22_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r23_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r24_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r25_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r26_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r27_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r28_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r29_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r30_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r31_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r32_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r33_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r34_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r35_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r36_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r37_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r38_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r39_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r40_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r41_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r42_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r43_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r44_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r45_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r46_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r47_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r48_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r49_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r50_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r51_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r52_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r53_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r54_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r55_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r56_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r57_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r58_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r59_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r60_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r61_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r62_slice;
  sc_signal<sc_int<7> > mem_inst_dut_mem_regbank_r63_slice;
  sc_signal<sc_uint<6> > in2_waddr_wire;
  sc_signal<sc_int<7> > in1_din_wire;
  sc_signal<sc_uint<1> > gs_ctrl1;
  sc_signal<sc_uint<1> > mem_if_1_wen0_wire;
  sc_signal<sc_uint<1> > gs_ctrl0;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_6_out1;
  sc_signal<sc_uint<1> > dut_And_1U_3_4_11_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_12_out1;
  sc_signal<bool > dout_m_req_m_trig_req;
  sc_signal<sc_uint<1> > dut_LessThan_8Sx8S_1U_4_14_out1;
  sc_signal<bool > din_m_busy_req_0;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_16_out1;
  sc_signal<sc_int<7> > mem_if_2_dout_wire_slice;
  sc_signal<sc_int<8> > dut_Add_7Sx2S_8S_4_13_out1;
  sc_signal<sc_int<10> > dout_data_slice;
  sc_signal<sc_uint<3> > global_state;
  sc_signal<sc_uint<1> > stall0;
  void drive_dout_data();
  void drive_din_m_busy_req_0();
  void drive_dout_m_req_m_trig_req();
  void drive_stall0();
  void drive_mem_if_1_wen0_wire();
  void drive_in1_din_wire();
  void drive_in2_waddr_wire();
  void mem_inst();
  void drive_in1_raddr_wire();
  void drive_s_reg_5();
  void dut_Add_7Sx2S_8S_4_13();
  void dut_LessThan_8Sx8S_1U_4_14();
  void dut_Add_6Ux1U_6U_4_15();
  void dut_Add_8Ux8U_9U_4_16();
  void write_dut_mem_regbank_r0();
  void write_dut_mem_regbank_r1();
  void write_dut_mem_regbank_r2();
  void write_dut_mem_regbank_r3();
  void write_dut_mem_regbank_r4();
  void write_dut_mem_regbank_r5();
  void write_dut_mem_regbank_r6();
  void write_dut_mem_regbank_r7();
  void write_dut_mem_regbank_r8();
  void write_dut_mem_regbank_r9();
  void write_dut_mem_regbank_r10();
  void write_dut_mem_regbank_r11();
  void write_dut_mem_regbank_r12();
  void write_dut_mem_regbank_r13();
  void write_dut_mem_regbank_r14();
  void write_dut_mem_regbank_r15();
  void write_dut_mem_regbank_r16();
  void write_dut_mem_regbank_r17();
  void write_dut_mem_regbank_r18();
  void write_dut_mem_regbank_r19();
  void write_dut_mem_regbank_r20();
  void write_dut_mem_regbank_r21();
  void write_dut_mem_regbank_r22();
  void write_dut_mem_regbank_r23();
  void write_dut_mem_regbank_r24();
  void write_dut_mem_regbank_r25();
  void write_dut_mem_regbank_r26();
  void write_dut_mem_regbank_r27();
  void write_dut_mem_regbank_r28();
  void write_dut_mem_regbank_r29();
  void write_dut_mem_regbank_r30();
  void write_dut_mem_regbank_r31();
  void write_dut_mem_regbank_r32();
  void write_dut_mem_regbank_r33();
  void write_dut_mem_regbank_r34();
  void write_dut_mem_regbank_r35();
  void write_dut_mem_regbank_r36();
  void write_dut_mem_regbank_r37();
  void write_dut_mem_regbank_r38();
  void write_dut_mem_regbank_r39();
  void write_dut_mem_regbank_r40();
  void write_dut_mem_regbank_r41();
  void write_dut_mem_regbank_r42();
  void write_dut_mem_regbank_r43();
  void write_dut_mem_regbank_r44();
  void write_dut_mem_regbank_r45();
  void write_dut_mem_regbank_r46();
  void write_dut_mem_regbank_r47();
  void write_dut_mem_regbank_r48();
  void write_dut_mem_regbank_r49();
  void write_dut_mem_regbank_r50();
  void write_dut_mem_regbank_r51();
  void write_dut_mem_regbank_r52();
  void write_dut_mem_regbank_r53();
  void write_dut_mem_regbank_r54();
  void write_dut_mem_regbank_r55();
  void write_dut_mem_regbank_r56();
  void write_dut_mem_regbank_r57();
  void write_dut_mem_regbank_r58();
  void write_dut_mem_regbank_r59();
  void write_dut_mem_regbank_r60();
  void write_dut_mem_regbank_r61();
  void write_dut_mem_regbank_r62();
  void write_dut_mem_regbank_r63();
  void drive_global_state();
  void drive_global_state_next();
  void drive_gs_ctrl0();
  void drive_gs_ctrl1();
  void drive_gs_ctrl3();
  void drive_din_busy();
  void dut_Or_1U_0_4_2();
  void dut_And_1U_3_4_3();
  void dut_Not_1U_1U_4_4();
  void dut_And_1U_3_4_5();
  void dut_Not_1U_1U_4_6();
  void drive_din_m_unvalidated_req();
  void dut_N_Muxb_1_2_7_4_1();
  void drive_dout_vld();
  void dut_Or_1U_0_4_10();
  void drive_dout_m_unacked_req();
  void dut_And_1U_3_4_11();
  void dut_Xor_1Ux1U_1U_4_9();
  void drive_dout_m_req_m_prev_trig_req();
  void dut_Not_1U_1U_4_12();
  void thread_12();
};

#endif
