<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='140' type='void llvm::TargetPassConfig::TargetPassConfig(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; pm)'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='392' ll='421' type='void llvm::TargetPassConfig::TargetPassConfig(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; pm)'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='445' u='c' c='_ZN4llvm17LLVMTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='390'>// Out of line constructor provides default values for pass options and
// registers all common codegen passes.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfigC1ERN4llvm20AArch64TargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='538' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='321' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfigC1ERN4llvm20HexagonTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfigC1ERN4llvm16PPCTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfigC1ERN4llvm24WebAssemblyTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='349' u='c' c='_ZN12_GLOBAL__N_113X86PassConfigC1ERN4llvm16X86TargetMachineERNS1_6legacy15PassManagerBaseE'/>
