From 451a5e69ea891a0926fab2395585d50313e7b804 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=BB=84=E6=B6=9B?= <huangtao@rock-chips.com>
Date: Fri, 25 Jan 2013 15:19:35 +0800
Subject: [PATCH] rk: ddr_freq: static ddr_set_rate

---
 arch/arm/plat-rk/ddr_freq.c         | 2 +-
 arch/arm/plat-rk/include/plat/ddr.h | 1 -
 2 files changed, 1 insertion(+), 2 deletions(-)

diff --git a/arch/arm/plat-rk/ddr_freq.c b/arch/arm/plat-rk/ddr_freq.c
index d8c591dee26c..8166b27c6e0b 100644
--- a/arch/arm/plat-rk/ddr_freq.c
+++ b/arch/arm/plat-rk/ddr_freq.c
@@ -200,7 +200,7 @@ static uint32_t _ddr_change_freq(uint32_t nMHz)
 }
 #endif
 
-uint32_t ddr_set_rate(uint32_t nMHz)
+static uint32_t ddr_set_rate(uint32_t nMHz)
 {
 	nMHz = _ddr_change_freq(nMHz);
 	clk_set_rate(ddr.pll, 0);
diff --git a/arch/arm/plat-rk/include/plat/ddr.h b/arch/arm/plat-rk/include/plat/ddr.h
index faf0fe758d3f..89a6ac283665 100644
--- a/arch/arm/plat-rk/include/plat/ddr.h
+++ b/arch/arm/plat-rk/include/plat/ddr.h
@@ -151,6 +151,5 @@ uint32_t ddr_get_cap(void);
 int ddr_init(uint32_t dram_type, uint32_t freq);
 void ddr_set_auto_self_refresh(bool en);
 uint32_t __sramlocalfunc ddr_set_pll(uint32_t nMHz, uint32_t set);
-uint32_t ddr_set_rate(uint32_t nMHz);
 
 #endif
-- 
2.35.3

