# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 459 \
    name p_ZL8weights3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_0 \
    op interface \
    ports { p_ZL8weights3_0_address0 { O 9 vector } p_ZL8weights3_0_ce0 { O 1 bit } p_ZL8weights3_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 460 \
    name p_ZL8weights3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_1 \
    op interface \
    ports { p_ZL8weights3_1_address0 { O 9 vector } p_ZL8weights3_1_ce0 { O 1 bit } p_ZL8weights3_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 461 \
    name p_ZL8weights3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_2 \
    op interface \
    ports { p_ZL8weights3_2_address0 { O 9 vector } p_ZL8weights3_2_ce0 { O 1 bit } p_ZL8weights3_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 462 \
    name p_ZL8weights3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_3 \
    op interface \
    ports { p_ZL8weights3_3_address0 { O 9 vector } p_ZL8weights3_3_ce0 { O 1 bit } p_ZL8weights3_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 463 \
    name p_ZL8weights3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_4 \
    op interface \
    ports { p_ZL8weights3_4_address0 { O 9 vector } p_ZL8weights3_4_ce0 { O 1 bit } p_ZL8weights3_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 464 \
    name p_ZL8weights3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_5 \
    op interface \
    ports { p_ZL8weights3_5_address0 { O 9 vector } p_ZL8weights3_5_ce0 { O 1 bit } p_ZL8weights3_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 465 \
    name p_ZL8weights3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_6 \
    op interface \
    ports { p_ZL8weights3_6_address0 { O 9 vector } p_ZL8weights3_6_ce0 { O 1 bit } p_ZL8weights3_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 466 \
    name p_ZL8weights3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_7 \
    op interface \
    ports { p_ZL8weights3_7_address0 { O 9 vector } p_ZL8weights3_7_ce0 { O 1 bit } p_ZL8weights3_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 467 \
    name p_ZL8weights3_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_8 \
    op interface \
    ports { p_ZL8weights3_8_address0 { O 9 vector } p_ZL8weights3_8_ce0 { O 1 bit } p_ZL8weights3_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 468 \
    name p_ZL8weights3_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_9 \
    op interface \
    ports { p_ZL8weights3_9_address0 { O 9 vector } p_ZL8weights3_9_ce0 { O 1 bit } p_ZL8weights3_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name p_ZL8weights3_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_10 \
    op interface \
    ports { p_ZL8weights3_10_address0 { O 9 vector } p_ZL8weights3_10_ce0 { O 1 bit } p_ZL8weights3_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name p_ZL8weights3_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_11 \
    op interface \
    ports { p_ZL8weights3_11_address0 { O 9 vector } p_ZL8weights3_11_ce0 { O 1 bit } p_ZL8weights3_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name p_ZL8weights3_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_12 \
    op interface \
    ports { p_ZL8weights3_12_address0 { O 9 vector } p_ZL8weights3_12_ce0 { O 1 bit } p_ZL8weights3_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name p_ZL8weights3_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_13 \
    op interface \
    ports { p_ZL8weights3_13_address0 { O 9 vector } p_ZL8weights3_13_ce0 { O 1 bit } p_ZL8weights3_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name p_ZL8weights3_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_14 \
    op interface \
    ports { p_ZL8weights3_14_address0 { O 9 vector } p_ZL8weights3_14_ce0 { O 1 bit } p_ZL8weights3_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name p_ZL8weights3_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights3_15 \
    op interface \
    ports { p_ZL8weights3_15_address0 { O 9 vector } p_ZL8weights3_15_ce0 { O 1 bit } p_ZL8weights3_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights3_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name p_ZL8threshs3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_0 \
    op interface \
    ports { p_ZL8threshs3_0_address0 { O 3 vector } p_ZL8threshs3_0_ce0 { O 1 bit } p_ZL8threshs3_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name p_ZL8threshs3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_1 \
    op interface \
    ports { p_ZL8threshs3_1_address0 { O 3 vector } p_ZL8threshs3_1_ce0 { O 1 bit } p_ZL8threshs3_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name p_ZL8threshs3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_2 \
    op interface \
    ports { p_ZL8threshs3_2_address0 { O 3 vector } p_ZL8threshs3_2_ce0 { O 1 bit } p_ZL8threshs3_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name p_ZL8threshs3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_3 \
    op interface \
    ports { p_ZL8threshs3_3_address0 { O 3 vector } p_ZL8threshs3_3_ce0 { O 1 bit } p_ZL8threshs3_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name p_ZL8threshs3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_4 \
    op interface \
    ports { p_ZL8threshs3_4_address0 { O 3 vector } p_ZL8threshs3_4_ce0 { O 1 bit } p_ZL8threshs3_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name p_ZL8threshs3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_5 \
    op interface \
    ports { p_ZL8threshs3_5_address0 { O 3 vector } p_ZL8threshs3_5_ce0 { O 1 bit } p_ZL8threshs3_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name p_ZL8threshs3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_6 \
    op interface \
    ports { p_ZL8threshs3_6_address0 { O 3 vector } p_ZL8threshs3_6_ce0 { O 1 bit } p_ZL8threshs3_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name p_ZL8threshs3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_7 \
    op interface \
    ports { p_ZL8threshs3_7_address0 { O 3 vector } p_ZL8threshs3_7_ce0 { O 1 bit } p_ZL8threshs3_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name p_ZL8threshs3_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_8 \
    op interface \
    ports { p_ZL8threshs3_8_address0 { O 3 vector } p_ZL8threshs3_8_ce0 { O 1 bit } p_ZL8threshs3_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name p_ZL8threshs3_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_9 \
    op interface \
    ports { p_ZL8threshs3_9_address0 { O 3 vector } p_ZL8threshs3_9_ce0 { O 1 bit } p_ZL8threshs3_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name p_ZL8threshs3_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_10 \
    op interface \
    ports { p_ZL8threshs3_10_address0 { O 3 vector } p_ZL8threshs3_10_ce0 { O 1 bit } p_ZL8threshs3_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name p_ZL8threshs3_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_11 \
    op interface \
    ports { p_ZL8threshs3_11_address0 { O 3 vector } p_ZL8threshs3_11_ce0 { O 1 bit } p_ZL8threshs3_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name p_ZL8threshs3_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_12 \
    op interface \
    ports { p_ZL8threshs3_12_address0 { O 3 vector } p_ZL8threshs3_12_ce0 { O 1 bit } p_ZL8threshs3_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name p_ZL8threshs3_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_13 \
    op interface \
    ports { p_ZL8threshs3_13_address0 { O 3 vector } p_ZL8threshs3_13_ce0 { O 1 bit } p_ZL8threshs3_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name p_ZL8threshs3_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_14 \
    op interface \
    ports { p_ZL8threshs3_14_address0 { O 3 vector } p_ZL8threshs3_14_ce0 { O 1 bit } p_ZL8threshs3_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name p_ZL8threshs3_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs3_15 \
    op interface \
    ports { p_ZL8threshs3_15_address0 { O 3 vector } p_ZL8threshs3_15_ce0 { O 1 bit } p_ZL8threshs3_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs3_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name convInp_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_convInp_2 \
    op interface \
    ports { convInp_2_dout { I 32 vector } convInp_2_num_data_valid { I 3 vector } convInp_2_fifo_cap { I 3 vector } convInp_2_empty_n { I 1 bit } convInp_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name mvOut_m_buffer_7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mvOut_m_buffer_7 \
    op interface \
    ports { mvOut_m_buffer_7_din { O 16 vector } mvOut_m_buffer_7_num_data_valid { I 3 vector } mvOut_m_buffer_7_fifo_cap { I 3 vector } mvOut_m_buffer_7_full_n { I 1 bit } mvOut_m_buffer_7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


