// Seed: 3733479739
`define pp_2 0
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2, id_3, id_4, id_5;
  logic id_6 = id_0;
  logic id_7, id_8, id_9, id_10, id_11 = (1);
  rtran id_12 (id_3, id_11);
  logic id_13;
  type_18(
      id_1 - id_6, id_11, id_0
  );
endmodule
