#LED OUTPUT PINS PATTERN

1. Right to Left:

    10000000‬	128

    ‭11000000‬	192

    ‭11100000‬	224

    ‭11110000‬	240

    ‭11111000‬	248

    ‭11111100‬	252

    ‭11111110‬	254

    ‭11111111	255

    ‭01111111‬	127

    00111111	63

    00011111	31

    00001111	15

    00000111	7

    00000011	3

    00000001	1

    00000000	0

    ...

    ...

    10000000‬	128

    11000000‬	192

--------------------------------

2. Left to Right.

    00000000	0
   
    00000001	1
   
    00000011	3
   
    00000111	7
   
    00001111	15
   
    00011111	31
   
    00111111	63
   
    ‭01111111‬	127
   
    ‭11111111	255
   
    ‭11111110‬	254
   
    ‭11111100‬	252
   
    ‭11111000‬	248
   
    ‭11110000‬	240
   
    ‭11100000‬	224
   
    ‭11000000‬	192
   
    ‭10000000‬	128
   
    ....

    ....

    00000000	0

    00000001	1

----------------------------------------------------------------

Commands used to generate C-code and ALP for RISC-V CPU

![image](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/assets/22821014/a1aa531c-8ec9-4a2a-944d-8e2609ecce2e)

----------------------------------------------------------------

#Train direction Indicator C-code for RISC-V CPU.

----------------------------------------------------------------

#Train direction Indicator Assembly code for RISC-V CPU.

----------------------------------------------------------------

Functions covered in TDI:

    1. register_fini
    2. _start
    3. __do_global_dtors_aux
    4. frame_dummy
    5. main
    6. scan_dkp
    7. train_flow
    8. atexit
    9. exit
    10. __libc_fini_array
    11. __libc_init_array
    12. memset
    13. __register_exitproc
    14. __call_exitprocs
    15. _exit
    16. __errno

#Functions wise Instructions: 

F.Num 1   2   3   4   5   6   7   8   9   10  11 12  13  14  15  16

add 	0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 6 + 3 + 8 + 0 + 0

addi	2 + 5 + 4 + 3 + 4 + 0 + 0 + 0 + 2 + 7 +10 + 6 + 4 + 7 + 1 + 1

and		0 + 0 + 0 + 0 + 1 + 0 + 4 + 0 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0

andi	0 + 0 + 0 + 0 + 0 + 2 + 2 + 0 + 0 + 0 + 0 + 4 + 0 + 0 + 0 + 0

auipc	2 + 2 + 4 + 3 + 0 + 0 + 0 + 0 + 0 + 2 + 4 + 2 + 0 + 0 + 0 + 0

beq		0 + 0 + 0 + 0 + 0 + 1 + 8 + 0 + 0 + 0 + 0 + 0 + 1 + 6 + 0 + 0

beqz	1 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 1 + 1 + 2 + 0 + 2 + 3 + 0 + 0

bgeu	0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0

blt		0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0

bltz  0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 0

bltu	0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0

bne		0 + 0 + 0 + 0 + 1 + 0 + 1 + 0 + 0 + 0 + 2 + 0 + 0 + 4 + 0 + 0

bnez	0 + 0 + 1 + 0 + 1 + 0 + 2 + 0 + 0 + 1 + 0 + 3 + 0 + 2 + 0 + 0

ecall	0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 

j		  1 + 1 + 0 + 0 + 2 + 2 + 5 + 1 + 0 + 0 + 0 + 2 + 1 + 4 + 2 + 0 

jal		0 + 4 + 0 + 0 + 2 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 1 + 0

jalr	0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 2 + 1 + 0 + 3 + 0 + 0

jr		0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0

lbu		0 + 0 + 1 + 0 + 0 + 1 + 4 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

lhu		0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

li		0 + 2 + 2 + 0 + 6 + 1 + 22+ 3 + 1 + 0 + 2 + 5 + 6 + 3 + 6 + 0

lui		0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

lw		0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 4 + 6 + 0 + 5 +22 + 0 + 1

mv		0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 0 + 0 + 3 + 0 + 4 + 1 + 0

neg		0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0

or		0 + 0 + 0 + 0 + 0 + 0 + 4 + 0 + 0 + 0 + 0 + 2 + 2 + 0 + 0 + 0

ori		0 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

ret		1 + 0 + 3 + 1 + 0 + 1 + 4 + 0 + 0 + 1 + 1 + 2 + 3 + 1 + 0 + 1

sb		0 + 0 + 2 + 0 + 0 + 2 + 3 + 0 + 0 + 0 + 0 +15 + 0 + 0 + 0 + 0

sh		0 + 0 + 0 + 0 + 0 + 0 + 8 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

snez	0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0

sll		0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 0 + 0

slli	0 + 0 + 0 + 0 + 1 + 2 + 2 + 0 + 0 + 1 + 0 + 4 + 1 + 1 + 0 + 0

srai	0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 1 + 2 + 0 + 0 + 0 + 0 + 0

srli	0 + 0 + 0 + 0 + 0 + 2 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 

sub		0 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 0 + 0 + 0 + 0

sw		0 + 0 + 1 + 0 + 5 + 0 + 0 + 0 + 2 + 3 + 4 + 4 + 9 +12 + 3 + 0

-----------------------------------------------------------------------------

#unique Instructions: used in Train Direction Indicator program. 
    
    add
    addi
    and	
    andi
    auipc
    beq	
    beqz
    bgeu
    blt	
    bltu
    bltz
    bne	
    bnez
    ecall
    j	
    jal	
    jalr
    jr	
    lbu	
    lhu	
    li	
    lui	
    lw	
    mv	
    neg	
    or	
    ori	
    ret	
    sb	
    sh	
    snez
    sll	
    slli
    srai
    srli
    sub	
    sw	
    
------------------------------------------------------------------------------------------------------------
