// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "05/31/2023 21:21:02"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	reset,
	WriteData,
	DataAdr,
	MemWrite);
input 	clk;
input 	reset;
output 	[31:0] WriteData;
output 	[31:0] DataAdr;
output 	MemWrite;

// Design Ports Information
// WriteData[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[3]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[8]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[9]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[11]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[12]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[14]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[15]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[16]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[17]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[18]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[19]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[20]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[21]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[22]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[23]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[24]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[25]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[26]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[28]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[29]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[30]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[31]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \arm|dp|pcadd1|Add0~1_sumout ;
wire \reset~input_o ;
wire \~GND~combout ;
wire \arm|dp|pcadd1|Add0~2 ;
wire \arm|dp|pcadd1|Add0~5_sumout ;
wire \arm|dp|pcadd1|Add0~6 ;
wire \arm|dp|pcadd1|Add0~9_sumout ;
wire \arm|dp|pcadd1|Add0~10 ;
wire \arm|dp|pcadd1|Add0~13_sumout ;
wire \arm|dp|pcadd1|Add0~14 ;
wire \arm|dp|pcadd1|Add0~17_sumout ;
wire \arm|dp|pcadd1|Add0~18 ;
wire \arm|dp|pcadd1|Add0~21_sumout ;
wire \arm|dp|rf|Equal1~0_combout ;
wire \arm|dp|rf|rd2[2]~0_combout ;
wire \arm|dp|rf|rd2[3]~1_combout ;
wire \arm|dp|pcadd2|Add0~114_cout ;
wire \arm|dp|pcadd2|Add0~1_sumout ;
wire \arm|dp|rf|rd2[4]~2_combout ;
wire \arm|dp|pcadd2|Add0~2 ;
wire \arm|dp|pcadd2|Add0~5_sumout ;
wire \arm|dp|rf|rd2[5]~3_combout ;
wire \arm|dp|pcadd2|Add0~6 ;
wire \arm|dp|pcadd2|Add0~9_sumout ;
wire \arm|dp|rf|rd2[6]~4_combout ;
wire \arm|dp|pcadd2|Add0~10 ;
wire \arm|dp|pcadd2|Add0~13_sumout ;
wire \arm|dp|rf|rd2[7]~5_combout ;
wire \arm|dp|pcadd1|Add0~22 ;
wire \arm|dp|pcadd1|Add0~25_sumout ;
wire \arm|dp|pcadd2|Add0~14 ;
wire \arm|dp|pcadd2|Add0~17_sumout ;
wire \arm|dp|rf|rd2[8]~6_combout ;
wire \arm|dp|pcadd1|Add0~26 ;
wire \arm|dp|pcadd1|Add0~29_sumout ;
wire \arm|dp|pcadd2|Add0~18 ;
wire \arm|dp|pcadd2|Add0~21_sumout ;
wire \arm|dp|rf|rd2[9]~7_combout ;
wire \arm|dp|pcadd1|Add0~30 ;
wire \arm|dp|pcadd1|Add0~33_sumout ;
wire \arm|dp|pcadd2|Add0~22 ;
wire \arm|dp|pcadd2|Add0~25_sumout ;
wire \arm|dp|rf|rd2[10]~8_combout ;
wire \arm|dp|pcadd1|Add0~34 ;
wire \arm|dp|pcadd1|Add0~37_sumout ;
wire \arm|dp|pcadd2|Add0~26 ;
wire \arm|dp|pcadd2|Add0~29_sumout ;
wire \arm|dp|rf|rd2[11]~9_combout ;
wire \arm|dp|pcadd1|Add0~38 ;
wire \arm|dp|pcadd1|Add0~41_sumout ;
wire \arm|dp|pcadd2|Add0~30 ;
wire \arm|dp|pcadd2|Add0~33_sumout ;
wire \arm|dp|rf|rd2[12]~10_combout ;
wire \arm|dp|pcadd1|Add0~42 ;
wire \arm|dp|pcadd1|Add0~45_sumout ;
wire \arm|dp|pcadd2|Add0~34 ;
wire \arm|dp|pcadd2|Add0~37_sumout ;
wire \arm|dp|rf|rd2[13]~11_combout ;
wire \arm|dp|pcadd1|Add0~46 ;
wire \arm|dp|pcadd1|Add0~49_sumout ;
wire \arm|dp|pcadd2|Add0~38 ;
wire \arm|dp|pcadd2|Add0~41_sumout ;
wire \arm|dp|rf|rd2[14]~12_combout ;
wire \arm|dp|pcadd1|Add0~50 ;
wire \arm|dp|pcadd1|Add0~53_sumout ;
wire \arm|dp|pcadd2|Add0~42 ;
wire \arm|dp|pcadd2|Add0~45_sumout ;
wire \arm|dp|rf|rd2[15]~13_combout ;
wire \arm|dp|pcadd1|Add0~54 ;
wire \arm|dp|pcadd1|Add0~57_sumout ;
wire \arm|dp|pcadd2|Add0~46 ;
wire \arm|dp|pcadd2|Add0~49_sumout ;
wire \arm|dp|rf|rd2[16]~14_combout ;
wire \arm|dp|pcadd1|Add0~58 ;
wire \arm|dp|pcadd1|Add0~61_sumout ;
wire \arm|dp|pcadd2|Add0~50 ;
wire \arm|dp|pcadd2|Add0~53_sumout ;
wire \arm|dp|rf|rd2[17]~15_combout ;
wire \arm|dp|pcadd1|Add0~62 ;
wire \arm|dp|pcadd1|Add0~65_sumout ;
wire \arm|dp|pcadd2|Add0~54 ;
wire \arm|dp|pcadd2|Add0~57_sumout ;
wire \arm|dp|rf|rd2[18]~16_combout ;
wire \arm|dp|pcadd1|Add0~66 ;
wire \arm|dp|pcadd1|Add0~69_sumout ;
wire \arm|dp|pcadd2|Add0~58 ;
wire \arm|dp|pcadd2|Add0~61_sumout ;
wire \arm|dp|rf|rd2[19]~17_combout ;
wire \arm|dp|pcadd1|Add0~70 ;
wire \arm|dp|pcadd1|Add0~73_sumout ;
wire \arm|dp|pcadd2|Add0~62 ;
wire \arm|dp|pcadd2|Add0~65_sumout ;
wire \arm|dp|rf|rd2[20]~18_combout ;
wire \arm|dp|pcadd1|Add0~74 ;
wire \arm|dp|pcadd1|Add0~77_sumout ;
wire \arm|dp|pcadd2|Add0~66 ;
wire \arm|dp|pcadd2|Add0~69_sumout ;
wire \arm|dp|rf|rd2[21]~19_combout ;
wire \arm|dp|pcadd1|Add0~78 ;
wire \arm|dp|pcadd1|Add0~81_sumout ;
wire \arm|dp|pcadd2|Add0~70 ;
wire \arm|dp|pcadd2|Add0~73_sumout ;
wire \arm|dp|rf|rd2[22]~20_combout ;
wire \arm|dp|pcadd1|Add0~82 ;
wire \arm|dp|pcadd1|Add0~85_sumout ;
wire \arm|dp|pcadd2|Add0~74 ;
wire \arm|dp|pcadd2|Add0~77_sumout ;
wire \arm|dp|rf|rd2[23]~21_combout ;
wire \arm|dp|pcadd1|Add0~86 ;
wire \arm|dp|pcadd1|Add0~89_sumout ;
wire \arm|dp|pcadd2|Add0~78 ;
wire \arm|dp|pcadd2|Add0~81_sumout ;
wire \arm|dp|rf|rd2[24]~22_combout ;
wire \arm|dp|pcadd1|Add0~90 ;
wire \arm|dp|pcadd1|Add0~93_sumout ;
wire \arm|dp|pcadd2|Add0~82 ;
wire \arm|dp|pcadd2|Add0~85_sumout ;
wire \arm|dp|rf|rd2[25]~23_combout ;
wire \arm|dp|pcadd1|Add0~94 ;
wire \arm|dp|pcadd1|Add0~97_sumout ;
wire \arm|dp|pcadd2|Add0~86 ;
wire \arm|dp|pcadd2|Add0~89_sumout ;
wire \arm|dp|rf|rd2[26]~24_combout ;
wire \arm|dp|pcadd1|Add0~98 ;
wire \arm|dp|pcadd1|Add0~101_sumout ;
wire \arm|dp|pcadd2|Add0~90 ;
wire \arm|dp|pcadd2|Add0~93_sumout ;
wire \arm|dp|rf|rd2[27]~25_combout ;
wire \arm|dp|pcadd1|Add0~102 ;
wire \arm|dp|pcadd1|Add0~105_sumout ;
wire \arm|dp|pcadd2|Add0~94 ;
wire \arm|dp|pcadd2|Add0~97_sumout ;
wire \arm|dp|rf|rd2[28]~26_combout ;
wire \arm|dp|pcadd1|Add0~106 ;
wire \arm|dp|pcadd1|Add0~109_sumout ;
wire \arm|dp|pcadd2|Add0~98 ;
wire \arm|dp|pcadd2|Add0~101_sumout ;
wire \arm|dp|rf|rd2[29]~27_combout ;
wire \arm|dp|pcadd1|Add0~110 ;
wire \arm|dp|pcadd1|Add0~113_sumout ;
wire \arm|dp|pcadd2|Add0~102 ;
wire \arm|dp|pcadd2|Add0~105_sumout ;
wire \arm|dp|rf|rd2[30]~28_combout ;
wire \arm|dp|pcadd1|Add0~114 ;
wire \arm|dp|pcadd1|Add0~117_sumout ;
wire \arm|dp|pcadd2|Add0~106 ;
wire \arm|dp|pcadd2|Add0~109_sumout ;
wire \arm|dp|rf|rd2[31]~29_combout ;
wire [7:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \arm|dp|pcreg|q ;

wire [19:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \WriteData[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \WriteData[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \WriteData[2]~output (
	.i(\arm|dp|rf|rd2[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \WriteData[3]~output (
	.i(!\arm|dp|rf|rd2[3]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \WriteData[4]~output (
	.i(\arm|dp|rf|rd2[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \WriteData[5]~output (
	.i(\arm|dp|rf|rd2[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \WriteData[6]~output (
	.i(\arm|dp|rf|rd2[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \WriteData[7]~output (
	.i(\arm|dp|rf|rd2[7]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \WriteData[8]~output (
	.i(\arm|dp|rf|rd2[8]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \WriteData[9]~output (
	.i(\arm|dp|rf|rd2[9]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \WriteData[10]~output (
	.i(\arm|dp|rf|rd2[10]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \WriteData[11]~output (
	.i(\arm|dp|rf|rd2[11]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \WriteData[12]~output (
	.i(\arm|dp|rf|rd2[12]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \WriteData[13]~output (
	.i(\arm|dp|rf|rd2[13]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \WriteData[14]~output (
	.i(\arm|dp|rf|rd2[14]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \WriteData[15]~output (
	.i(\arm|dp|rf|rd2[15]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \WriteData[16]~output (
	.i(\arm|dp|rf|rd2[16]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \WriteData[17]~output (
	.i(\arm|dp|rf|rd2[17]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \WriteData[18]~output (
	.i(\arm|dp|rf|rd2[18]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \WriteData[19]~output (
	.i(\arm|dp|rf|rd2[19]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \WriteData[20]~output (
	.i(\arm|dp|rf|rd2[20]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \WriteData[21]~output (
	.i(\arm|dp|rf|rd2[21]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \WriteData[22]~output (
	.i(\arm|dp|rf|rd2[22]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \WriteData[23]~output (
	.i(\arm|dp|rf|rd2[23]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \WriteData[24]~output (
	.i(\arm|dp|rf|rd2[24]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \WriteData[25]~output (
	.i(\arm|dp|rf|rd2[25]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \WriteData[26]~output (
	.i(\arm|dp|rf|rd2[26]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \WriteData[27]~output (
	.i(\arm|dp|rf|rd2[27]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \WriteData[28]~output (
	.i(\arm|dp|rf|rd2[28]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \WriteData[29]~output (
	.i(\arm|dp|rf|rd2[29]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \WriteData[30]~output (
	.i(\arm|dp|rf|rd2[30]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \WriteData[31]~output (
	.i(\arm|dp|rf|rd2[31]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \DataAdr[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[0]),
	.obar());
// synopsys translate_off
defparam \DataAdr[0]~output .bus_hold = "false";
defparam \DataAdr[0]~output .open_drain_output = "false";
defparam \DataAdr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \DataAdr[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[1]),
	.obar());
// synopsys translate_off
defparam \DataAdr[1]~output .bus_hold = "false";
defparam \DataAdr[1]~output .open_drain_output = "false";
defparam \DataAdr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \DataAdr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[2]),
	.obar());
// synopsys translate_off
defparam \DataAdr[2]~output .bus_hold = "false";
defparam \DataAdr[2]~output .open_drain_output = "false";
defparam \DataAdr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N36
cyclonev_io_obuf \DataAdr[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[3]),
	.obar());
// synopsys translate_off
defparam \DataAdr[3]~output .bus_hold = "false";
defparam \DataAdr[3]~output .open_drain_output = "false";
defparam \DataAdr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \DataAdr[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[4]),
	.obar());
// synopsys translate_off
defparam \DataAdr[4]~output .bus_hold = "false";
defparam \DataAdr[4]~output .open_drain_output = "false";
defparam \DataAdr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \DataAdr[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[5]),
	.obar());
// synopsys translate_off
defparam \DataAdr[5]~output .bus_hold = "false";
defparam \DataAdr[5]~output .open_drain_output = "false";
defparam \DataAdr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \DataAdr[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[6]),
	.obar());
// synopsys translate_off
defparam \DataAdr[6]~output .bus_hold = "false";
defparam \DataAdr[6]~output .open_drain_output = "false";
defparam \DataAdr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \DataAdr[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[7]),
	.obar());
// synopsys translate_off
defparam \DataAdr[7]~output .bus_hold = "false";
defparam \DataAdr[7]~output .open_drain_output = "false";
defparam \DataAdr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \DataAdr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[8]),
	.obar());
// synopsys translate_off
defparam \DataAdr[8]~output .bus_hold = "false";
defparam \DataAdr[8]~output .open_drain_output = "false";
defparam \DataAdr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \DataAdr[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[9]),
	.obar());
// synopsys translate_off
defparam \DataAdr[9]~output .bus_hold = "false";
defparam \DataAdr[9]~output .open_drain_output = "false";
defparam \DataAdr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \DataAdr[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[10]),
	.obar());
// synopsys translate_off
defparam \DataAdr[10]~output .bus_hold = "false";
defparam \DataAdr[10]~output .open_drain_output = "false";
defparam \DataAdr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DataAdr[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[11]),
	.obar());
// synopsys translate_off
defparam \DataAdr[11]~output .bus_hold = "false";
defparam \DataAdr[11]~output .open_drain_output = "false";
defparam \DataAdr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \DataAdr[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[12]),
	.obar());
// synopsys translate_off
defparam \DataAdr[12]~output .bus_hold = "false";
defparam \DataAdr[12]~output .open_drain_output = "false";
defparam \DataAdr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \DataAdr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[13]),
	.obar());
// synopsys translate_off
defparam \DataAdr[13]~output .bus_hold = "false";
defparam \DataAdr[13]~output .open_drain_output = "false";
defparam \DataAdr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \DataAdr[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[14]),
	.obar());
// synopsys translate_off
defparam \DataAdr[14]~output .bus_hold = "false";
defparam \DataAdr[14]~output .open_drain_output = "false";
defparam \DataAdr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \DataAdr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[15]),
	.obar());
// synopsys translate_off
defparam \DataAdr[15]~output .bus_hold = "false";
defparam \DataAdr[15]~output .open_drain_output = "false";
defparam \DataAdr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \DataAdr[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[16]),
	.obar());
// synopsys translate_off
defparam \DataAdr[16]~output .bus_hold = "false";
defparam \DataAdr[16]~output .open_drain_output = "false";
defparam \DataAdr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \DataAdr[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[17]),
	.obar());
// synopsys translate_off
defparam \DataAdr[17]~output .bus_hold = "false";
defparam \DataAdr[17]~output .open_drain_output = "false";
defparam \DataAdr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DataAdr[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[18]),
	.obar());
// synopsys translate_off
defparam \DataAdr[18]~output .bus_hold = "false";
defparam \DataAdr[18]~output .open_drain_output = "false";
defparam \DataAdr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \DataAdr[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[19]),
	.obar());
// synopsys translate_off
defparam \DataAdr[19]~output .bus_hold = "false";
defparam \DataAdr[19]~output .open_drain_output = "false";
defparam \DataAdr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \DataAdr[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[20]),
	.obar());
// synopsys translate_off
defparam \DataAdr[20]~output .bus_hold = "false";
defparam \DataAdr[20]~output .open_drain_output = "false";
defparam \DataAdr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \DataAdr[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[21]),
	.obar());
// synopsys translate_off
defparam \DataAdr[21]~output .bus_hold = "false";
defparam \DataAdr[21]~output .open_drain_output = "false";
defparam \DataAdr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \DataAdr[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[22]),
	.obar());
// synopsys translate_off
defparam \DataAdr[22]~output .bus_hold = "false";
defparam \DataAdr[22]~output .open_drain_output = "false";
defparam \DataAdr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \DataAdr[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[23]),
	.obar());
// synopsys translate_off
defparam \DataAdr[23]~output .bus_hold = "false";
defparam \DataAdr[23]~output .open_drain_output = "false";
defparam \DataAdr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \DataAdr[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[24]),
	.obar());
// synopsys translate_off
defparam \DataAdr[24]~output .bus_hold = "false";
defparam \DataAdr[24]~output .open_drain_output = "false";
defparam \DataAdr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \DataAdr[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[25]),
	.obar());
// synopsys translate_off
defparam \DataAdr[25]~output .bus_hold = "false";
defparam \DataAdr[25]~output .open_drain_output = "false";
defparam \DataAdr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \DataAdr[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[26]),
	.obar());
// synopsys translate_off
defparam \DataAdr[26]~output .bus_hold = "false";
defparam \DataAdr[26]~output .open_drain_output = "false";
defparam \DataAdr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \DataAdr[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[27]),
	.obar());
// synopsys translate_off
defparam \DataAdr[27]~output .bus_hold = "false";
defparam \DataAdr[27]~output .open_drain_output = "false";
defparam \DataAdr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \DataAdr[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[28]),
	.obar());
// synopsys translate_off
defparam \DataAdr[28]~output .bus_hold = "false";
defparam \DataAdr[28]~output .open_drain_output = "false";
defparam \DataAdr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DataAdr[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[29]),
	.obar());
// synopsys translate_off
defparam \DataAdr[29]~output .bus_hold = "false";
defparam \DataAdr[29]~output .open_drain_output = "false";
defparam \DataAdr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \DataAdr[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[30]),
	.obar());
// synopsys translate_off
defparam \DataAdr[30]~output .bus_hold = "false";
defparam \DataAdr[30]~output .open_drain_output = "false";
defparam \DataAdr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \DataAdr[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[31]),
	.obar());
// synopsys translate_off
defparam \DataAdr[31]~output .bus_hold = "false";
defparam \DataAdr[31]~output .open_drain_output = "false";
defparam \DataAdr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \MemWrite~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N0
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~1 (
// Equation(s):
// \arm|dp|pcadd1|Add0~1_sumout  = SUM(( \arm|dp|pcreg|q [2] ) + ( VCC ) + ( !VCC ))
// \arm|dp|pcadd1|Add0~2  = CARRY(( \arm|dp|pcreg|q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~1_sumout ),
	.cout(\arm|dp|pcadd1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~1 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \arm|dp|pcadd1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y16_N2
dffeas \arm|dp|pcreg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[2] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N3
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~5 (
// Equation(s):
// \arm|dp|pcadd1|Add0~5_sumout  = SUM(( \arm|dp|pcreg|q [3] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~2  ))
// \arm|dp|pcadd1|Add0~6  = CARRY(( \arm|dp|pcreg|q [3] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~5_sumout ),
	.cout(\arm|dp|pcadd1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~5 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N5
dffeas \arm|dp|pcreg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[3] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N6
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~9 (
// Equation(s):
// \arm|dp|pcadd1|Add0~9_sumout  = SUM(( \arm|dp|pcreg|q [4] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~6  ))
// \arm|dp|pcadd1|Add0~10  = CARRY(( \arm|dp|pcreg|q [4] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~6  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcreg|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~9_sumout ),
	.cout(\arm|dp|pcadd1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~9 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N8
dffeas \arm|dp|pcreg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[4] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N9
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~13 (
// Equation(s):
// \arm|dp|pcadd1|Add0~13_sumout  = SUM(( \arm|dp|pcreg|q [5] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~10  ))
// \arm|dp|pcadd1|Add0~14  = CARRY(( \arm|dp|pcreg|q [5] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~13_sumout ),
	.cout(\arm|dp|pcadd1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~13 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N11
dffeas \arm|dp|pcreg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[5] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~17 (
// Equation(s):
// \arm|dp|pcadd1|Add0~17_sumout  = SUM(( \arm|dp|pcreg|q [6] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~14  ))
// \arm|dp|pcadd1|Add0~18  = CARRY(( \arm|dp|pcreg|q [6] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~14  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcreg|q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~17_sumout ),
	.cout(\arm|dp|pcadd1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~17 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N14
dffeas \arm|dp|pcreg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[6] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N15
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~21 (
// Equation(s):
// \arm|dp|pcadd1|Add0~21_sumout  = SUM(( \arm|dp|pcreg|q [7] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~18  ))
// \arm|dp|pcadd1|Add0~22  = CARRY(( \arm|dp|pcreg|q [7] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~21_sumout ),
	.cout(\arm|dp|pcadd1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~21 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N17
dffeas \arm|dp|pcreg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[7] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\arm|dp|pcreg|q [7],\arm|dp|pcreg|q [6],\arm|dp|pcreg|q [5],\arm|dp|pcreg|q [4],\arm|dp|pcreg|q [3],\arm|dp|pcreg|q [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_1.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_1:rom|altsyncram:altsyncram_component|altsyncram_e9f1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N3
cyclonev_lcell_comb \arm|dp|rf|Equal1~0 (
// Equation(s):
// \arm|dp|rf|Equal1~0_combout  = ( \rom|altsyncram_component|auto_generated|q_a [1] & ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [2] & \rom|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|Equal1~0 .extended_lut = "off";
defparam \arm|dp|rf|Equal1~0 .lut_mask = 64'h0000000000000303;
defparam \arm|dp|rf|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N15
cyclonev_lcell_comb \arm|dp|rf|rd2[2]~0 (
// Equation(s):
// \arm|dp|rf|rd2[2]~0_combout  = ( \arm|dp|rf|Equal1~0_combout  & ( \arm|dp|pcreg|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[2]~0 .extended_lut = "off";
defparam \arm|dp|rf|rd2[2]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \arm|dp|rf|rd2[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \arm|dp|rf|rd2[3]~1 (
// Equation(s):
// \arm|dp|rf|rd2[3]~1_combout  = ( \arm|dp|rf|Equal1~0_combout  & ( \arm|dp|pcreg|q [3] ) ) # ( !\arm|dp|rf|Equal1~0_combout  )

	.dataa(gnd),
	.datab(!\arm|dp|pcreg|q [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[3]~1 .extended_lut = "off";
defparam \arm|dp|rf|rd2[3]~1 .lut_mask = 64'hFFFFFFFF33333333;
defparam \arm|dp|rf|rd2[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N30
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~114 (
// Equation(s):
// \arm|dp|pcadd2|Add0~114_cout  = CARRY(( \arm|dp|pcadd1|Add0~1_sumout  ) + ( \arm|dp|pcadd1|Add0~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\arm|dp|pcadd1|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\arm|dp|pcadd2|Add0~114_cout ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~114 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~114 .lut_mask = 64'h0000FF0000003333;
defparam \arm|dp|pcadd2|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N33
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~1 (
// Equation(s):
// \arm|dp|pcadd2|Add0~1_sumout  = SUM(( \arm|dp|pcadd1|Add0~9_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~114_cout  ))
// \arm|dp|pcadd2|Add0~2  = CARRY(( \arm|dp|pcadd1|Add0~9_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~114_cout  ))

	.dataa(!\arm|dp|pcadd1|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~1_sumout ),
	.cout(\arm|dp|pcadd2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~1 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N12
cyclonev_lcell_comb \arm|dp|rf|rd2[4]~2 (
// Equation(s):
// \arm|dp|rf|rd2[4]~2_combout  = ( \arm|dp|pcadd2|Add0~1_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[4]~2 .extended_lut = "off";
defparam \arm|dp|rf|rd2[4]~2 .lut_mask = 64'h0000000055555555;
defparam \arm|dp|rf|rd2[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N36
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~5 (
// Equation(s):
// \arm|dp|pcadd2|Add0~5_sumout  = SUM(( \arm|dp|pcadd1|Add0~13_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~2  ))
// \arm|dp|pcadd2|Add0~6  = CARRY(( \arm|dp|pcadd1|Add0~13_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~5_sumout ),
	.cout(\arm|dp|pcadd2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~5 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N6
cyclonev_lcell_comb \arm|dp|rf|rd2[5]~3 (
// Equation(s):
// \arm|dp|rf|rd2[5]~3_combout  = (\arm|dp|rf|Equal1~0_combout  & \arm|dp|pcadd2|Add0~5_sumout )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\arm|dp|pcadd2|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[5]~3 .extended_lut = "off";
defparam \arm|dp|rf|rd2[5]~3 .lut_mask = 64'h0505050505050505;
defparam \arm|dp|rf|rd2[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N39
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~9 (
// Equation(s):
// \arm|dp|pcadd2|Add0~9_sumout  = SUM(( \arm|dp|pcadd1|Add0~17_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~6  ))
// \arm|dp|pcadd2|Add0~10  = CARRY(( \arm|dp|pcadd1|Add0~17_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~9_sumout ),
	.cout(\arm|dp|pcadd2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~9 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N9
cyclonev_lcell_comb \arm|dp|rf|rd2[6]~4 (
// Equation(s):
// \arm|dp|rf|rd2[6]~4_combout  = ( \arm|dp|pcadd2|Add0~9_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[6]~4 .extended_lut = "off";
defparam \arm|dp|rf|rd2[6]~4 .lut_mask = 64'h0000000055555555;
defparam \arm|dp|rf|rd2[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N42
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~13 (
// Equation(s):
// \arm|dp|pcadd2|Add0~13_sumout  = SUM(( \arm|dp|pcadd1|Add0~21_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~10  ))
// \arm|dp|pcadd2|Add0~14  = CARRY(( \arm|dp|pcadd1|Add0~21_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~10  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcadd1|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~13_sumout ),
	.cout(\arm|dp|pcadd2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~13 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N24
cyclonev_lcell_comb \arm|dp|rf|rd2[7]~5 (
// Equation(s):
// \arm|dp|rf|rd2[7]~5_combout  = ( \arm|dp|pcadd2|Add0~13_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[7]~5 .extended_lut = "off";
defparam \arm|dp|rf|rd2[7]~5 .lut_mask = 64'h0000000055555555;
defparam \arm|dp|rf|rd2[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N20
dffeas \arm|dp|pcreg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[8] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~25 (
// Equation(s):
// \arm|dp|pcadd1|Add0~25_sumout  = SUM(( \arm|dp|pcreg|q [8] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~22  ))
// \arm|dp|pcadd1|Add0~26  = CARRY(( \arm|dp|pcreg|q [8] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~25_sumout ),
	.cout(\arm|dp|pcadd1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~25 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N45
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~17 (
// Equation(s):
// \arm|dp|pcadd2|Add0~17_sumout  = SUM(( \arm|dp|pcadd1|Add0~25_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~14  ))
// \arm|dp|pcadd2|Add0~18  = CARRY(( \arm|dp|pcadd1|Add0~25_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~17_sumout ),
	.cout(\arm|dp|pcadd2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~17 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N21
cyclonev_lcell_comb \arm|dp|rf|rd2[8]~6 (
// Equation(s):
// \arm|dp|rf|rd2[8]~6_combout  = (\arm|dp|rf|Equal1~0_combout  & \arm|dp|pcadd2|Add0~17_sumout )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\arm|dp|pcadd2|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[8]~6 .extended_lut = "off";
defparam \arm|dp|rf|rd2[8]~6 .lut_mask = 64'h0505050505050505;
defparam \arm|dp|rf|rd2[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N23
dffeas \arm|dp|pcreg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[9] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N21
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~29 (
// Equation(s):
// \arm|dp|pcadd1|Add0~29_sumout  = SUM(( \arm|dp|pcreg|q [9] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~26  ))
// \arm|dp|pcadd1|Add0~30  = CARRY(( \arm|dp|pcreg|q [9] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~29_sumout ),
	.cout(\arm|dp|pcadd1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~29 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N48
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~21 (
// Equation(s):
// \arm|dp|pcadd2|Add0~21_sumout  = SUM(( \arm|dp|pcadd1|Add0~29_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~18  ))
// \arm|dp|pcadd2|Add0~22  = CARRY(( \arm|dp|pcadd1|Add0~29_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~21_sumout ),
	.cout(\arm|dp|pcadd2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~21 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N27
cyclonev_lcell_comb \arm|dp|rf|rd2[9]~7 (
// Equation(s):
// \arm|dp|rf|rd2[9]~7_combout  = ( \arm|dp|pcadd2|Add0~21_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[9]~7 .extended_lut = "off";
defparam \arm|dp|rf|rd2[9]~7 .lut_mask = 64'h0000000055555555;
defparam \arm|dp|rf|rd2[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N26
dffeas \arm|dp|pcreg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[10] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~33 (
// Equation(s):
// \arm|dp|pcadd1|Add0~33_sumout  = SUM(( \arm|dp|pcreg|q [10] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~30  ))
// \arm|dp|pcadd1|Add0~34  = CARRY(( \arm|dp|pcreg|q [10] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~33_sumout ),
	.cout(\arm|dp|pcadd1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~33 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N51
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~25 (
// Equation(s):
// \arm|dp|pcadd2|Add0~25_sumout  = SUM(( \arm|dp|pcadd1|Add0~33_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~22  ))
// \arm|dp|pcadd2|Add0~26  = CARRY(( \arm|dp|pcadd1|Add0~33_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~25_sumout ),
	.cout(\arm|dp|pcadd2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~25 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \arm|dp|rf|rd2[10]~8 (
// Equation(s):
// \arm|dp|rf|rd2[10]~8_combout  = ( \arm|dp|pcadd2|Add0~25_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\arm|dp|rf|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[10]~8 .extended_lut = "off";
defparam \arm|dp|rf|rd2[10]~8 .lut_mask = 64'h0000000033333333;
defparam \arm|dp|rf|rd2[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N29
dffeas \arm|dp|pcreg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[11] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N27
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~37 (
// Equation(s):
// \arm|dp|pcadd1|Add0~37_sumout  = SUM(( \arm|dp|pcreg|q [11] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~34  ))
// \arm|dp|pcadd1|Add0~38  = CARRY(( \arm|dp|pcreg|q [11] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~37_sumout ),
	.cout(\arm|dp|pcadd1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~37 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N54
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~29 (
// Equation(s):
// \arm|dp|pcadd2|Add0~29_sumout  = SUM(( \arm|dp|pcadd1|Add0~37_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~26  ))
// \arm|dp|pcadd2|Add0~30  = CARRY(( \arm|dp|pcadd1|Add0~37_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~29_sumout ),
	.cout(\arm|dp|pcadd2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~29 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N15
cyclonev_lcell_comb \arm|dp|rf|rd2[11]~9 (
// Equation(s):
// \arm|dp|rf|rd2[11]~9_combout  = (\arm|dp|rf|Equal1~0_combout  & \arm|dp|pcadd2|Add0~29_sumout )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcadd2|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[11]~9 .extended_lut = "off";
defparam \arm|dp|rf|rd2[11]~9 .lut_mask = 64'h0055005500550055;
defparam \arm|dp|rf|rd2[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N31
dffeas \arm|dp|pcreg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[12] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~41 (
// Equation(s):
// \arm|dp|pcadd1|Add0~41_sumout  = SUM(( \arm|dp|pcreg|q [12] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~38  ))
// \arm|dp|pcadd1|Add0~42  = CARRY(( \arm|dp|pcreg|q [12] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~41_sumout ),
	.cout(\arm|dp|pcadd1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~41 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N57
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~33 (
// Equation(s):
// \arm|dp|pcadd2|Add0~33_sumout  = SUM(( \arm|dp|pcadd1|Add0~41_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~30  ))
// \arm|dp|pcadd2|Add0~34  = CARRY(( \arm|dp|pcadd1|Add0~41_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~30  ))

	.dataa(!\arm|dp|pcadd1|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~33_sumout ),
	.cout(\arm|dp|pcadd2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~33 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y16_N18
cyclonev_lcell_comb \arm|dp|rf|rd2[12]~10 (
// Equation(s):
// \arm|dp|rf|rd2[12]~10_combout  = (\arm|dp|rf|Equal1~0_combout  & \arm|dp|pcadd2|Add0~33_sumout )

	.dataa(!\arm|dp|rf|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcadd2|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[12]~10 .extended_lut = "off";
defparam \arm|dp|rf|rd2[12]~10 .lut_mask = 64'h0055005500550055;
defparam \arm|dp|rf|rd2[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N35
dffeas \arm|dp|pcreg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[13] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~45 (
// Equation(s):
// \arm|dp|pcadd1|Add0~45_sumout  = SUM(( \arm|dp|pcreg|q [13] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~42  ))
// \arm|dp|pcadd1|Add0~46  = CARRY(( \arm|dp|pcreg|q [13] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~42  ))

	.dataa(!\arm|dp|pcreg|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~45_sumout ),
	.cout(\arm|dp|pcadd1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~45 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~37 (
// Equation(s):
// \arm|dp|pcadd2|Add0~37_sumout  = SUM(( \arm|dp|pcadd1|Add0~45_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~34  ))
// \arm|dp|pcadd2|Add0~38  = CARRY(( \arm|dp|pcadd1|Add0~45_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~34  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcadd1|Add0~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~37_sumout ),
	.cout(\arm|dp|pcadd2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~37 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N36
cyclonev_lcell_comb \arm|dp|rf|rd2[13]~11 (
// Equation(s):
// \arm|dp|rf|rd2[13]~11_combout  = ( \arm|dp|pcadd2|Add0~37_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\arm|dp|rf|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[13]~11 .extended_lut = "off";
defparam \arm|dp|rf|rd2[13]~11 .lut_mask = 64'h0000000033333333;
defparam \arm|dp|rf|rd2[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N38
dffeas \arm|dp|pcreg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[14] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~49 (
// Equation(s):
// \arm|dp|pcadd1|Add0~49_sumout  = SUM(( \arm|dp|pcreg|q [14] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~46  ))
// \arm|dp|pcadd1|Add0~50  = CARRY(( \arm|dp|pcreg|q [14] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~49_sumout ),
	.cout(\arm|dp|pcadd1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~49 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N3
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~41 (
// Equation(s):
// \arm|dp|pcadd2|Add0~41_sumout  = SUM(( \arm|dp|pcadd1|Add0~49_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~38  ))
// \arm|dp|pcadd2|Add0~42  = CARRY(( \arm|dp|pcadd1|Add0~49_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~38  ))

	.dataa(!\arm|dp|pcadd1|Add0~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~41_sumout ),
	.cout(\arm|dp|pcadd2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~41 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \arm|dp|rf|rd2[14]~12 (
// Equation(s):
// \arm|dp|rf|rd2[14]~12_combout  = ( \arm|dp|pcadd2|Add0~41_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\arm|dp|pcadd2|Add0~41_sumout ),
	.dataf(!\arm|dp|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[14]~12 .extended_lut = "off";
defparam \arm|dp|rf|rd2[14]~12 .lut_mask = 64'h000000000000FFFF;
defparam \arm|dp|rf|rd2[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N41
dffeas \arm|dp|pcreg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[15] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N39
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~53 (
// Equation(s):
// \arm|dp|pcadd1|Add0~53_sumout  = SUM(( \arm|dp|pcreg|q [15] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~50  ))
// \arm|dp|pcadd1|Add0~54  = CARRY(( \arm|dp|pcreg|q [15] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~53_sumout ),
	.cout(\arm|dp|pcadd1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~53 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~45 (
// Equation(s):
// \arm|dp|pcadd2|Add0~45_sumout  = SUM(( \arm|dp|pcadd1|Add0~53_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~42  ))
// \arm|dp|pcadd2|Add0~46  = CARRY(( \arm|dp|pcadd1|Add0~53_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~45_sumout ),
	.cout(\arm|dp|pcadd2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~45 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N27
cyclonev_lcell_comb \arm|dp|rf|rd2[15]~13 (
// Equation(s):
// \arm|dp|rf|rd2[15]~13_combout  = ( \arm|dp|pcadd2|Add0~45_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\arm|dp|pcadd2|Add0~45_sumout ),
	.dataf(!\arm|dp|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[15]~13 .extended_lut = "off";
defparam \arm|dp|rf|rd2[15]~13 .lut_mask = 64'h000000000000FFFF;
defparam \arm|dp|rf|rd2[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N43
dffeas \arm|dp|pcreg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[16] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N42
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~57 (
// Equation(s):
// \arm|dp|pcadd1|Add0~57_sumout  = SUM(( \arm|dp|pcreg|q [16] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~54  ))
// \arm|dp|pcadd1|Add0~58  = CARRY(( \arm|dp|pcreg|q [16] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~57_sumout ),
	.cout(\arm|dp|pcadd1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~57 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~49 (
// Equation(s):
// \arm|dp|pcadd2|Add0~49_sumout  = SUM(( \arm|dp|pcadd1|Add0~57_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~46  ))
// \arm|dp|pcadd2|Add0~50  = CARRY(( \arm|dp|pcadd1|Add0~57_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~49_sumout ),
	.cout(\arm|dp|pcadd2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~49 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N33
cyclonev_lcell_comb \arm|dp|rf|rd2[16]~14 (
// Equation(s):
// \arm|dp|rf|rd2[16]~14_combout  = ( \arm|dp|pcadd2|Add0~49_sumout  & ( \arm|dp|rf|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\arm|dp|pcadd2|Add0~49_sumout ),
	.dataf(!\arm|dp|rf|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[16]~14 .extended_lut = "off";
defparam \arm|dp|rf|rd2[16]~14 .lut_mask = 64'h000000000000FFFF;
defparam \arm|dp|rf|rd2[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N47
dffeas \arm|dp|pcreg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[17] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N45
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~61 (
// Equation(s):
// \arm|dp|pcadd1|Add0~61_sumout  = SUM(( \arm|dp|pcreg|q [17] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~58  ))
// \arm|dp|pcadd1|Add0~62  = CARRY(( \arm|dp|pcreg|q [17] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~61_sumout ),
	.cout(\arm|dp|pcadd1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~61 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~53 (
// Equation(s):
// \arm|dp|pcadd2|Add0~53_sumout  = SUM(( \arm|dp|pcadd1|Add0~61_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~50  ))
// \arm|dp|pcadd2|Add0~54  = CARRY(( \arm|dp|pcadd1|Add0~61_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~50  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcadd1|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~53_sumout ),
	.cout(\arm|dp|pcadd2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~53 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N33
cyclonev_lcell_comb \arm|dp|rf|rd2[17]~15 (
// Equation(s):
// \arm|dp|rf|rd2[17]~15_combout  = ( \rom|altsyncram_component|auto_generated|q_a [1] & ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\arm|dp|pcadd2|Add0~53_sumout  & (\rom|altsyncram_component|auto_generated|q_a [3] & 
// \rom|altsyncram_component|auto_generated|q_a [2])) ) ) )

	.dataa(!\arm|dp|pcadd2|Add0~53_sumout ),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[17]~15 .extended_lut = "off";
defparam \arm|dp|rf|rd2[17]~15 .lut_mask = 64'h0000000000000101;
defparam \arm|dp|rf|rd2[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N50
dffeas \arm|dp|pcreg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[18] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N48
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~65 (
// Equation(s):
// \arm|dp|pcadd1|Add0~65_sumout  = SUM(( \arm|dp|pcreg|q [18] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~62  ))
// \arm|dp|pcadd1|Add0~66  = CARRY(( \arm|dp|pcreg|q [18] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~65_sumout ),
	.cout(\arm|dp|pcadd1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~65 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N15
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~57 (
// Equation(s):
// \arm|dp|pcadd2|Add0~57_sumout  = SUM(( \arm|dp|pcadd1|Add0~65_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~54  ))
// \arm|dp|pcadd2|Add0~58  = CARRY(( \arm|dp|pcadd1|Add0~65_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~54  ))

	.dataa(!\arm|dp|pcadd1|Add0~65_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~57_sumout ),
	.cout(\arm|dp|pcadd2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~57 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N48
cyclonev_lcell_comb \arm|dp|rf|rd2[18]~16 (
// Equation(s):
// \arm|dp|rf|rd2[18]~16_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~57_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~57_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[18]~16 .extended_lut = "off";
defparam \arm|dp|rf|rd2[18]~16 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N52
dffeas \arm|dp|pcreg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[19] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N51
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~69 (
// Equation(s):
// \arm|dp|pcadd1|Add0~69_sumout  = SUM(( \arm|dp|pcreg|q [19] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~66  ))
// \arm|dp|pcadd1|Add0~70  = CARRY(( \arm|dp|pcreg|q [19] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~69_sumout ),
	.cout(\arm|dp|pcadd1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~69 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~61 (
// Equation(s):
// \arm|dp|pcadd2|Add0~61_sumout  = SUM(( \arm|dp|pcadd1|Add0~69_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~58  ))
// \arm|dp|pcadd2|Add0~62  = CARRY(( \arm|dp|pcadd1|Add0~69_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~58  ))

	.dataa(gnd),
	.datab(!\arm|dp|pcadd1|Add0~69_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~61_sumout ),
	.cout(\arm|dp|pcadd2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~61 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \arm|dp|pcadd2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \arm|dp|rf|rd2[19]~17 (
// Equation(s):
// \arm|dp|rf|rd2[19]~17_combout  = ( \rom|altsyncram_component|auto_generated|q_a [1] & ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [3] & (\arm|dp|pcadd2|Add0~61_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [2])) ) ) )

	.dataa(gnd),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\arm|dp|pcadd2|Add0~61_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[19]~17 .extended_lut = "off";
defparam \arm|dp|rf|rd2[19]~17 .lut_mask = 64'h0000000000000003;
defparam \arm|dp|rf|rd2[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N56
dffeas \arm|dp|pcreg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[20] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~73 (
// Equation(s):
// \arm|dp|pcadd1|Add0~73_sumout  = SUM(( \arm|dp|pcreg|q [20] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~70  ))
// \arm|dp|pcadd1|Add0~74  = CARRY(( \arm|dp|pcreg|q [20] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~73_sumout ),
	.cout(\arm|dp|pcadd1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~73 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~65 (
// Equation(s):
// \arm|dp|pcadd2|Add0~65_sumout  = SUM(( \arm|dp|pcadd1|Add0~73_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~62  ))
// \arm|dp|pcadd2|Add0~66  = CARRY(( \arm|dp|pcadd1|Add0~73_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~62  ))

	.dataa(!\arm|dp|pcadd1|Add0~73_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~65_sumout ),
	.cout(\arm|dp|pcadd2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~65 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N24
cyclonev_lcell_comb \arm|dp|rf|rd2[20]~18 (
// Equation(s):
// \arm|dp|rf|rd2[20]~18_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~65_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~65_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[20]~18 .extended_lut = "off";
defparam \arm|dp|rf|rd2[20]~18 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N59
dffeas \arm|dp|pcreg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[21] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N57
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~77 (
// Equation(s):
// \arm|dp|pcadd1|Add0~77_sumout  = SUM(( \arm|dp|pcreg|q [21] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~74  ))
// \arm|dp|pcadd1|Add0~78  = CARRY(( \arm|dp|pcreg|q [21] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~77_sumout ),
	.cout(\arm|dp|pcadd1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~77 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~69 (
// Equation(s):
// \arm|dp|pcadd2|Add0~69_sumout  = SUM(( \arm|dp|pcadd1|Add0~77_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~66  ))
// \arm|dp|pcadd2|Add0~70  = CARRY(( \arm|dp|pcadd1|Add0~77_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~69_sumout ),
	.cout(\arm|dp|pcadd2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~69 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N27
cyclonev_lcell_comb \arm|dp|rf|rd2[21]~19 (
// Equation(s):
// \arm|dp|rf|rd2[21]~19_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~69_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~69_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[21]~19 .extended_lut = "off";
defparam \arm|dp|rf|rd2[21]~19 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N31
dffeas \arm|dp|pcreg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[22] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N30
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~81 (
// Equation(s):
// \arm|dp|pcadd1|Add0~81_sumout  = SUM(( \arm|dp|pcreg|q [22] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~78  ))
// \arm|dp|pcadd1|Add0~82  = CARRY(( \arm|dp|pcreg|q [22] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~81_sumout ),
	.cout(\arm|dp|pcadd1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~81 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N27
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~73 (
// Equation(s):
// \arm|dp|pcadd2|Add0~73_sumout  = SUM(( \arm|dp|pcadd1|Add0~81_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~70  ))
// \arm|dp|pcadd2|Add0~74  = CARRY(( \arm|dp|pcadd1|Add0~81_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~70  ))

	.dataa(!\arm|dp|pcadd1|Add0~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~73_sumout ),
	.cout(\arm|dp|pcadd2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~73 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd2|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N18
cyclonev_lcell_comb \arm|dp|rf|rd2[22]~20 (
// Equation(s):
// \arm|dp|rf|rd2[22]~20_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~73_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~73_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[22]~20 .extended_lut = "off";
defparam \arm|dp|rf|rd2[22]~20 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N35
dffeas \arm|dp|pcreg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[23] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N33
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~85 (
// Equation(s):
// \arm|dp|pcadd1|Add0~85_sumout  = SUM(( \arm|dp|pcreg|q [23] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~82  ))
// \arm|dp|pcadd1|Add0~86  = CARRY(( \arm|dp|pcreg|q [23] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~82  ))

	.dataa(!\arm|dp|pcreg|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~85_sumout ),
	.cout(\arm|dp|pcadd1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~85 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \arm|dp|pcadd1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~77 (
// Equation(s):
// \arm|dp|pcadd2|Add0~77_sumout  = SUM(( \arm|dp|pcadd1|Add0~85_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~74  ))
// \arm|dp|pcadd2|Add0~78  = CARRY(( \arm|dp|pcadd1|Add0~85_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~77_sumout ),
	.cout(\arm|dp|pcadd2|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~77 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \arm|dp|rf|rd2[23]~21 (
// Equation(s):
// \arm|dp|rf|rd2[23]~21_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~77_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~77_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[23]~21 .extended_lut = "off";
defparam \arm|dp|rf|rd2[23]~21 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N38
dffeas \arm|dp|pcreg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[24] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N36
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~89 (
// Equation(s):
// \arm|dp|pcadd1|Add0~89_sumout  = SUM(( \arm|dp|pcreg|q [24] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~86  ))
// \arm|dp|pcadd1|Add0~90  = CARRY(( \arm|dp|pcreg|q [24] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~89_sumout ),
	.cout(\arm|dp|pcadd1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~89 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N33
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~81 (
// Equation(s):
// \arm|dp|pcadd2|Add0~81_sumout  = SUM(( \arm|dp|pcadd1|Add0~89_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~78  ))
// \arm|dp|pcadd2|Add0~82  = CARRY(( \arm|dp|pcadd1|Add0~89_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~81_sumout ),
	.cout(\arm|dp|pcadd2|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~81 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N51
cyclonev_lcell_comb \arm|dp|rf|rd2[24]~22 (
// Equation(s):
// \arm|dp|rf|rd2[24]~22_combout  = ( \arm|dp|pcadd2|Add0~81_sumout  & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\rom|altsyncram_component|auto_generated|q_a [0] & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[24]~22 .extended_lut = "off";
defparam \arm|dp|rf|rd2[24]~22 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N41
dffeas \arm|dp|pcreg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[25] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~93 (
// Equation(s):
// \arm|dp|pcadd1|Add0~93_sumout  = SUM(( \arm|dp|pcreg|q [25] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~90  ))
// \arm|dp|pcadd1|Add0~94  = CARRY(( \arm|dp|pcreg|q [25] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~93_sumout ),
	.cout(\arm|dp|pcadd1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~93 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~85 (
// Equation(s):
// \arm|dp|pcadd2|Add0~85_sumout  = SUM(( \arm|dp|pcadd1|Add0~93_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~82  ))
// \arm|dp|pcadd2|Add0~86  = CARRY(( \arm|dp|pcadd1|Add0~93_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~85_sumout ),
	.cout(\arm|dp|pcadd2|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~85 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \arm|dp|rf|rd2[25]~23 (
// Equation(s):
// \arm|dp|rf|rd2[25]~23_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~85_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~85_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[25]~23 .extended_lut = "off";
defparam \arm|dp|rf|rd2[25]~23 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N43
dffeas \arm|dp|pcreg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[26] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N42
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~97 (
// Equation(s):
// \arm|dp|pcadd1|Add0~97_sumout  = SUM(( \arm|dp|pcreg|q [26] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~94  ))
// \arm|dp|pcadd1|Add0~98  = CARRY(( \arm|dp|pcreg|q [26] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\arm|dp|pcreg|q [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~97_sumout ),
	.cout(\arm|dp|pcadd1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~97 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \arm|dp|pcadd1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N39
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~89 (
// Equation(s):
// \arm|dp|pcadd2|Add0~89_sumout  = SUM(( \arm|dp|pcadd1|Add0~97_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~86  ))
// \arm|dp|pcadd2|Add0~90  = CARRY(( \arm|dp|pcadd1|Add0~97_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~89_sumout ),
	.cout(\arm|dp|pcadd2|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~89 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N9
cyclonev_lcell_comb \arm|dp|rf|rd2[26]~24 (
// Equation(s):
// \arm|dp|rf|rd2[26]~24_combout  = ( \arm|dp|pcadd2|Add0~89_sumout  & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\rom|altsyncram_component|auto_generated|q_a [0] & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[26]~24 .extended_lut = "off";
defparam \arm|dp|rf|rd2[26]~24 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N47
dffeas \arm|dp|pcreg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[27] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N45
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~101 (
// Equation(s):
// \arm|dp|pcadd1|Add0~101_sumout  = SUM(( \arm|dp|pcreg|q [27] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~98  ))
// \arm|dp|pcadd1|Add0~102  = CARRY(( \arm|dp|pcreg|q [27] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~101_sumout ),
	.cout(\arm|dp|pcadd1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~101 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~93 (
// Equation(s):
// \arm|dp|pcadd2|Add0~93_sumout  = SUM(( \arm|dp|pcadd1|Add0~101_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~90  ))
// \arm|dp|pcadd2|Add0~94  = CARRY(( \arm|dp|pcadd1|Add0~101_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~93_sumout ),
	.cout(\arm|dp|pcadd2|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~93 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \arm|dp|rf|rd2[27]~25 (
// Equation(s):
// \arm|dp|rf|rd2[27]~25_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~93_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~93_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[27]~25 .extended_lut = "off";
defparam \arm|dp|rf|rd2[27]~25 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N50
dffeas \arm|dp|pcreg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[28] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N48
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~105 (
// Equation(s):
// \arm|dp|pcadd1|Add0~105_sumout  = SUM(( \arm|dp|pcreg|q [28] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~102  ))
// \arm|dp|pcadd1|Add0~106  = CARRY(( \arm|dp|pcreg|q [28] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~105_sumout ),
	.cout(\arm|dp|pcadd1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~105 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N45
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~97 (
// Equation(s):
// \arm|dp|pcadd2|Add0~97_sumout  = SUM(( \arm|dp|pcadd1|Add0~105_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~94  ))
// \arm|dp|pcadd2|Add0~98  = CARRY(( \arm|dp|pcadd1|Add0~105_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~97_sumout ),
	.cout(\arm|dp|pcadd2|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~97 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N15
cyclonev_lcell_comb \arm|dp|rf|rd2[28]~26 (
// Equation(s):
// \arm|dp|rf|rd2[28]~26_combout  = ( \arm|dp|pcadd2|Add0~97_sumout  & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\rom|altsyncram_component|auto_generated|q_a [0] & 
// \rom|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\arm|dp|pcadd2|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[28]~26 .extended_lut = "off";
defparam \arm|dp|rf|rd2[28]~26 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N52
dffeas \arm|dp|pcreg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[29] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N51
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~109 (
// Equation(s):
// \arm|dp|pcadd1|Add0~109_sumout  = SUM(( \arm|dp|pcreg|q [29] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~106  ))
// \arm|dp|pcadd1|Add0~110  = CARRY(( \arm|dp|pcreg|q [29] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~109_sumout ),
	.cout(\arm|dp|pcadd1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~109 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N48
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~101 (
// Equation(s):
// \arm|dp|pcadd2|Add0~101_sumout  = SUM(( \arm|dp|pcadd1|Add0~109_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~98  ))
// \arm|dp|pcadd2|Add0~102  = CARRY(( \arm|dp|pcadd1|Add0~109_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~101_sumout ),
	.cout(\arm|dp|pcadd2|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~101 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N6
cyclonev_lcell_comb \arm|dp|rf|rd2[29]~27 (
// Equation(s):
// \arm|dp|rf|rd2[29]~27_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\rom|altsyncram_component|auto_generated|q_a [3] & 
// \arm|dp|pcadd2|Add0~101_sumout ))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\arm|dp|pcadd2|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[29]~27 .extended_lut = "off";
defparam \arm|dp|rf|rd2[29]~27 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N56
dffeas \arm|dp|pcreg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[30] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N54
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~113 (
// Equation(s):
// \arm|dp|pcadd1|Add0~113_sumout  = SUM(( \arm|dp|pcreg|q [30] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~110  ))
// \arm|dp|pcadd1|Add0~114  = CARRY(( \arm|dp|pcreg|q [30] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~113_sumout ),
	.cout(\arm|dp|pcadd1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~113 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~105 (
// Equation(s):
// \arm|dp|pcadd2|Add0~105_sumout  = SUM(( \arm|dp|pcadd1|Add0~113_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~102  ))
// \arm|dp|pcadd2|Add0~106  = CARRY(( \arm|dp|pcadd1|Add0~113_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~105_sumout ),
	.cout(\arm|dp|pcadd2|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~105 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N54
cyclonev_lcell_comb \arm|dp|rf|rd2[30]~28 (
// Equation(s):
// \arm|dp|rf|rd2[30]~28_combout  = ( \rom|altsyncram_component|auto_generated|q_a [1] & ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [2] & (\arm|dp|pcadd2|Add0~105_sumout  & 
// \rom|altsyncram_component|auto_generated|q_a [3])) ) ) )

	.dataa(gnd),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\arm|dp|pcadd2|Add0~105_sumout ),
	.datad(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[30]~28 .extended_lut = "off";
defparam \arm|dp|rf|rd2[30]~28 .lut_mask = 64'h0000000000000003;
defparam \arm|dp|rf|rd2[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N59
dffeas \arm|dp|pcreg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\arm|dp|pcadd1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm|dp|pcreg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm|dp|pcreg|q[31] .is_wysiwyg = "true";
defparam \arm|dp|pcreg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N57
cyclonev_lcell_comb \arm|dp|pcadd1|Add0~117 (
// Equation(s):
// \arm|dp|pcadd1|Add0~117_sumout  = SUM(( \arm|dp|pcreg|q [31] ) + ( GND ) + ( \arm|dp|pcadd1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcreg|q [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd1|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd1|Add0~117 .extended_lut = "off";
defparam \arm|dp|pcadd1|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \arm|dp|pcadd2|Add0~109 (
// Equation(s):
// \arm|dp|pcadd2|Add0~109_sumout  = SUM(( \arm|dp|pcadd1|Add0~117_sumout  ) + ( GND ) + ( \arm|dp|pcadd2|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\arm|dp|pcadd1|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\arm|dp|pcadd2|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\arm|dp|pcadd2|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|pcadd2|Add0~109 .extended_lut = "off";
defparam \arm|dp|pcadd2|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \arm|dp|pcadd2|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N36
cyclonev_lcell_comb \arm|dp|rf|rd2[31]~29 (
// Equation(s):
// \arm|dp|rf|rd2[31]~29_combout  = ( \rom|altsyncram_component|auto_generated|q_a [0] & ( (\rom|altsyncram_component|auto_generated|q_a [1] & (\rom|altsyncram_component|auto_generated|q_a [2] & (\rom|altsyncram_component|auto_generated|q_a [3] & 
// \arm|dp|pcadd2|Add0~109_sumout ))) ) )

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\arm|dp|pcadd2|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\arm|dp|rf|rd2[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \arm|dp|rf|rd2[31]~29 .extended_lut = "off";
defparam \arm|dp|rf|rd2[31]~29 .lut_mask = 64'h0000000000010001;
defparam \arm|dp|rf|rd2[31]~29 .shared_arith = "off";
// synopsys translate_on

endmodule
