# Â©DownSampleMe - An FPGA based Image Down Sampler 

*A Custom processor implemented in `Verilog HDL` for image downsampling for UOM's EN3030 Circuits and Systems Design module*

##  Team Members

* [Kumarasinghe H.A.N.H](https://github.com/nikeshi99)
* [Mendis N.P.A.](https://github.com/pahanmendis)
* [Nagasinghe K.R.Y.](https://github.com/Ravindu-Yasas-Nagasinghe)
* [Thalagala B.P.](https://github.com/bimalka98)

## Resources

* **Instructions**: [Google Doc](https://docs.google.com/document/d/1028hsUJKepAL6kfoBulOBk_25bebY80FS1wIMX07NTk/edit?usp=sharing) (using the custom ISA Instruction Set Architecture)

* **Look Up Table for the Control Unit**: [Google Sheet](https://docs.google.com/spreadsheets/d/1q-KNqPpNZ8ltx9Im-CNCMf2_ZTri1Vfy2qa3QgV4cFc/edit?usp=sharing)

* **Python Scripts**: [Google Colab](https://colab.research.google.com/drive/1c3xVg8fkw7t2A_alm5TcAHl4fj6NBz4B?usp=sharing)
