,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/soric_soc,soric_soc,soric_soc,flow completed,0h12m21s0ms,0h5m21s0ms,19007.843137254906,0.51,9503.921568627453,9.33,1270.89,4847,0,0,0,0,0,0,0,174,0,0,-1,883789,56731,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,683204362.0,0.0,53.48,28.5,48.38,5.32,-1,3154,7526,327,4670,0,0,0,3685,464,8,105,104,351,75,20,1455,774,1196,12,204,6760,0,6964,25.0,40.0,40,DELAY 2,4,50,1,153.6,153.18,0.2,0.25,sky130_fd_sc_hd,0,4
