

================================================================
== Vitis HLS Report for 'bf16add'
================================================================
* Date:           Wed Oct  8 19:21:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     807|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      95|    -|
|Register         |        -|     -|      88|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      88|     902|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |max_exp_11_fu_621_p2           |         +|   0|  0|  23|          16|           2|
    |max_exp_12_fu_663_p2           |         +|   0|  0|  23|          16|           1|
    |max_exp_14_fu_775_p2           |         +|   0|  0|  23|          16|           1|
    |result_mantissa_13_fu_703_p2   |         +|   0|  0|  39|          32|           9|
    |result_mantissa_fu_503_p2      |         +|   0|  0|  24|          17|          17|
    |result_mantissa_1_fu_471_p2    |         -|   0|  0|  24|          17|          17|
    |result_mantissa_3_fu_477_p2    |         -|   0|  0|  24|          17|          17|
    |sub_ln56_fu_355_p2             |         -|   0|  0|  16|           9|           9|
    |sub_ln59_fu_381_p2             |         -|   0|  0|  16|           9|           9|
    |and_ln106_fu_745_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln57_fu_407_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln88_1_fu_547_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln88_fu_609_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_108               |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_697_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln106_fu_709_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln116_fu_769_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln133_fu_817_p2           |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln35_1_fu_227_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln35_fu_189_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln36_1_fu_271_p2          |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln36_fu_233_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln54_fu_341_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln57_fu_375_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln71_fu_459_p2            |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln81_fu_529_p2            |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln88_1_fu_603_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln88_fu_597_p2            |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln92_1_fu_582_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln92_fu_535_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln95_fu_647_p2            |      icmp|   0|  0|   8|           2|           1|
    |a_full_mantissa_1_fu_395_p2    |      lshr|   0|  0|  35|          16|          16|
    |b_full_mantissa_1_fu_369_p2    |      lshr|   0|  0|  35|          16|          16|
    |ap_condition_81                |        or|   0|  0|   2|           1|           1|
    |ap_condition_87                |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_861_p2             |        or|   0|  0|  16|          16|          15|
    |or_ln138_fu_836_p2             |        or|   0|  0|  16|          16|          16|
    |or_ln35_fu_205_p2              |        or|   0|  0|   7|           7|           7|
    |or_ln36_fu_249_p2              |        or|   0|  0|   7|           7|           7|
    |a_align_exp_fu_325_p3          |    select|   0|  0|   8|           1|           1|
    |a_full_mantissa_2_fu_413_p3    |    select|   0|  0|  16|           1|          16|
    |b_align_exp_fu_333_p3          |    select|   0|  0|   8|           1|           1|
    |b_full_mantissa_2_fu_421_p3    |    select|   0|  0|  16|           1|          16|
    |final_mantissa_full_fu_809_p3  |    select|   0|  0|   7|           1|           7|
    |max_exp_13_fu_669_p3           |    select|   0|  0|  16|           1|          16|
    |max_exp_15_fu_781_p3           |    select|   0|  0|  16|           1|          16|
    |max_exp_4_fu_429_p3            |    select|   0|  0|   8|           1|           8|
    |result_mantissa_12_fu_677_p3   |    select|   0|  0|  16|           1|          17|
    |result_mantissa_14_fu_723_p3   |    select|   0|  0|  32|           1|          32|
    |result_mantissa_15_fu_731_p3   |    select|   0|  0|  32|           1|          32|
    |result_mantissa_16_fu_751_p3   |    select|   0|  0|  32|           1|          32|
    |result_mantissa_4_fu_483_p3    |    select|   0|  0|  16|           1|          17|
    |result_mantissa_5_fu_513_p3    |    select|   0|  0|  17|           1|          18|
    |result_sign_1_fu_521_p3        |    select|   0|  0|   2|           1|           1|
    |result_sign_fu_495_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln42_fu_293_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln43_fu_309_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln88_fu_553_p3          |    select|   0|  0|   2|           1|           2|
    |xor_ln104_fu_739_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_fu_401_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_453_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln71_fu_465_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln88_fu_541_p2             |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 807|         433|         508|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_phi_mux_max_exp_3_phi_fu_113_p4  |  14|          3|   16|         48|
    |ap_phi_mux_retval_2_phi_fu_124_p10  |  14|          3|   16|         48|
    |ap_return                           |   9|          2|   16|         32|
    |max_exp_2_fu_94                     |   9|          2|   16|         32|
    |result_mantissa_2_fu_90             |   9|          2|   18|         36|
    |retval_2_reg_120                    |  26|          5|   16|         80|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  95|         20|   99|        279|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_return_preg           |  16|   0|   16|          0|
    |icmp_ln35_1_reg_878      |   1|   0|    1|          0|
    |icmp_ln36_1_reg_882      |   1|   0|    1|          0|
    |icmp_ln81_reg_891        |   1|   0|    1|          0|
    |max_exp_2_fu_94          |  16|   0|   16|          0|
    |result_mantissa_2_fu_90  |  18|   0|   18|          0|
    |result_sign_1_reg_886    |   1|   0|    1|          0|
    |retval_2_reg_120         |  16|   0|   16|          0|
    |select_ln88_reg_909      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  88|   0|   88|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       bf16add|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|       bf16add|  return value|
|a_bits     |   in|   16|     ap_none|        a_bits|        scalar|
|b_bits     |   in|   16|     ap_none|        b_bits|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [activation_accelerator.cpp:25]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [activation_accelerator.cpp:25]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_mantissa = trunc i16 %b_bits_read" [activation_accelerator.cpp:25]   --->   Operation 5 'trunc' 'b_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_mantissa = trunc i16 %a_bits_read" [activation_accelerator.cpp:25]   --->   Operation 6 'trunc' 'a_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [activation_accelerator.cpp:27]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [activation_accelerator.cpp:28]   --->   Operation 8 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [activation_accelerator.cpp:29]   --->   Operation 9 'partselect' 'a_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_exp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [activation_accelerator.cpp:30]   --->   Operation 10 'partselect' 'b_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %a_mantissa" [activation_accelerator.cpp:31]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %b_mantissa" [activation_accelerator.cpp:32]   --->   Operation 12 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_eq  i8 %a_exp, i8 0" [activation_accelerator.cpp:35]   --->   Operation 13 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%trunc_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [activation_accelerator.cpp:35]   --->   Operation 14 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln35 = or i7 %trunc_ln3, i7 %a_mantissa" [activation_accelerator.cpp:35]   --->   Operation 15 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [activation_accelerator.cpp:35]   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln35_1)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_3, i7 %or_ln35" [activation_accelerator.cpp:35]   --->   Operation 17 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln35_1 = icmp_eq  i8 %or_ln, i8 0" [activation_accelerator.cpp:35]   --->   Operation 18 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%br_ln35 = br i1 %icmp_ln35_1, void %if.end, void %cleanup164" [activation_accelerator.cpp:35]   --->   Operation 19 'br' 'br_ln35' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln36 = icmp_eq  i8 %b_exp, i8 0" [activation_accelerator.cpp:36]   --->   Operation 20 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [activation_accelerator.cpp:36]   --->   Operation 21 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%or_ln36 = or i7 %trunc_ln4, i7 %b_mantissa" [activation_accelerator.cpp:36]   --->   Operation 22 'or' 'or_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [activation_accelerator.cpp:36]   --->   Operation 23 'bitselect' 'tmp_6' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_6, i7 %or_ln36" [activation_accelerator.cpp:36]   --->   Operation 24 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln35_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln36_1 = icmp_eq  i8 %or_ln1, i8 0" [activation_accelerator.cpp:36]   --->   Operation 25 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln35_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.57ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %if.end29_ifconv, void %cleanup164" [activation_accelerator.cpp:36]   --->   Operation 26 'br' 'br_ln36' <Predicate = (!icmp_ln35_1)> <Delay = 0.57>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %a_mantissa" [activation_accelerator.cpp:42]   --->   Operation 27 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %b_mantissa" [activation_accelerator.cpp:43]   --->   Operation 28 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln35, i8 %zext_ln31, i8 %or_ln2" [activation_accelerator.cpp:42]   --->   Operation 29 'select' 'select_ln42' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln42, i8 0" [activation_accelerator.cpp:45]   --->   Operation 30 'bitconcatenate' 'a_full_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln36, i8 %zext_ln32, i8 %or_ln3" [activation_accelerator.cpp:43]   --->   Operation 31 'select' 'select_ln43' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_full_mantissa = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln43, i8 0" [activation_accelerator.cpp:46]   --->   Operation 32 'bitconcatenate' 'b_full_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%a_align_exp = select i1 %icmp_ln35, i8 1, i8 %a_exp" [activation_accelerator.cpp:49]   --->   Operation 33 'select' 'a_align_exp' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%b_align_exp = select i1 %icmp_ln36, i8 1, i8 %b_exp" [activation_accelerator.cpp:50]   --->   Operation 34 'select' 'b_align_exp' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln54 = icmp_ugt  i8 %a_align_exp, i8 %b_align_exp" [activation_accelerator.cpp:54]   --->   Operation 35 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %a_align_exp" [activation_accelerator.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i8 %b_align_exp" [activation_accelerator.cpp:56]   --->   Operation 37 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%sub_ln56 = sub i9 %zext_ln56, i9 %zext_ln56_1" [activation_accelerator.cpp:56]   --->   Operation 38 'sub' 'sub_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln56 = sext i9 %sub_ln56" [activation_accelerator.cpp:56]   --->   Operation 39 'sext' 'sext_ln56' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%sext_ln56cast = trunc i32 %sext_ln56" [activation_accelerator.cpp:56]   --->   Operation 40 'trunc' 'sext_ln56cast' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node b_full_mantissa_2)   --->   "%b_full_mantissa_1 = lshr i16 %b_full_mantissa, i16 %sext_ln56cast" [activation_accelerator.cpp:56]   --->   Operation 41 'lshr' 'b_full_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln57 = icmp_ugt  i8 %b_align_exp, i8 %a_align_exp" [activation_accelerator.cpp:57]   --->   Operation 42 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%sub_ln59 = sub i9 %zext_ln56_1, i9 %zext_ln56" [activation_accelerator.cpp:59]   --->   Operation 43 'sub' 'sub_ln59' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln59 = sext i9 %sub_ln59" [activation_accelerator.cpp:59]   --->   Operation 44 'sext' 'sext_ln59' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%sext_ln59cast = trunc i32 %sext_ln59" [activation_accelerator.cpp:59]   --->   Operation 45 'trunc' 'sext_ln59cast' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node a_full_mantissa_2)   --->   "%a_full_mantissa_1 = lshr i16 %a_full_mantissa, i16 %sext_ln59cast" [activation_accelerator.cpp:59]   --->   Operation 46 'lshr' 'a_full_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%xor_ln54 = xor i1 %icmp_ln54, i1 1" [activation_accelerator.cpp:54]   --->   Operation 47 'xor' 'xor_ln54' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %icmp_ln57, i1 %xor_ln54" [activation_accelerator.cpp:57]   --->   Operation 48 'and' 'and_ln57' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.90ns) (out node of the LUT)   --->   "%a_full_mantissa_2 = select i1 %and_ln57, i16 %a_full_mantissa_1, i16 %a_full_mantissa" [activation_accelerator.cpp:57]   --->   Operation 49 'select' 'a_full_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.90ns) (out node of the LUT)   --->   "%b_full_mantissa_2 = select i1 %icmp_ln54, i16 %b_full_mantissa_1, i16 %b_full_mantissa" [activation_accelerator.cpp:54]   --->   Operation 50 'select' 'b_full_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%max_exp_4 = select i1 %and_ln57, i8 %b_exp, i8 %a_exp" [activation_accelerator.cpp:57]   --->   Operation 51 'select' 'max_exp_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %max_exp_4" [activation_accelerator.cpp:53]   --->   Operation 52 'zext' 'zext_ln53' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i8 %max_exp_4" [activation_accelerator.cpp:53]   --->   Operation 53 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i16 %a_full_mantissa_2" [activation_accelerator.cpp:53]   --->   Operation 54 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i16 %b_full_mantissa_2" [activation_accelerator.cpp:53]   --->   Operation 55 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.28ns)   --->   "%xor_ln67 = xor i1 %tmp, i1 %tmp_1" [activation_accelerator.cpp:67]   --->   Operation 56 'xor' 'xor_ln67' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.10ns)   --->   "%icmp_ln71 = icmp_ult  i16 %a_full_mantissa_2, i16 %b_full_mantissa_2" [activation_accelerator.cpp:71]   --->   Operation 57 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns)   --->   "%xor_ln71 = xor i1 %icmp_ln71, i1 1" [activation_accelerator.cpp:71]   --->   Operation 58 'xor' 'xor_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.85ns)   --->   "%result_mantissa_1 = sub i17 %zext_ln53_1, i17 %zext_ln53_2" [activation_accelerator.cpp:72]   --->   Operation 59 'sub' 'result_mantissa_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%result_mantissa_3 = sub i17 %zext_ln53_2, i17 %zext_ln53_1" [activation_accelerator.cpp:75]   --->   Operation 60 'sub' 'result_mantissa_3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%result_mantissa_4 = select i1 %xor_ln71, i17 %result_mantissa_1, i17 %result_mantissa_3" [activation_accelerator.cpp:71]   --->   Operation 61 'select' 'result_mantissa_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%sext_ln71 = sext i17 %result_mantissa_4" [activation_accelerator.cpp:71]   --->   Operation 62 'sext' 'sext_ln71' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node result_sign_1)   --->   "%result_sign = select i1 %xor_ln71, i1 %tmp, i1 %tmp_1" [activation_accelerator.cpp:71]   --->   Operation 63 'select' 'result_sign' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "%result_mantissa = add i17 %zext_ln53_2, i17 %zext_ln53_1" [activation_accelerator.cpp:68]   --->   Operation 64 'add' 'result_mantissa' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_5)   --->   "%zext_ln65 = zext i17 %result_mantissa" [activation_accelerator.cpp:65]   --->   Operation 65 'zext' 'zext_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.35ns) (out node of the LUT)   --->   "%result_mantissa_5 = select i1 %xor_ln67, i18 %sext_ln71, i18 %zext_ln65" [activation_accelerator.cpp:67]   --->   Operation 66 'select' 'result_mantissa_5' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.17ns) (out node of the LUT)   --->   "%result_sign_1 = select i1 %xor_ln67, i1 %result_sign, i1 %tmp" [activation_accelerator.cpp:67]   --->   Operation 67 'select' 'result_sign_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.08ns)   --->   "%icmp_ln81 = icmp_eq  i18 %result_mantissa_5, i18 0" [activation_accelerator.cpp:81]   --->   Operation 68 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.57ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_88_1, void %cleanup164" [activation_accelerator.cpp:81]   --->   Operation 69 'br' 'br_ln81' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1)> <Delay = 0.57>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_mantissa_2 = alloca i32 1"   --->   Operation 70 'alloca' 'result_mantissa_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_exp_2 = alloca i32 1"   --->   Operation 71 'alloca' 'max_exp_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%icmp_ln92 = icmp_eq  i8 %max_exp_4, i8 0" [activation_accelerator.cpp:92]   --->   Operation 72 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%xor_ln88 = xor i1 %trunc_ln53, i1 1" [activation_accelerator.cpp:88]   --->   Operation 73 'xor' 'xor_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%and_ln88_1 = and i1 %icmp_ln92, i1 %xor_ln88" [activation_accelerator.cpp:88]   --->   Operation 74 'and' 'and_ln88_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %and_ln88_1, i16 65535, i16 0" [activation_accelerator.cpp:88]   --->   Operation 75 'select' 'select_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln88 = store i16 %zext_ln53, i16 %max_exp_2" [activation_accelerator.cpp:88]   --->   Operation 76 'store' 'store_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln88 = store i18 %result_mantissa_5, i18 %result_mantissa_2" [activation_accelerator.cpp:88]   --->   Operation 77 'store' 'store_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [activation_accelerator.cpp:88]   --->   Operation 78 'br' 'br_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%result_mantissa_6 = load i18 %result_mantissa_2" [activation_accelerator.cpp:95]   --->   Operation 79 'load' 'result_mantissa_6' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%max_exp_10 = load i16 %max_exp_2" [activation_accelerator.cpp:90]   --->   Operation 80 'load' 'max_exp_10' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i18 %result_mantissa_6" [activation_accelerator.cpp:92]   --->   Operation 81 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.10ns)   --->   "%icmp_ln92_1 = icmp_eq  i16 %max_exp_10, i16 %select_ln88" [activation_accelerator.cpp:92]   --->   Operation 82 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_1, void %while.cond.split, void %while.end_ifconv" [activation_accelerator.cpp:92]   --->   Operation 83 'br' 'br_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [activation_accelerator.cpp:65]   --->   Operation 84 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %result_mantissa_6, i32 15, i32 17" [activation_accelerator.cpp:88]   --->   Operation 85 'partselect' 'tmp_7' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln88 = icmp_eq  i3 %tmp_7, i3 0" [activation_accelerator.cpp:88]   --->   Operation 86 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.10ns)   --->   "%icmp_ln88_1 = icmp_ne  i16 %max_exp_10, i16 0" [activation_accelerator.cpp:88]   --->   Operation 87 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.28ns)   --->   "%and_ln88 = and i1 %icmp_ln88, i1 %icmp_ln88_1" [activation_accelerator.cpp:88]   --->   Operation 88 'and' 'and_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%br_ln88 = br i1 %and_ln88, void %while.end_ifconv, void %while.body" [activation_accelerator.cpp:88]   --->   Operation 89 'br' 'br_ln88' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%result_mantissa_7 = shl i18 %result_mantissa_6, i18 1" [activation_accelerator.cpp:89]   --->   Operation 90 'shl' 'result_mantissa_7' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%max_exp_11 = add i16 %max_exp_10, i16 65535" [activation_accelerator.cpp:90]   --->   Operation 91 'add' 'max_exp_11' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln92 = store i16 %max_exp_11, i16 %max_exp_2" [activation_accelerator.cpp:92]   --->   Operation 92 'store' 'store_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln92 = store i18 %result_mantissa_7, i18 %result_mantissa_2" [activation_accelerator.cpp:92]   --->   Operation 93 'store' 'store_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln92 = br void %while.cond" [activation_accelerator.cpp:92]   --->   Operation 94 'br' 'br_ln92' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !icmp_ln92_1 & and_ln88)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%max_exp_3 = phi i16 0, void %while.cond, i16 %max_exp_10, void %while.cond.split"   --->   Operation 95 'phi' 'max_exp_3' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %result_mantissa_6, i32 16, i32 17" [activation_accelerator.cpp:95]   --->   Operation 96 'partselect' 'tmp_8' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%icmp_ln95 = icmp_ne  i2 %tmp_8, i2 0" [activation_accelerator.cpp:95]   --->   Operation 97 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %result_mantissa_6, i32 1, i32 17" [activation_accelerator.cpp:96]   --->   Operation 98 'partselect' 'lshr_ln' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.85ns)   --->   "%max_exp_12 = add i16 %max_exp_3, i16 1" [activation_accelerator.cpp:97]   --->   Operation 99 'add' 'max_exp_12' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.35ns)   --->   "%max_exp_13 = select i1 %icmp_ln95, i16 %max_exp_12, i16 %max_exp_3" [activation_accelerator.cpp:95]   --->   Operation 100 'select' 'max_exp_13' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.35ns)   --->   "%result_mantissa_12 = select i1 %icmp_ln95, i17 %lshr_ln, i17 %trunc_ln92" [activation_accelerator.cpp:95]   --->   Operation 101 'select' 'result_mantissa_12' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%rounding_bits = trunc i17 %result_mantissa_12" [activation_accelerator.cpp:65]   --->   Operation 102 'trunc' 'rounding_bits' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i17 %result_mantissa_12" [activation_accelerator.cpp:65]   --->   Operation 103 'sext' 'sext_ln65' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i31 %sext_ln65" [activation_accelerator.cpp:65]   --->   Operation 104 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.84ns)   --->   "%icmp_ln104 = icmp_ugt  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:104]   --->   Operation 105 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.00ns)   --->   "%result_mantissa_13 = add i32 %zext_ln65_1, i32 256" [activation_accelerator.cpp:105]   --->   Operation 106 'add' 'result_mantissa_13' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.84ns)   --->   "%icmp_ln106 = icmp_eq  i8 %rounding_bits, i8 128" [activation_accelerator.cpp:106]   --->   Operation 107 'icmp' 'icmp_ln106' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_16)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %result_mantissa_12, i32 8" [activation_accelerator.cpp:108]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node result_mantissa_16)   --->   "%result_mantissa_14 = select i1 %tmp_9, i32 %result_mantissa_13, i32 %zext_ln65_1" [activation_accelerator.cpp:108]   --->   Operation 109 'select' 'result_mantissa_14' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_15 = select i1 %icmp_ln104, i32 %result_mantissa_13, i32 %zext_ln65_1" [activation_accelerator.cpp:104]   --->   Operation 110 'select' 'result_mantissa_15' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln104 = xor i1 %icmp_ln104, i1 1" [activation_accelerator.cpp:104]   --->   Operation 111 'xor' 'xor_ln104' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %icmp_ln106, i1 %xor_ln104" [activation_accelerator.cpp:106]   --->   Operation 112 'and' 'and_ln106' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_mantissa_16 = select i1 %and_ln106, i32 %result_mantissa_14, i32 %result_mantissa_15" [activation_accelerator.cpp:106]   --->   Operation 113 'select' 'result_mantissa_16' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_mantissa_16, i32 16, i32 31" [activation_accelerator.cpp:116]   --->   Operation 114 'partselect' 'tmp_10' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.10ns)   --->   "%icmp_ln116 = icmp_ne  i16 %tmp_10, i16 0" [activation_accelerator.cpp:116]   --->   Operation 115 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.85ns)   --->   "%max_exp_14 = add i16 %max_exp_13, i16 1" [activation_accelerator.cpp:118]   --->   Operation 116 'add' 'max_exp_14' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.35ns)   --->   "%max_exp_15 = select i1 %icmp_ln116, i16 %max_exp_14, i16 %max_exp_13" [activation_accelerator.cpp:116]   --->   Operation 117 'select' 'max_exp_15' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_16, i32 9, i32 15" [activation_accelerator.cpp:122]   --->   Operation 118 'partselect' 'tmp_2' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result_mantissa_16, i32 8, i32 14" [activation_accelerator.cpp:122]   --->   Operation 119 'partselect' 'tmp_5' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.36ns)   --->   "%final_mantissa_full = select i1 %icmp_ln116, i7 %tmp_2, i7 %tmp_5" [activation_accelerator.cpp:116]   --->   Operation 120 'select' 'final_mantissa_full' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.10ns)   --->   "%icmp_ln133 = icmp_ugt  i16 %max_exp_15, i16 254" [activation_accelerator.cpp:133]   --->   Operation 121 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %result_sign_1, i15 0" [activation_accelerator.cpp:138]   --->   Operation 122 'bitconcatenate' 'shl_ln138_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %if.end144, void %if.then139" [activation_accelerator.cpp:133]   --->   Operation 123 'br' 'br_ln133' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%shl_ln138 = shl i16 %max_exp_15, i16 7" [activation_accelerator.cpp:138]   --->   Operation 124 'shl' 'shl_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.18ns) (out node of the LUT)   --->   "%or_ln138 = or i16 %shl_ln138, i16 %shl_ln138_1" [activation_accelerator.cpp:138]   --->   Operation 125 'or' 'or_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %or_ln138, i32 7, i32 15" [activation_accelerator.cpp:138]   --->   Operation 126 'partselect' 'tmp_4' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_4, i7 %final_mantissa_full" [activation_accelerator.cpp:138]   --->   Operation 127 'bitconcatenate' 'or_ln138_1' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.57ns)   --->   "%br_ln138 = br void %cleanup164" [activation_accelerator.cpp:138]   --->   Operation 128 'br' 'br_ln138' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & !icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & !icmp_ln133)> <Delay = 0.57>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln134 = or i16 %shl_ln138_1, i16 32640" [activation_accelerator.cpp:134]   --->   Operation 129 'or' 'or_ln134' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.57ns)   --->   "%br_ln134 = br void %cleanup164" [activation_accelerator.cpp:134]   --->   Operation 130 'br' 'br_ln134' <Predicate = (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & !and_ln88 & icmp_ln133) | (!icmp_ln35_1 & !icmp_ln36_1 & !icmp_ln81 & icmp_ln92_1 & icmp_ln133)> <Delay = 0.57>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%retval_2 = phi i16 %or_ln134, void %if.then139, i16 %or_ln138_1, void %if.end144, i16 %b_bits_read, void %entry, i16 %a_bits_read, void %if.end, i16 0, void %if.end29_ifconv" [activation_accelerator.cpp:134]   --->   Operation 131 'phi' 'retval_2' <Predicate = (!and_ln88) | (icmp_ln92_1) | (icmp_ln81) | (icmp_ln36_1) | (icmp_ln35_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln139 = ret i16 %retval_2" [activation_accelerator.cpp:139]   --->   Operation 132 'ret' 'ret_ln139' <Predicate = (!and_ln88) | (icmp_ln92_1) | (icmp_ln81) | (icmp_ln36_1) | (icmp_ln35_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_bits_read         (read          ) [ 011]
a_bits_read         (read          ) [ 011]
b_mantissa          (trunc         ) [ 000]
a_mantissa          (trunc         ) [ 000]
tmp                 (bitselect     ) [ 000]
tmp_1               (bitselect     ) [ 000]
a_exp               (partselect    ) [ 000]
b_exp               (partselect    ) [ 000]
zext_ln31           (zext          ) [ 000]
zext_ln32           (zext          ) [ 000]
icmp_ln35           (icmp          ) [ 000]
trunc_ln3           (partselect    ) [ 000]
or_ln35             (or            ) [ 000]
tmp_3               (bitselect     ) [ 000]
or_ln               (bitconcatenate) [ 000]
icmp_ln35_1         (icmp          ) [ 011]
br_ln35             (br            ) [ 011]
icmp_ln36           (icmp          ) [ 000]
trunc_ln4           (partselect    ) [ 000]
or_ln36             (or            ) [ 000]
tmp_6               (bitselect     ) [ 000]
or_ln1              (bitconcatenate) [ 000]
icmp_ln36_1         (icmp          ) [ 011]
br_ln36             (br            ) [ 011]
or_ln2              (bitconcatenate) [ 000]
or_ln3              (bitconcatenate) [ 000]
select_ln42         (select        ) [ 000]
a_full_mantissa     (bitconcatenate) [ 000]
select_ln43         (select        ) [ 000]
b_full_mantissa     (bitconcatenate) [ 000]
a_align_exp         (select        ) [ 000]
b_align_exp         (select        ) [ 000]
icmp_ln54           (icmp          ) [ 000]
zext_ln56           (zext          ) [ 000]
zext_ln56_1         (zext          ) [ 000]
sub_ln56            (sub           ) [ 000]
sext_ln56           (sext          ) [ 000]
sext_ln56cast       (trunc         ) [ 000]
b_full_mantissa_1   (lshr          ) [ 000]
icmp_ln57           (icmp          ) [ 000]
sub_ln59            (sub           ) [ 000]
sext_ln59           (sext          ) [ 000]
sext_ln59cast       (trunc         ) [ 000]
a_full_mantissa_1   (lshr          ) [ 000]
xor_ln54            (xor           ) [ 000]
and_ln57            (and           ) [ 000]
a_full_mantissa_2   (select        ) [ 000]
b_full_mantissa_2   (select        ) [ 000]
max_exp_4           (select        ) [ 000]
zext_ln53           (zext          ) [ 000]
trunc_ln53          (trunc         ) [ 000]
zext_ln53_1         (zext          ) [ 000]
zext_ln53_2         (zext          ) [ 000]
xor_ln67            (xor           ) [ 000]
icmp_ln71           (icmp          ) [ 000]
xor_ln71            (xor           ) [ 000]
result_mantissa_1   (sub           ) [ 000]
result_mantissa_3   (sub           ) [ 000]
result_mantissa_4   (select        ) [ 000]
sext_ln71           (sext          ) [ 000]
result_sign         (select        ) [ 000]
result_mantissa     (add           ) [ 000]
zext_ln65           (zext          ) [ 000]
result_mantissa_5   (select        ) [ 000]
result_sign_1       (select        ) [ 001]
icmp_ln81           (icmp          ) [ 011]
br_ln81             (br            ) [ 011]
result_mantissa_2   (alloca        ) [ 011]
max_exp_2           (alloca        ) [ 011]
icmp_ln92           (icmp          ) [ 000]
xor_ln88            (xor           ) [ 000]
and_ln88_1          (and           ) [ 000]
select_ln88         (select        ) [ 001]
store_ln88          (store         ) [ 000]
store_ln88          (store         ) [ 000]
br_ln88             (br            ) [ 000]
result_mantissa_6   (load          ) [ 000]
max_exp_10          (load          ) [ 000]
trunc_ln92          (trunc         ) [ 000]
icmp_ln92_1         (icmp          ) [ 001]
br_ln92             (br            ) [ 000]
specloopname_ln65   (specloopname  ) [ 000]
tmp_7               (partselect    ) [ 000]
icmp_ln88           (icmp          ) [ 000]
icmp_ln88_1         (icmp          ) [ 000]
and_ln88            (and           ) [ 001]
br_ln88             (br            ) [ 000]
result_mantissa_7   (shl           ) [ 000]
max_exp_11          (add           ) [ 000]
store_ln92          (store         ) [ 000]
store_ln92          (store         ) [ 000]
br_ln92             (br            ) [ 000]
max_exp_3           (phi           ) [ 000]
tmp_8               (partselect    ) [ 000]
icmp_ln95           (icmp          ) [ 000]
lshr_ln             (partselect    ) [ 000]
max_exp_12          (add           ) [ 000]
max_exp_13          (select        ) [ 000]
result_mantissa_12  (select        ) [ 000]
rounding_bits       (trunc         ) [ 000]
sext_ln65           (sext          ) [ 000]
zext_ln65_1         (zext          ) [ 000]
icmp_ln104          (icmp          ) [ 000]
result_mantissa_13  (add           ) [ 000]
icmp_ln106          (icmp          ) [ 000]
tmp_9               (bitselect     ) [ 000]
result_mantissa_14  (select        ) [ 000]
result_mantissa_15  (select        ) [ 000]
xor_ln104           (xor           ) [ 000]
and_ln106           (and           ) [ 000]
result_mantissa_16  (select        ) [ 000]
tmp_10              (partselect    ) [ 000]
icmp_ln116          (icmp          ) [ 000]
max_exp_14          (add           ) [ 000]
max_exp_15          (select        ) [ 000]
tmp_2               (partselect    ) [ 000]
tmp_5               (partselect    ) [ 000]
final_mantissa_full (select        ) [ 000]
icmp_ln133          (icmp          ) [ 001]
shl_ln138_1         (bitconcatenate) [ 000]
br_ln133            (br            ) [ 000]
shl_ln138           (shl           ) [ 000]
or_ln138            (or            ) [ 000]
tmp_4               (partselect    ) [ 000]
or_ln138_1          (bitconcatenate) [ 000]
br_ln138            (br            ) [ 000]
or_ln134            (or            ) [ 000]
br_ln134            (br            ) [ 000]
retval_2            (phi           ) [ 001]
ret_ln139           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_bits"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_bits">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_bits"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="result_mantissa_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_mantissa_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="max_exp_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_exp_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_bits_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_bits_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_bits_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_bits_read/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="max_exp_3_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="max_exp_3 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="max_exp_3_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_exp_3/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="retval_2_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="retval_2 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="retval_2_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="4" bw="16" slack="1"/>
<pin id="130" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="16" slack="1"/>
<pin id="132" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="8" bw="1" slack="1"/>
<pin id="134" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="10" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="b_mantissa_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_mantissa/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="a_mantissa_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_mantissa/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="a_exp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_exp/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_exp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln31_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln32_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln35_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln35_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln35_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln36_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="0" index="3" bw="5" slack="0"/>
<pin id="244" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln36_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln36_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln42_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="a_full_mantissa_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a_full_mantissa/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln43_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="b_full_mantissa_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_full_mantissa/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="a_align_exp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_align_exp/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="b_align_exp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_align_exp/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln54_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln56_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln56_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln56_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln56_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln56cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln56cast/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="b_full_mantissa_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="b_full_mantissa_1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln57_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sub_ln59_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln59_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln59cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln59cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="a_full_mantissa_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="a_full_mantissa_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln54_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln57_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="a_full_mantissa_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_full_mantissa_2/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="b_full_mantissa_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_full_mantissa_2/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="max_exp_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_4/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln53_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln53_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln53_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln53_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln67_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln71_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln71_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="result_mantissa_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_mantissa_1/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="result_mantissa_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_mantissa_3/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="result_mantissa_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="17" slack="0"/>
<pin id="486" dir="0" index="2" bw="17" slack="0"/>
<pin id="487" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_4/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln71_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="17" slack="0"/>
<pin id="493" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="result_sign_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_sign/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="result_mantissa_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mantissa/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln65_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="0"/>
<pin id="511" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="result_mantissa_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="18" slack="0"/>
<pin id="516" dir="0" index="2" bw="18" slack="0"/>
<pin id="517" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_5/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="result_sign_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_sign_1/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln81_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="0"/>
<pin id="531" dir="0" index="1" bw="18" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln92_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln88_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln88/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln88_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln88_1/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln88_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="16" slack="0"/>
<pin id="557" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln88_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln88_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="18" slack="0"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="result_mantissa_6_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="18" slack="1"/>
<pin id="573" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_mantissa_6/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="max_exp_10_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_exp_10/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="trunc_ln92_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="18" slack="0"/>
<pin id="580" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln92_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="1"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_7_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="18" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln88_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln88_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88_1/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="and_ln88_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln88/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="result_mantissa_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="18" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="result_mantissa_7/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="max_exp_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_11/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln92_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="1"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln92_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="18" slack="0"/>
<pin id="634" dir="0" index="1" bw="18" slack="1"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_8_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="18" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln95_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="lshr_ln_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="17" slack="0"/>
<pin id="655" dir="0" index="1" bw="18" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="0" index="3" bw="6" slack="0"/>
<pin id="658" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="max_exp_12_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_12/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="max_exp_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="16" slack="0"/>
<pin id="673" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_13/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="result_mantissa_12_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="17" slack="0"/>
<pin id="680" dir="0" index="2" bw="17" slack="0"/>
<pin id="681" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_12/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="rounding_bits_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="17" slack="0"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rounding_bits/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln65_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="17" slack="0"/>
<pin id="691" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln65_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="17" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln104_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="result_mantissa_13_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_mantissa_13/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln106_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="17" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="result_mantissa_14_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="32" slack="0"/>
<pin id="727" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_14/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="result_mantissa_15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_15/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xor_ln104_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="and_ln106_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="result_mantissa_16_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_mantissa_16/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_10_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="6" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln116_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="max_exp_14_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="max_exp_14/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="max_exp_15_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="0" index="2" bw="16" slack="0"/>
<pin id="785" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_exp_15/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="5" slack="0"/>
<pin id="793" dir="0" index="3" bw="5" slack="0"/>
<pin id="794" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="0" index="3" bw="5" slack="0"/>
<pin id="804" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="final_mantissa_full_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="7" slack="0"/>
<pin id="812" dir="0" index="2" bw="7" slack="0"/>
<pin id="813" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="final_mantissa_full/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln133_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="shl_ln138_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="1"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="shl_ln138_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln138/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln138_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="0"/>
<pin id="839" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="0"/>
<pin id="845" dir="0" index="2" bw="4" slack="0"/>
<pin id="846" dir="0" index="3" bw="5" slack="0"/>
<pin id="847" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="or_ln138_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="0"/>
<pin id="854" dir="0" index="1" bw="9" slack="0"/>
<pin id="855" dir="0" index="2" bw="7" slack="0"/>
<pin id="856" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln138_1/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln134_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="b_bits_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_bits_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="a_bits_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_bits_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln35_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="icmp_ln36_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="result_sign_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_sign_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="icmp_ln81_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="895" class="1005" name="result_mantissa_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="18" slack="0"/>
<pin id="897" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="result_mantissa_2 "/>
</bind>
</comp>

<comp id="902" class="1005" name="max_exp_2_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="0"/>
<pin id="904" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_exp_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="select_ln88_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="120" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="140"><net_src comp="98" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="104" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="104" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="98" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="98" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="141" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="137" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="161" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="104" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="141" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="104" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="211" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="205" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="171" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="98" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="239" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="137" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="98" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="255" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="249" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="141" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="137" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="189" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="181" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="277" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="233" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="185" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="285" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="189" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="161" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="233" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="171" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="325" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="325" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="333" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="347" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="317" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="333" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="325" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="351" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="347" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="301" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="341" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="375" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="395" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="301" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="341" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="369" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="317" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="407" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="171" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="161" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="413" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="421" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="145" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="153" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="413" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="421" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="24" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="445" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="449" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="449" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="445" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="465" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="465" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="145" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="153" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="449" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="445" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="453" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="491" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="453" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="495" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="145" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="513" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="30" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="429" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="16" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="441" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="24" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="36" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="437" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="513" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="593"><net_src comp="42" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="571" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="8" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="44" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="601"><net_src comp="587" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="574" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="597" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="571" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="574" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="615" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="571" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="52" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="44" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="54" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="571" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="32" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="44" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="667"><net_src comp="113" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="647" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="113" pin="4"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="647" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="653" pin="4"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="578" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="677" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="685" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="60" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="693" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="62" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="685" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="60" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="64" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="677" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="728"><net_src comp="715" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="703" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="693" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="697" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="703" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="693" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="697" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="24" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="709" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="723" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="731" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="765"><net_src comp="68" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="751" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="52" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="70" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="773"><net_src comp="759" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="36" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="669" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="58" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="769" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="669" pin="3"/><net_sink comp="781" pin=2"/></net>

<net id="795"><net_src comp="72" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="751" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="74" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="8" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="805"><net_src comp="72" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="751" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="66" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="14" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="769" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="789" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="799" pin="4"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="781" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="76" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="78" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="80" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="834"><net_src comp="781" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="82" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="823" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="84" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="12" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="8" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="857"><net_src comp="86" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="842" pin="4"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="809" pin="3"/><net_sink comp="852" pin=2"/></net>

<net id="860"><net_src comp="852" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="865"><net_src comp="823" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="88" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="861" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="871"><net_src comp="98" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="876"><net_src comp="104" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="881"><net_src comp="227" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="271" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="521" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="894"><net_src comp="529" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="90" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="905"><net_src comp="94" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="912"><net_src comp="553" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="582" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf16add : a_bits | {1 }
	Port: bf16add : b_bits | {1 }
  - Chain level:
	State 1
		zext_ln31 : 1
		zext_ln32 : 1
		icmp_ln35 : 1
		or_ln35 : 1
		or_ln : 1
		icmp_ln35_1 : 2
		br_ln35 : 3
		icmp_ln36 : 1
		or_ln36 : 1
		or_ln1 : 1
		icmp_ln36_1 : 2
		br_ln36 : 3
		or_ln2 : 1
		or_ln3 : 1
		select_ln42 : 2
		a_full_mantissa : 3
		select_ln43 : 2
		b_full_mantissa : 3
		a_align_exp : 2
		b_align_exp : 2
		icmp_ln54 : 3
		zext_ln56 : 3
		zext_ln56_1 : 3
		sub_ln56 : 4
		sext_ln56 : 5
		sext_ln56cast : 6
		b_full_mantissa_1 : 7
		icmp_ln57 : 3
		sub_ln59 : 4
		sext_ln59 : 5
		sext_ln59cast : 6
		a_full_mantissa_1 : 7
		xor_ln54 : 4
		and_ln57 : 4
		a_full_mantissa_2 : 8
		b_full_mantissa_2 : 8
		max_exp_4 : 4
		zext_ln53 : 5
		trunc_ln53 : 5
		zext_ln53_1 : 9
		zext_ln53_2 : 9
		xor_ln67 : 1
		icmp_ln71 : 9
		xor_ln71 : 10
		result_mantissa_1 : 10
		result_mantissa_3 : 10
		result_mantissa_4 : 10
		sext_ln71 : 11
		result_sign : 10
		result_mantissa : 10
		zext_ln65 : 11
		result_mantissa_5 : 12
		result_sign_1 : 11
		icmp_ln81 : 13
		br_ln81 : 14
		icmp_ln92 : 5
		xor_ln88 : 6
		and_ln88_1 : 6
		select_ln88 : 6
		store_ln88 : 6
		store_ln88 : 13
	State 2
		trunc_ln92 : 1
		icmp_ln92_1 : 1
		br_ln92 : 2
		tmp_7 : 1
		icmp_ln88 : 2
		icmp_ln88_1 : 1
		and_ln88 : 3
		br_ln88 : 3
		result_mantissa_7 : 1
		max_exp_11 : 1
		store_ln92 : 2
		store_ln92 : 1
		max_exp_3 : 4
		tmp_8 : 1
		icmp_ln95 : 2
		lshr_ln : 1
		max_exp_12 : 5
		max_exp_13 : 6
		result_mantissa_12 : 3
		rounding_bits : 4
		sext_ln65 : 4
		zext_ln65_1 : 5
		icmp_ln104 : 5
		result_mantissa_13 : 6
		icmp_ln106 : 5
		tmp_9 : 4
		result_mantissa_14 : 7
		result_mantissa_15 : 7
		xor_ln104 : 6
		and_ln106 : 6
		result_mantissa_16 : 8
		tmp_10 : 9
		icmp_ln116 : 10
		max_exp_14 : 7
		max_exp_15 : 11
		tmp_2 : 9
		tmp_5 : 9
		final_mantissa_full : 11
		icmp_ln133 : 12
		br_ln133 : 13
		shl_ln138 : 12
		or_ln138 : 12
		tmp_4 : 12
		or_ln138_1 : 13
		or_ln134 : 1
		retval_2 : 14
		ret_ln139 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln42_fu_293     |    0    |    8    |
|          |     select_ln43_fu_309     |    0    |    8    |
|          |     a_align_exp_fu_325     |    0    |    8    |
|          |     b_align_exp_fu_333     |    0    |    8    |
|          |  a_full_mantissa_2_fu_413  |    0    |    16   |
|          |  b_full_mantissa_2_fu_421  |    0    |    16   |
|          |      max_exp_4_fu_429      |    0    |    8    |
|          |  result_mantissa_4_fu_483  |    0    |    16   |
|          |     result_sign_fu_495     |    0    |    2    |
|  select  |  result_mantissa_5_fu_513  |    0    |    17   |
|          |    result_sign_1_fu_521    |    0    |    2    |
|          |     select_ln88_fu_553     |    0    |    16   |
|          |      max_exp_13_fu_669     |    0    |    16   |
|          |  result_mantissa_12_fu_677 |    0    |    16   |
|          |  result_mantissa_14_fu_723 |    0    |    32   |
|          |  result_mantissa_15_fu_731 |    0    |    32   |
|          |  result_mantissa_16_fu_751 |    0    |    32   |
|          |      max_exp_15_fu_781     |    0    |    16   |
|          | final_mantissa_full_fu_809 |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln35_fu_189      |    0    |    11   |
|          |     icmp_ln35_1_fu_227     |    0    |    11   |
|          |      icmp_ln36_fu_233      |    0    |    11   |
|          |     icmp_ln36_1_fu_271     |    0    |    11   |
|          |      icmp_ln54_fu_341      |    0    |    11   |
|          |      icmp_ln57_fu_375      |    0    |    11   |
|          |      icmp_ln71_fu_459      |    0    |    13   |
|          |      icmp_ln81_fu_529      |    0    |    13   |
|   icmp   |      icmp_ln92_fu_535      |    0    |    11   |
|          |     icmp_ln92_1_fu_582     |    0    |    13   |
|          |      icmp_ln88_fu_597      |    0    |    8    |
|          |     icmp_ln88_1_fu_603     |    0    |    13   |
|          |      icmp_ln95_fu_647      |    0    |    8    |
|          |      icmp_ln104_fu_697     |    0    |    11   |
|          |      icmp_ln106_fu_709     |    0    |    11   |
|          |      icmp_ln116_fu_769     |    0    |    13   |
|          |      icmp_ln133_fu_817     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   result_mantissa_fu_503   |    0    |    23   |
|          |      max_exp_11_fu_621     |    0    |    23   |
|    add   |      max_exp_12_fu_663     |    0    |    23   |
|          |  result_mantissa_13_fu_703 |    0    |    38   |
|          |      max_exp_14_fu_775     |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |       sub_ln56_fu_355      |    0    |    15   |
|    sub   |       sub_ln59_fu_381      |    0    |    15   |
|          |  result_mantissa_1_fu_471  |    0    |    23   |
|          |  result_mantissa_3_fu_477  |    0    |    23   |
|----------|----------------------------|---------|---------|
|   lshr   |  b_full_mantissa_1_fu_369  |    0    |    35   |
|          |  a_full_mantissa_1_fu_395  |    0    |    35   |
|----------|----------------------------|---------|---------|
|          |       or_ln35_fu_205       |    0    |    7    |
|    or    |       or_ln36_fu_249       |    0    |    7    |
|          |       or_ln138_fu_836      |    0    |    16   |
|          |       or_ln134_fu_861      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       xor_ln54_fu_401      |    0    |    2    |
|          |       xor_ln67_fu_453      |    0    |    2    |
|    xor   |       xor_ln71_fu_465      |    0    |    2    |
|          |       xor_ln88_fu_541      |    0    |    2    |
|          |      xor_ln104_fu_739      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln57_fu_407      |    0    |    2    |
|    and   |      and_ln88_1_fu_547     |    0    |    2    |
|          |       and_ln88_fu_609      |    0    |    2    |
|          |      and_ln106_fu_745      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |   b_bits_read_read_fu_98   |    0    |    0    |
|          |   a_bits_read_read_fu_104  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      b_mantissa_fu_137     |    0    |    0    |
|          |      a_mantissa_fu_141     |    0    |    0    |
|          |    sext_ln56cast_fu_365    |    0    |    0    |
|   trunc  |    sext_ln59cast_fu_391    |    0    |    0    |
|          |      trunc_ln53_fu_441     |    0    |    0    |
|          |      trunc_ln92_fu_578     |    0    |    0    |
|          |    rounding_bits_fu_685    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_145         |    0    |    0    |
|          |        tmp_1_fu_153        |    0    |    0    |
| bitselect|        tmp_3_fu_211        |    0    |    0    |
|          |        tmp_6_fu_255        |    0    |    0    |
|          |        tmp_9_fu_715        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        a_exp_fu_161        |    0    |    0    |
|          |        b_exp_fu_171        |    0    |    0    |
|          |      trunc_ln3_fu_195      |    0    |    0    |
|          |      trunc_ln4_fu_239      |    0    |    0    |
|          |        tmp_7_fu_587        |    0    |    0    |
|partselect|        tmp_8_fu_637        |    0    |    0    |
|          |       lshr_ln_fu_653       |    0    |    0    |
|          |        tmp_10_fu_759       |    0    |    0    |
|          |        tmp_2_fu_789        |    0    |    0    |
|          |        tmp_5_fu_799        |    0    |    0    |
|          |        tmp_4_fu_842        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln31_fu_181      |    0    |    0    |
|          |      zext_ln32_fu_185      |    0    |    0    |
|          |      zext_ln56_fu_347      |    0    |    0    |
|          |     zext_ln56_1_fu_351     |    0    |    0    |
|   zext   |      zext_ln53_fu_437      |    0    |    0    |
|          |     zext_ln53_1_fu_445     |    0    |    0    |
|          |     zext_ln53_2_fu_449     |    0    |    0    |
|          |      zext_ln65_fu_509      |    0    |    0    |
|          |     zext_ln65_1_fu_693     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        or_ln_fu_219        |    0    |    0    |
|          |        or_ln1_fu_263       |    0    |    0    |
|          |        or_ln2_fu_277       |    0    |    0    |
|bitconcatenate|        or_ln3_fu_285       |    0    |    0    |
|          |   a_full_mantissa_fu_301   |    0    |    0    |
|          |   b_full_mantissa_fu_317   |    0    |    0    |
|          |     shl_ln138_1_fu_823     |    0    |    0    |
|          |      or_ln138_1_fu_852     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      sext_ln56_fu_361      |    0    |    0    |
|   sext   |      sext_ln59_fu_387      |    0    |    0    |
|          |      sext_ln71_fu_491      |    0    |    0    |
|          |      sext_ln65_fu_689      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |  result_mantissa_7_fu_615  |    0    |    0    |
|          |      shl_ln138_fu_830      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   793   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   a_bits_read_reg_873   |   16   |
|   b_bits_read_reg_868   |   16   |
|   icmp_ln35_1_reg_878   |    1   |
|   icmp_ln36_1_reg_882   |    1   |
|    icmp_ln81_reg_891    |    1   |
|    max_exp_2_reg_902    |   16   |
|    max_exp_3_reg_110    |   16   |
|result_mantissa_2_reg_895|   18   |
|  result_sign_1_reg_886  |    1   |
|     retval_2_reg_120    |   16   |
|   select_ln88_reg_909   |   16   |
+-------------------------+--------+
|          Total          |   118  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   793  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   118  |    -   |
+-----------+--------+--------+
|   Total   |   118  |   793  |
+-----------+--------+--------+
