============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Wed Jun 29 16:21:00 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 468 feed throughs used by 285 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  8.865759s wall, 8.812500s user + 0.093750s system = 8.906250s CPU (100.5%)

RUN-1004 : used memory is 845 MB, reserved memory is 833 MB, peak memory is 899 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.123471s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (100.1%)

RUN-1004 : used memory is 929 MB, reserved memory is 910 MB, peak memory is 929 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.184428s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (100.1%)

RUN-1004 : used memory is 893 MB, reserved memory is 875 MB, peak memory is 996 MB
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db" in  1.507967s wall, 1.453125s user + 0.156250s system = 1.609375s CPU (106.7%)

RUN-1004 : used memory is 437 MB, reserved memory is 424 MB, peak memory is 996 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.147745s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (102.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 719 MB, peak memory is 996 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.664255s wall, 2.593750s user + 0.093750s system = 2.687500s CPU (100.9%)

RUN-1004 : used memory is 460 MB, reserved memory is 435 MB, peak memory is 996 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : stop_run syn_1.
RUN-1001 : reset_run syn_1 -step opt_gate.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_rtl.db" in  1.328137s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (102.4%)

RUN-1004 : used memory is 472 MB, reserved memory is 447 MB, peak memory is 996 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.449728s wall, 2.406250s user + 0.093750s system = 2.500000s CPU (102.1%)

RUN-1004 : used memory is 512 MB, reserved memory is 546 MB, peak memory is 996 MB
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 471 feed throughs used by 259 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  6.897558s wall, 6.656250s user + 0.250000s system = 6.906250s CPU (100.1%)

RUN-1004 : used memory is 950 MB, reserved memory is 937 MB, peak memory is 996 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.297102s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (101.2%)

RUN-1004 : used memory is 993 MB, reserved memory is 981 MB, peak memory is 996 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.443811s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (101.0%)

RUN-1004 : used memory is 986 MB, reserved memory is 972 MB, peak memory is 1055 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.615498s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 1009 MB, reserved memory is 994 MB, peak memory is 1055 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.917729s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 1009 MB, reserved memory is 994 MB, peak memory is 1055 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 452 feed throughs used by 248 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  6.745266s wall, 6.562500s user + 0.234375s system = 6.796875s CPU (100.8%)

RUN-1004 : used memory is 894 MB, reserved memory is 970 MB, peak memory is 1055 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.099847s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (102.3%)

RUN-1004 : used memory is 935 MB, reserved memory is 1013 MB, peak memory is 1055 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.155409s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (101.5%)

RUN-1004 : used memory is 992 MB, reserved memory is 1069 MB, peak memory is 1055 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.614947s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1088 MB, peak memory is 1055 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.924507s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1088 MB, peak memory is 1055 MB
GUI-1001 : Download success!
