#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 13 00:49:26 2018
# Process ID: 22140
# Current directory: /home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.runs/synth_1/main.vds
# Journal file: /home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22156 
WARNING: [Synth 8-2611] redeclaration of ansi port number is not allowed [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/sevenseg.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.145 ; gain = 86.188 ; free physical = 681 ; free virtual = 2030
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/main.v:26]
INFO: [Synth 8-6157] synthesizing module 'signal_mux' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signal_mux' (1#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/mux.v:1]
WARNING: [Synth 8-689] width (9) of port connection 'square' does not match port width (8) of module 'signal_mux' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/main.v:44]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory' (2#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_mgmt' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/clk_mgmt.v:23]
	Parameter M bound to: 50000000 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_mgmt' (3#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/clk_mgmt.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_1' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/count_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_1' (4#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/count_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Led_mgmt' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/LEDs_mgmt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Led_mgmt' (5#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/LEDs_mgmt.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (6#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/sevenseg.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'number' does not match port width (16) of module 'sevenseg' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/debouncer.v:23]
	Parameter M bound to: 12000000 - type: integer 
	Parameter tsh bound to: 6000000 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (7#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_2' [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/count_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_2' (8#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/count_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/main.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.270 ; gain = 114.312 ; free physical = 698 ; free virtual = 2049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.270 ; gain = 114.312 ; free physical = 698 ; free virtual = 2048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.270 ; gain = 114.312 ; free physical = 698 ; free virtual = 2048
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/constrs_1/new/Bays3.xdc]
Finished Parsing XDC File [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/constrs_1/new/Bays3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/constrs_1/new/Bays3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.621 ; gain = 0.000 ; free physical = 371 ; free virtual = 1781
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 455 ; free virtual = 1858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 455 ; free virtual = 1858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 456 ; free virtual = 1860
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/debouncer.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 447 ; free virtual = 1851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module clk_mgmt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module count_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Led_mgmt 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
Module sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module count_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fun_counter/count_out_reg_rep was removed.  [/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.srcs/sources_1/new/count_1.v:31]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 433 ; free virtual = 1841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|memory      | signal                        | 256x24        | LUT            | 
|main        | fun_counter/count_out_reg_rep | 256x24        | Block RAM      | 
+------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/fun_counter/count_out_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/fun_counter/count_out_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 301 ; free virtual = 1716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 300 ; free virtual = 1715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance fun_counter/count_out_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fun_counter/count_out_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    18|
|3     |LUT1     |     4|
|4     |LUT2     |    34|
|5     |LUT3     |     6|
|6     |LUT4     |    27|
|7     |LUT5     |    22|
|8     |LUT6     |    29|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    67|
|11    |FDSE     |    16|
|12    |IBUF     |     5|
|13    |OBUF     |    35|
+------+---------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   265|
|2     |  bonton_in   |debouncer |    92|
|3     |  clk_divider |clk_mgmt  |    42|
|4     |  display     |sevenseg  |    32|
|5     |  fun_counter |count_1   |    51|
|6     |  sel_count   |count_2   |     7|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.621 ; gain = 432.664 ; free physical = 298 ; free virtual = 1713
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1624.621 ; gain = 114.312 ; free physical = 352 ; free virtual = 1767
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1624.629 ; gain = 432.664 ; free physical = 352 ; free virtual = 1767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1624.629 ; gain = 432.859 ; free physical = 351 ; free virtual = 1767
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jose/Documents/UC/Lab. digitales/repo/Exp_2/Programa/DSignalGen/DSignalGen.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1648.633 ; gain = 0.000 ; free physical = 350 ; free virtual = 1767
INFO: [Common 17-206] Exiting Vivado at Thu Sep 13 00:50:56 2018...
