// Seed: 1267507974
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri   id_2,
    input wor   id_3
);
  for (id_5 = "" !== id_5; ~id_0; id_6 = id_0) wire id_7;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri id_10,
    output uwire id_11,
    output wand id_12,
    input wand id_13,
    input tri id_14,
    output wor id_15,
    output wand id_16,
    output tri id_17,
    output tri0 id_18,
    input tri id_19,
    input tri id_20,
    id_24,
    output wor id_21,
    input uwire id_22
);
  assign id_5 = (-1);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_13,
      id_13
  );
endmodule
