#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May 13 20:29:53 2023
# Process ID: 143850
# Current directory: /home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.runs/synth_1
# Command line: vivado -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: /home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.runs/synth_1/Main.vds
# Journal file: /home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 143899
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.801 ; gain = 0.000 ; free physical = 328 ; free virtual = 9453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/new/Main.vhd:11]
	Parameter Freq bound to: 100000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'Receiver' declared at '/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Receiver.vhd:5' bound to instance 'URX' of component 'Receiver' [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/new/Main.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Receiver' [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Receiver.vhd:13]
	Parameter Freq bound to: 100000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Receiver' (1#1) [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Receiver.vhd:13]
	Parameter Freq bound to: 100000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-3491] module 'Transmitter' declared at '/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Transmitter.vhd:5' bound to instance 'UTX' of component 'Transmitter' [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/new/Main.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Transmitter.vhd:13]
	Parameter Freq bound to: 100000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (2#1) [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/imports/Main020217/Transmitter.vhd:13]
Reason is one or more of the following :
	1: Invalid write data for RAM. 
	2: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	3: Unable to determine number of words or word size in RAM. 
	4: No valid read/write found for RAM. 
RAM "Mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Main' (3#1) [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/sources_1/new/Main.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.801 ; gain = 0.000 ; free physical = 260 ; free virtual = 8957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.801 ; gain = 0.000 ; free physical = 257 ; free virtual = 8954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.801 ; gain = 0.000 ; free physical = 257 ; free virtual = 8954
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.801 ; gain = 0.000 ; free physical = 251 ; free virtual = 8948
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.738 ; gain = 0.000 ; free physical = 998 ; free virtual = 9695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.738 ; gain = 0.000 ; free physical = 998 ; free virtual = 9695
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 1066 ; free virtual = 9763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 1066 ; free virtual = 9763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 1066 ; free virtual = 9763
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Receiver'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_half |                              010 |                              010
                 st_data |                              011 |                              011
               st_parity |                              100 |                              100
                 st_stop |                              101 |                              101
               st_return |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_full |                              010 |                              010
                 st_data |                              011 |                              011
               st_parity |                              100 |                              100
                 st_stop |                              101 |                              101
               st_return |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                     000000000001 |                             0000
                st_start |                     000000000010 |                             0001
                 st_rec0 |                     000000000100 |                             0010
                 st_rec1 |                     000000001000 |                             0011
                 st_rec2 |                     000000010000 |                             0100
                st_proc0 |                     000000100000 |                             0101
                st_proc1 |                     000001000000 |                             0110
                st_send0 |                     000010000000 |                             0111
                st_send1 |                     000100000000 |                             1000
                st_send2 |                     001000000000 |                             1001
                st_send3 |                     010000000000 |                             1010
               st_return |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 1055 ; free virtual = 9753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  12 Input   80 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   8 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 32    
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 19    
	  12 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 1050 ; free virtual = 9752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 933 ; free virtual = 9635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 879 ; free virtual = 9581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 878 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 874 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 874 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 877 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 877 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 877 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 877 ; free virtual = 9580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     1|
|4     |LUT2   |    43|
|5     |LUT3   |    47|
|6     |LUT4   |    63|
|7     |LUT5   |   125|
|8     |LUT6   |   394|
|9     |MUXF7  |    25|
|10    |FDRE   |   280|
|11    |FDSE   |     4|
|12    |IBUF   |     3|
|13    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 877 ; free virtual = 9580
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2591.738 ; gain = 0.000 ; free physical = 934 ; free virtual = 9636
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2591.738 ; gain = 63.938 ; free physical = 934 ; free virtual = 9636
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.738 ; gain = 0.000 ; free physical = 1014 ; free virtual = 9717
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.738 ; gain = 0.000 ; free physical = 960 ; free virtual = 9663
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7c1ad9c
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2591.738 ; gain = 64.031 ; free physical = 1139 ; free virtual = 9842
INFO: [Common 17-1381] The checkpoint '/home/melika/GitHub/Bubblesort_FPGA/project/Main020217/Main020217.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 13 20:30:49 2023...
