0.6
2019.2
Nov  6 2019
21:57:16
D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg.autotb.v,1617807164,systemVerilog,,,,apatb_shift_reg_top,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg.v,1617807109,systemVerilog,,,,shift_reg,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_Sreg_Arcud.v,1617807110,systemVerilog,,,,shift_reg_Sreg_Arcud;shift_reg_Sreg_Arcud_core,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Repo/hls/labA/Shift_Register/solution1/sim/verilog/shift_reg_shift_rbkb.v,1617807110,systemVerilog,,,,shift_reg_shift_rbkb;shift_reg_shift_rbkb_ram,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
