{
  "Top": "ad2dma",
  "RtlTop": "ad2dma",
  "RtlPrefix": "",
  "RtlSubPrefix": "ad2dma_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ad": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ad_address0",
          "name": "ad_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ad_ce0",
          "name": "ad_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ad_q0",
          "name": "ad_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "da": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "da_address0",
          "name": "da_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "da_ce0",
          "name": "da_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "da_we0",
          "name": "da_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "da_d0",
          "name": "da_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "inputs": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "inputs",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outs": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "outs",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=urllc_axi_io",
      "config_export -format=ip_catalog",
      "config_export -library=chilib",
      "config_export -output=H:\/Chiro\/gits\/urllc-demo-pynq\/ips\/urllc\/ad2dma.zip",
      "config_export -rtl=verilog",
      "config_export -vendor=chiro.urllc.axi_input",
      "config_export -version=0.7"
    ],
    "DirectiveTcl": [
      "set_directive_top ad2dma -name ad2dma",
      "set_directive_top ad2dma -name ad2dma"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ad2dma"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "64",
    "Uncertainty": "17.28",
    "IsCombinational": "0",
    "II": "204",
    "Latency": "203"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 64.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ad2dma",
    "Version": "1.0",
    "DisplayName": "Ad2dma",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ad2dma_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/vitis_ip\/urllc-vitis-top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ad2dma_control_s_axi.vhd",
      "impl\/vhdl\/ad2dma_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/ad2dma_Loop_VITIS_LOOP_26_1_proc1.vhd",
      "impl\/vhdl\/ad2dma_regslice_both.vhd",
      "impl\/vhdl\/ad2dma.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ad2dma_control_s_axi.v",
      "impl\/verilog\/ad2dma_flow_control_loop_pipe.v",
      "impl\/verilog\/ad2dma_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/ad2dma_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/ad2dma_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/ad2dma_Loop_VITIS_LOOP_26_1_proc1.v",
      "impl\/verilog\/ad2dma_regslice_both.v",
      "impl\/verilog\/ad2dma.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ad2dma_v1_0\/data\/ad2dma.mdd",
      "impl\/misc\/drivers\/ad2dma_v1_0\/data\/ad2dma.tcl",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/xad2dma.c",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/xad2dma.h",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/xad2dma_hw.h",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/xad2dma_linux.c",
      "impl\/misc\/drivers\/ad2dma_v1_0\/src\/xad2dma_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ad2dma.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:inputs:outs",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "inputs": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "inputs_",
      "ports": [
        "inputs_TDATA",
        "inputs_TDEST",
        "inputs_TID",
        "inputs_TKEEP",
        "inputs_TLAST",
        "inputs_TREADY",
        "inputs_TSTRB",
        "inputs_TUSER",
        "inputs_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "inputs"
        }]
    },
    "outs": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "outs_",
      "ports": [
        "outs_TDATA",
        "outs_TDEST",
        "outs_TID",
        "outs_TKEEP",
        "outs_TLAST",
        "outs_TREADY",
        "outs_TSTRB",
        "outs_TUSER",
        "outs_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "outs"
        }]
    },
    "ad_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"ad_address0": "DATA"},
      "ports": ["ad_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ad"
        }]
    },
    "ad_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ad_q0": "DATA"},
      "ports": ["ad_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ad"
        }]
    },
    "da_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"da_address0": "DATA"},
      "ports": ["da_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "da"
        }]
    },
    "da_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"da_d0": "DATA"},
      "ports": ["da_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "da"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "inputs_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inputs_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inputs_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "outs_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outs_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outs_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ad_address0": {
      "dir": "out",
      "width": "8"
    },
    "ad_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ad_q0": {
      "dir": "in",
      "width": "32"
    },
    "da_address0": {
      "dir": "out",
      "width": "8"
    },
    "da_ce0": {
      "dir": "out",
      "width": "1"
    },
    "da_we0": {
      "dir": "out",
      "width": "1"
    },
    "da_d0": {
      "dir": "out",
      "width": "32"
    },
    "inputs_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "inputs_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "inputs_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "inputs_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inputs_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inputs_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "outs_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "outs_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "outs_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "outs_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outs_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outs_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ad2dma"},
    "Info": {"ad2dma": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ad2dma": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "203",
          "LatencyWorst": "203",
          "PipelineII": "204",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "64.00",
          "Uncertainty": "17.28",
          "Estimate": "4.085"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "200",
            "Latency": "201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "61",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "113",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-10 19:33:47 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
