Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 18 16:43:58 2021
| Host         : Fr4nk1in running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_32bit_timing_summary_routed.rpt -pb counter_32bit_timing_summary_routed.pb -rpx counter_32bit_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_32bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.952        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.952        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.378ns (47.097%)  route 2.671ns (52.903%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    count_reg[24]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.358 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.358    count_reg[28]_i_1_n_6
    SLICE_X0Y110         FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[29]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.357ns (46.876%)  route 2.671ns (53.124%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    count_reg[24]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.337 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.337    count_reg[28]_i_1_n_4
    SLICE_X0Y110         FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[31]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.283ns (46.082%)  route 2.671ns (53.918%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    count_reg[24]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.263 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.263    count_reg[28]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[30]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.267ns (45.908%)  route 2.671ns (54.092%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    count_reg[24]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.247 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.247    count_reg[28]_i_1_n_7
    SLICE_X0Y110         FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[28]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 2.264ns (45.875%)  route 2.671ns (54.125%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.244 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.244    count_reg[24]_i_1_n_6
    SLICE_X0Y109         FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[25]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.336    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.243ns (45.643%)  route 2.671ns (54.356%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.223 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.223    count_reg[24]_i_1_n_4
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.336    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 2.150ns (44.595%)  route 2.671ns (55.405%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.130 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.130    count_reg[20]_i_1_n_6
    SLICE_X0Y108         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.169ns (44.812%)  route 2.671ns (55.188%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.149 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.149    count_reg[24]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[26]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.336    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.129ns (44.353%)  route 2.671ns (55.647%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.109 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.109    count_reg[20]_i_1_n_4
    SLICE_X0Y108         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 2.153ns (44.629%)  route 2.671ns (55.371%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  count_reg[27]/Q
                         net (fo=3, routed)           0.693     6.459    led_OBUF[3]
    SLICE_X1Y109         LUT4 (Prop_lut4_I2_O)        0.124     6.583 r  count[0]_i_13/O
                         net (fo=1, routed)           0.634     7.217    count[0]_i_13_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     7.341 f  count[0]_i_9/O
                         net (fo=33, routed)          1.343     8.684    count[0]_i_9_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.124     8.808 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.808    count[0]_i_6_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.340 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.340    count_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    count_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    count_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    count_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.796    count_reg[16]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    count_reg[20]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.133 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.133    count_reg[24]_i_1_n_7
    SLICE_X0Y109         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.062    15.336    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  5.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[19]/Q
                         net (fo=2, routed)           0.172     1.829    count_reg[19]
    SLICE_X0Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.874 r  count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.874    count[16]_i_2_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    count_reg[16]_i_1_n_4
    SLICE_X0Y107         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[19]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[23]/Q
                         net (fo=2, routed)           0.172     1.829    count_reg[23]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.045     1.874 r  count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.874    count[20]_i_2_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    count_reg[20]_i_1_n_4
    SLICE_X0Y108         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.830    count_reg[11]
    SLICE_X0Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.875    count[8]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    count_reg[8]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[15]/Q
                         net (fo=2, routed)           0.172     1.830    count_reg[15]
    SLICE_X0Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.875    count[12]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    count_reg[12]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.830    count_reg[3]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.045     1.875 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    count[0]_i_3_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    count_reg[0]_i_1_n_4
    SLICE_X0Y103         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  count_reg[7]/Q
                         net (fo=2, routed)           0.173     1.831    count_reg[7]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    count[4]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    count_reg[4]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.189%)  route 0.186ns (42.811%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[27]/Q
                         net (fo=3, routed)           0.186     1.844    led_OBUF[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.889    count[24]_i_2_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.952 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    count_reg[24]_i_1_n_4
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  count_reg[27]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.189%)  route 0.186ns (42.811%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  count_reg[31]/Q
                         net (fo=3, routed)           0.186     1.843    led_OBUF[7]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.888 r  count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.888    count[28]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.951 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    count_reg[28]_i_1_n_4
    SLICE_X0Y110         FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  count_reg[31]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105     1.620    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[16]/Q
                         net (fo=2, routed)           0.184     1.841    count_reg[16]
    SLICE_X0Y107         LUT5 (Prop_lut5_I0_O)        0.045     1.886 r  count[16]_i_5/O
                         net (fo=1, routed)           0.000     1.886    count[16]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.956 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    count_reg[16]_i_1_n_7
    SLICE_X0Y107         FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  count_reg[16]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  count_reg[20]/Q
                         net (fo=2, routed)           0.184     1.841    count_reg[20]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.045     1.886 r  count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.886    count[20]_i_5_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.956 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    count_reg[20]_i_1_n_7
    SLICE_X0Y108         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    count_reg[17]/C



