-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- PROGRAM		"Quartus Prime"
-- VERSION		"Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"
-- CREATED		"Wed Aug 21 12:59:36 2019"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY Block2 IS 
	PORT
	(
		E :  IN  STD_LOGIC;
		clk :  IN  STD_LOGIC;
		boton :  IN  STD_LOGIC;
		S :  OUT  STD_LOGIC
	);
END Block2;

ARCHITECTURE bdf_type OF Block2 IS 

COMPONENT practica2_vhdl
	PORT(clk : IN STD_LOGIC;
		 E : IN STD_LOGIC;
		 S : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT sensa_boton
	PORT(boton : IN STD_LOGIC;
		 clk : IN STD_LOGIC;
		 reloj : OUT STD_LOGIC;
		 epresente : OUT STD_LOGIC
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC;


BEGIN 



b2v_inst : practica2_vhdl
PORT MAP(clk => SYNTHESIZED_WIRE_0,
		 E => E,
		 S => S);


b2v_inst1 : sensa_boton
PORT MAP(boton => boton,
		 clk => clk,
		 reloj => SYNTHESIZED_WIRE_0);


END bdf_type;