#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Oct 25 16:00:28 2022
# Process ID: 15744
# Log file: C:/VHDL_ensu/kadai8/planAhead.log
# Journal file: C:/VHDL_ensu/kadai8\planAhead.jou
#-----------------------------------------------------------
start_gui
open_project {C:\VHDL_ensu\kadai8\kadai1.ppr}
close [ open C:/VHDL_ensu/kadai8/kadai1.srcs/sources_1/new/kadai8.vhd w ]
add_files C:/VHDL_ensu/kadai8/kadai1.srcs/sources_1/new/kadai8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/VHDL_ensu/kadai8/kadai1.srcs/sources_1/new/dff.vhd w ]
add_files C:/VHDL_ensu/kadai8/kadai1.srcs/sources_1/new/dff.vhd
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
import_files -norecurse C:/VHDL_ensu/kadai2/kadai1.srcs/sources_1/new/kadai2.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
startgroup
set_property package_pin T9 [get_ports A]
endgroup
startgroup
set_property package_pin T10 [get_ports B]
endgroup
startgroup
set_property package_pin V15 [get_ports CHZ]
endgroup
startgroup
set_property package_pin V10 [get_ports CIN]
endgroup
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin V9 [get_ports CIN]
endgroup
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
startgroup
set_property package_pin V16 [get_ports COUT]
endgroup
startgroup
set_property package_pin U16 [get_ports S]
endgroup
startgroup
set_property package_pin U15 [get_ports SHZ]
endgroup
file mkdir C:/VHDL_ensu/kadai8/kadai1.srcs/constrs_1/new
close [ open C:/VHDL_ensu/kadai8/kadai1.srcs/constrs_1/new/kadai8.ucf w ]
add_files -fileset constrs_1 C:/VHDL_ensu/kadai8/kadai1.srcs/constrs_1/new/kadai8.ucf
set_property target_constrs_file C:/VHDL_ensu/kadai8/kadai1.srcs/constrs_1/new/kadai8.ucf [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
