`include "./helper/header.vt"
`include "../modules/register.v"

module register_test();
  reg clock, reset;
  reg [2:0] ra, rb;
  reg [15:0] counter;
  reg [15:0] data;
  wire [15:0] ar, br;

  reg write;
  register register_(
    .clock(clock), .reset(reset), .ra(ra), .rb(rb),
    .write(write), .data(data),
    .ar(ar), .br(br)
  );

  wire [15:0] r0 = register_.r[0];
  wire [15:0] r1 = register_.r[1];
  wire [15:0] r2 = register_.r[2];
  wire [15:0] r3 = register_.r[3];
  wire [15:0] r4 = register_.r[4];
  wire [15:0] r5 = register_.r[5];
  wire [15:0] r6 = register_.r[6];
  wire [15:0] r7 = register_.r[7];
  
  initial begin
    clock <= 0;
    ra <= 3'd0;
    rb <= 3'd1;
    write <= 0;
    reset <= 1;
    counter <= 0;
    #100
    reset <= 0;
    #1000
    $display("TEST FINSHED in %m");
    $finish();
  end

  always begin
    #20
    clock <= ~ clock;
  end

  always @(posedge clock) begin
    ra <= ra + 3'd1;
    rb <= rb + 3'd1;
    counter <= counter + 1;
    write <= (counter % 5 == 0);
    data <= counter;
  end
endmodule
