/*
 * BIOS Proxy Helper Core Support
 *
 * Starts a dedicated CPU core to handle BIOS calls when the main core
 * is running in V86 mode (under EMM386). The helper core stays in
 * protected mode and can execute call32 normally.
 */

#include <efi.h>
#include "apic.h"
#include <csmwrap.h>
#include <config.h>
#include <io.h>
#include <time.h>
#include <uacpi/uacpi.h>
#include <uacpi/tables.h>
#include <uacpi/acpi.h>

/* Must match the signature in SeaBIOS stacks.c so it can find the mailbox. */
#define BIOS_PROXY_SIGNATURE 0x79787250504D5343ULL  /* "CSMPPrxy" */

/* Authoritative size of the helper core's stack. SeaBIOS does not allocate
 * or switch stacks for the helper - it runs every dispatched func_ptr (reset
 * path, V86 BIOS handlers via call32_proxy, etc.) on this exact buffer - so
 * this has to be deep enough for the worst-case proxied call chain. */
#define HELPER_STACK_SIZE 32768

struct bios_proxy_mailbox {
    uint64_t signature;
    volatile uint32_t request_pending;
    uint32_t func_ptr;
    uint32_t arg_eax;
    uint32_t arg_edx;
    uint32_t arg_ecx;
    uint32_t result;
    uint32_t helper_core_id;
    /* UEFI reset callback fields (populated by CSMWrap) */
    uint32_t reset_cr3;
    uint32_t reset_fn_lo;
    uint32_t reset_fn_hi;
};

/* Separately allocated stack for helper core */
static uint8_t *helper_stack_buffer = NULL;

/* Local APIC register offsets (xAPIC MMIO mode) */
#define LAPIC_ID                0x020
#define LAPIC_ICR_LOW           0x300
#define LAPIC_ICR_HIGH          0x310

/* APIC MSRs */
#define IA32_APIC_BASE_MSR      0x1B
#define APIC_BASE_ADDR_MASK     0xFFFFFFFFFFFFF000ULL  /* Bits 12-51 contain base address */
#define APIC_BASE_EXTD          (1 << 10)              /* x2APIC mode enabled */

/* x2APIC MSRs */
#define X2APIC_ICR              0x830
#define X2APIC_ID               0x802

/* Get the LAPIC base address from IA32_APIC_BASE MSR */
static uintptr_t get_lapic_base(void)
{
    return (uintptr_t)(rdmsr(IA32_APIC_BASE_MSR) & APIC_BASE_ADDR_MASK);
}

/* AP trampoline will be placed here */
#define AP_TRAMPOLINE_ADDR      0x7000
#define AP_TRAMPOLINE_VECTOR    0x07  /* SIPI vector = addr / 0x1000 */

static struct bios_proxy_mailbox *mailbox = NULL;
static uintptr_t mailbox_offset = 0;
static int selected_ap_id = -1;
static uint64_t reset_cr3_value = 0;

/*
 * Build minimal identity-mapping page tables for the 64-bit reset path.
 * Maps the first 4GB using 2MB pages (works on all x86-64 CPUs).
 *
 * Layout (6 pages = 24KB):
 *   Page 0: PML4  (1 entry → PDPT)
 *   Page 1: PDPT  (4 entries → PD[0..3])
 *   Pages 2-5: PD[0..3] (512 × 2MB entries each = 1GB per PD)
 */
#define PT_P    (1ULL << 0)     /* Present */
#define PT_RW   (1ULL << 1)     /* Read/Write */
#define PT_PS   (1ULL << 7)     /* Page Size (2MB) */
#define RESET_PT_PAGES 6

static int build_reset_page_tables(void)
{
    EFI_PHYSICAL_ADDRESS pt_addr = 0xFFFFFFFF;
    EFI_STATUS status = gBS->AllocatePages(
        AllocateMaxAddress,
        EfiRuntimeServicesData,
        RESET_PT_PAGES,
        &pt_addr
    );
    if (EFI_ERROR(status)) {
        printf("Failed to allocate reset page tables\n");
        return -1;
    }

    memset((void *)(uintptr_t)pt_addr, 0, RESET_PT_PAGES * 4096);

    uint64_t *pml4 = (uint64_t *)(uintptr_t)pt_addr;
    uint64_t *pdpt = (uint64_t *)(uintptr_t)(pt_addr + 0x1000);

    /* PML4[0] → PDPT */
    pml4[0] = (pt_addr + 0x1000) | PT_P | PT_RW;

    /* PDPT[0..3] → PD[0..3], each covering 1GB */
    for (int i = 0; i < 4; i++) {
        uint64_t pd_phys = pt_addr + 0x2000 + (uint64_t)i * 0x1000;
        pdpt[i] = pd_phys | PT_P | PT_RW;

        /* Fill PD with 512 × 2MB identity-mapped pages */
        uint64_t *pd = (uint64_t *)(uintptr_t)pd_phys;
        for (int j = 0; j < 512; j++) {
            uint64_t phys = ((uint64_t)i * 512 + j) * 0x200000ULL;
            pd[j] = phys | PT_P | PT_RW | PT_PS;
        }
    }

    reset_cr3_value = pt_addr;
    printf("Reset page tables at %p (4GB identity map, 2MB pages)\n",
           (void *)(uintptr_t)pt_addr);
    return 0;
}

/* Detect if running in x2APIC mode */
static int is_x2apic_mode(void)
{
    uint64_t apic_base = rdmsr(IA32_APIC_BASE_MSR);
    return (apic_base & APIC_BASE_EXTD) != 0;
}

/*
 * Find the BIOS proxy mailbox in the CSM binary by scanning for signature.
 */
static uintptr_t find_proxy_mailbox(void *csm_base, size_t csm_size)
{
    uint64_t *ptr = (uint64_t *)csm_base;
    uint64_t *end = (uint64_t *)((uint8_t *)csm_base + csm_size - sizeof(struct bios_proxy_mailbox));

    while (ptr < end) {
        if (*ptr == BIOS_PROXY_SIGNATURE) {
            return (uintptr_t)ptr - (uintptr_t)csm_base;
        }
        ptr++;
    }
    return 0;
}

/* Signature before 16-bit helper entry: "PRXY16EP" */
#define HELPER_16_ENTRY_SIGNATURE 0x5045363159585250ULL

/*
 * Find the bios_proxy_helper_16_entry in the CSM binary by scanning for signature.
 * Returns the linear address of the entry point.
 */
static uint32_t find_helper_16_entry(void *csm_base, size_t csm_size, uintptr_t final_base)
{
    /* Signature is 8-byte aligned in romlayout.S */
    uint64_t *base = (uint64_t *)csm_base;
    uint64_t *end = (uint64_t *)((uint8_t *)csm_base + csm_size - 16);

    for (uint64_t *ptr = base; ptr < end; ptr++) {
        if (*ptr == HELPER_16_ENTRY_SIGNATURE) {
            uint32_t offset_in_binary = ((uint8_t *)ptr - (uint8_t *)csm_base) + 8;  /* Skip signature */
            return (uint32_t)final_base + offset_in_binary;
        }
    }
    return 0;
}

/* Trampoline from assembly file */
extern uint8_t ap_trampoline_start[];
extern uint32_t ap_trampoline_size_value;
extern uint32_t ap_trampoline_mailbox_offset;
extern uint32_t ap_trampoline_stack_offset;
extern uint32_t ap_trampoline_target16_offset;
extern uint32_t ap_trampoline_helper_ready_offset;

/*
 * Create AP trampoline code at AP_TRAMPOLINE_ADDR
 * target16_addr is a linear address which will be converted to segment:offset
 */
static void create_ap_trampoline(uint32_t target16_addr, uint32_t mailbox_addr, uint32_t stack_top)
{
    uint8_t *tramp = (uint8_t *)AP_TRAMPOLINE_ADDR;
    uint32_t size = ap_trampoline_size_value;

    /* Convert linear address to segment:offset for far jump
     * SeaBIOS is at 0xF0000 and expects CS=0xF000 (uses %cs: prefix for data access)
     */
    uint16_t target_segment = 0xF000;
    uint16_t target_offset = (uint16_t)(target16_addr - 0xF0000);

    memcpy(tramp, ap_trampoline_start, size);
    *(uint32_t *)(tramp + ap_trampoline_mailbox_offset) = mailbox_addr;
    *(uint32_t *)(tramp + ap_trampoline_stack_offset) = stack_top;
    /* Far pointer: offset first, then segment (little-endian) */
    *(uint16_t *)(tramp + ap_trampoline_target16_offset) = target_offset;
    *(uint16_t *)(tramp + ap_trampoline_target16_offset + 2) = target_segment;
}

/*
 * Wait for ICR delivery to complete (xAPIC mode only)
 */
static void wait_icr_idle_xapic(uintptr_t lapic_base)
{
    volatile uint32_t *icr_low = (volatile uint32_t *)(lapic_base + LAPIC_ICR_LOW);
    int count = 0;
    while (*icr_low & (1 << 12)) {
        asm volatile ("pause");
        if (++count > 1000000) return;
    }
}

/*
 * Send INIT-SIPI sequence (xAPIC MMIO mode)
 */
static void start_ap_xapic(uint32_t apic_id)
{
    uintptr_t lapic_base = get_lapic_base();
    volatile uint32_t *icr_high = (volatile uint32_t *)(lapic_base + LAPIC_ICR_HIGH);
    volatile uint32_t *icr_low = (volatile uint32_t *)(lapic_base + LAPIC_ICR_LOW);
    uint32_t dest = (apic_id & 0xFF) << 24;  /* xAPIC physical destination is 8-bit */

    wait_icr_idle_xapic(lapic_base);
    *icr_high = dest;
    *icr_low = 0x4500;  /* INIT */
    stall(10000);
    wait_icr_idle_xapic(lapic_base);

    *icr_high = dest;
    *icr_low = 0x4600 | AP_TRAMPOLINE_VECTOR;  /* SIPI */
    stall(200);
    wait_icr_idle_xapic(lapic_base);

    *icr_high = dest;
    *icr_low = 0x4600 | AP_TRAMPOLINE_VECTOR;  /* SIPI (retry) */
    wait_icr_idle_xapic(lapic_base);
}

/*
 * Send INIT-SIPI sequence (x2APIC MSR mode)
 */
static void start_ap_x2apic(uint32_t apic_id)
{
    wrmsr(X2APIC_ICR, ((uint64_t)apic_id << 32) | 0x4500);  /* INIT */
    stall(10000);
    wrmsr(X2APIC_ICR, ((uint64_t)apic_id << 32) | 0x4600 | AP_TRAMPOLINE_VECTOR);  /* SIPI */
    stall(200);
    wrmsr(X2APIC_ICR, ((uint64_t)apic_id << 32) | 0x4600 | AP_TRAMPOLINE_VECTOR);  /* SIPI (retry) */
}

static void start_ap(uint32_t apic_id)
{
    if (is_x2apic_mode()) {
        start_ap_x2apic(apic_id);
    } else {
        start_ap_xapic(apic_id);
    }
}

static uint32_t get_bsp_apic_id(void)
{
    if (is_x2apic_mode()) {
        return (uint32_t)rdmsr(X2APIC_ID);
    }
    uintptr_t lapic_base = get_lapic_base();
    volatile uint32_t *lapic_id_reg = (volatile uint32_t *)(lapic_base + LAPIC_ID);
    return (*lapic_id_reg >> 24) & 0xFF;
}

/*
 * Walk the MADT and check if the given APIC ID names an enabled AP that
 * we can deliver INIT-SIPI to (i.e. xAPIC-addressable: id < 0xFF).
 */
static bool madt_apic_id_is_valid_ap(uint32_t apic_id, uint32_t bsp_id)
{
    if (apic_id == bsp_id || apic_id >= 0xFF)
        return false;

    struct uacpi_table madt_table;
    if (uacpi_table_find_by_signature(ACPI_MADT_SIGNATURE, &madt_table)
            != UACPI_STATUS_OK) {
        return false;
    }

    struct acpi_madt *madt = (struct acpi_madt *)madt_table.virt_addr;
    uint8_t *entry = (uint8_t *)(madt + 1);
    uint8_t *end = (uint8_t *)madt + madt->hdr.length;
    bool ok = false;

    while (entry < end) {
        uint8_t type = entry[0];
        uint8_t len = entry[1];
        if (len < 2) break;

        if (type == ACPI_MADT_ENTRY_TYPE_LAPIC) {
            struct acpi_madt_lapic *lapic = (struct acpi_madt_lapic *)entry;
            if (lapic->id == apic_id && (lapic->flags & ACPI_PIC_ENABLED)) {
                ok = true;
                break;
            }
        } else if (type == ACPI_MADT_ENTRY_TYPE_LOCAL_X2APIC) {
            struct acpi_madt_x2apic *x2apic = (struct acpi_madt_x2apic *)entry;
            if (x2apic->id == apic_id && (x2apic->flags & ACPI_PIC_ENABLED)) {
                ok = true;
                break;
            }
        }
        entry += len;
    }

    uacpi_table_unref(&madt_table);
    return ok;
}

/*
 * Find an available AP to use as the system thread by parsing the MADT.
 *
 * If the user has pinned a specific APIC ID via the 'system_thread' config
 * key, validate and use that. Otherwise, return the highest APIC ID AP so
 * the system thread is least likely to be the one the OS would use first.
 */
static int find_available_ap(void)
{
    uint32_t bsp_id = get_bsp_apic_id();

    if (gConfig.system_thread_specified) {
        uint32_t want = gConfig.system_thread_apic_id;
        if (!madt_apic_id_is_valid_ap(want, bsp_id)) {
            printf("BIOS proxy: configured system_thread APIC ID %u is not "
                   "a usable AP (must be enabled, not BSP %u, and < 0xFF)\n",
                   want, bsp_id);
            return -1;
        }
        printf("BIOS proxy: using configured system thread (APIC ID %u)\n",
               want);
        return (int)want;
    }

    struct uacpi_table madt_table;
    if (uacpi_table_find_by_signature(ACPI_MADT_SIGNATURE, &madt_table) != UACPI_STATUS_OK) {
        return -1;
    }

    struct acpi_madt *madt = (struct acpi_madt *)madt_table.virt_addr;
    uint8_t *entry = (uint8_t *)(madt + 1);
    uint8_t *end = (uint8_t *)madt + madt->hdr.length;

    int highest_ap_id = -1;

    while (entry < end) {
        uint8_t type = entry[0];
        uint8_t len = entry[1];
        if (len < 2) break;

        if (type == ACPI_MADT_ENTRY_TYPE_LAPIC) {
            struct acpi_madt_lapic *lapic = (struct acpi_madt_lapic *)entry;
            if ((lapic->flags & 0x3) && lapic->id != bsp_id) {
                if (lapic->id > highest_ap_id) highest_ap_id = lapic->id;
            }
        } else if (type == ACPI_MADT_ENTRY_TYPE_LOCAL_X2APIC) {
            struct acpi_madt_x2apic *x2apic = (struct acpi_madt_x2apic *)entry;
            /* Only consider APs with xAPIC-addressable IDs (<255) so we can
               deliver INIT-SIPI; ID 0xFF is broadcast in physical dest mode */
            if ((x2apic->flags & 0x3) && x2apic->id != bsp_id && x2apic->id < 0xFF) {
                if ((int)x2apic->id > highest_ap_id) highest_ap_id = x2apic->id;
            }
        }
        entry += len;
    }

    uacpi_table_unref(&madt_table);
    return highest_ap_id;
}

/*
 * Compute ACPI table checksum (sum of all bytes must be 0)
 */
static uint8_t acpi_checksum(void *data, size_t len)
{
    uint8_t sum = 0;
    uint8_t *p = (uint8_t *)data;
    for (size_t i = 0; i < len; i++) {
        sum += p[i];
    }
    return sum;
}

static void acpi_fix_checksum(struct acpi_sdt_hdr *hdr)
{
    hdr->checksum = 0;
    hdr->checksum = -acpi_checksum(hdr, hdr->length);
}

/* Pointers to allocated patched tables */
/*
 * MADT Local APIC Timer entry (ACPI type 2, length 8). uACPI has no name for this
 * entry type, and its own type 2 is the Interrupt Source Override, which this file
 * also copies through, so the value is declared locally with that collision noted.
 */
#define ACPI_MADT_ENTRY_TYPE_LAPIC_TIMER_LOCAL 2

static void *patched_madt = NULL;
static void *patched_rsdt = NULL;
static void *patched_xsdt = NULL;

/*
 * Decide whether a CPU MADT entry should appear in the OS-visible MADT.
 *
 *   - The system thread (helper core) is always hidden.
 *   - The BSP is always kept (we run on it; the OS must see it).
 *   - Otherwise the user-configured allow/block list decides.
 */
static bool cpu_visible_to_os(uint32_t apic_id, uint32_t bsp_id,
                              int helper_apic_id)
{
    if (helper_apic_id >= 0 && apic_id == (uint32_t)helper_apic_id)
        return false;
    if (apic_id == bsp_id)
        return true;
    return config_cpu_in_filter(apic_id);
}

/*
 * Create a patched MADT with the helper core entry removed and any CPUs
 * filtered out by the user's cpu_allowlist / cpu_blocklist also removed.
 * Returns the new MADT or NULL on failure.
 */
static struct acpi_madt *create_patched_madt(int helper_apic_id)
{
    struct uacpi_table madt_table;
    if (uacpi_table_find_by_signature(ACPI_MADT_SIGNATURE, &madt_table) != UACPI_STATUS_OK) {
        return NULL;
    }

    struct acpi_madt *orig_madt = (struct acpi_madt *)madt_table.virt_addr;
    uint32_t orig_len = orig_madt->hdr.length;
    uint32_t bsp_id = get_bsp_apic_id();

    /*
     * The LAPIC timer bus clock, measured before this function was called, published
     * through the MADT's Local APIC Timer entry. See apic_measure.c for why the guest
     * needs it at all: this host's CPU has no CPUID 0x15 or 0x16, so without an
     * override the OS assumes a legacy 100 MHz and programs a clock an order of
     * magnitude off. Zero means the measurement produced nothing publishable.
     */
    uint32_t timer_hz = apic_measured_bus_hz();
    uint16_t timer_units = timer_hz ? (uint16_t)(timer_hz / 100000) : 0;

    /* First pass: find entries to remove and calculate new size */
    uint8_t *entry = (uint8_t *)(orig_madt + 1);
    uint8_t *end = (uint8_t *)orig_madt + orig_len;
    uint32_t removed_bytes = 0;
    uint32_t removed_count = 0;
    bool found_helper = false;
    bool has_timer_entry = false;

    while (entry < end) {
        uint8_t type = entry[0];
        uint8_t len = entry[1];
        if (len < 2) break;

        uint32_t cpu_id;
        bool is_cpu = false;
        if (type == ACPI_MADT_ENTRY_TYPE_LAPIC) {
            cpu_id = ((struct acpi_madt_lapic *)entry)->id;
            is_cpu = true;
        } else if (type == ACPI_MADT_ENTRY_TYPE_LOCAL_X2APIC) {
            cpu_id = ((struct acpi_madt_x2apic *)entry)->id;
            is_cpu = true;
        } else if (type == ACPI_MADT_ENTRY_TYPE_LAPIC_TIMER_LOCAL) {
            has_timer_entry = true;
        }

        if (is_cpu) {
            if (helper_apic_id >= 0 && cpu_id == (uint32_t)helper_apic_id)
                found_helper = true;
            if (!cpu_visible_to_os(cpu_id, bsp_id, helper_apic_id)) {
                removed_bytes += len;
                removed_count++;
            }
        }
        entry += len;
    }

    if (helper_apic_id >= 0 && !found_helper) {
        printf("Warning: helper core APIC ID %d not found in MADT\n", helper_apic_id);
        uacpi_table_unref(&madt_table);
        return NULL;
    }

    /*
     * Add a Local APIC Timer entry when the firmware did not supply one. The entry is
     * 8 bytes: type, length, timer id, three reserved bytes, flags, and a 16-bit
     * override in units of 1e5 Hz. Growing the table here rather than only patching an
     * existing entry is what makes the override reach a platform whose firmware omits
     * the entry, which is this one.
     */
    uint32_t added_bytes = 0;
    if (timer_units && !has_timer_entry)
        added_bytes = 8;

    /* Allocate new MADT (must be < 4GB for legacy OS) */
    uint32_t new_len = orig_len - removed_bytes + added_bytes;
    EFI_PHYSICAL_ADDRESS new_madt_addr = 0xFFFFFFFF;
    EFI_STATUS status = gBS->AllocatePages(
        AllocateMaxAddress,
        EfiACPIReclaimMemory,
        (new_len + 4095) / 4096,
        &new_madt_addr
    );
    if (EFI_ERROR(status)) {
        printf("Failed to allocate memory for patched MADT\n");
        uacpi_table_unref(&madt_table);
        return NULL;
    }

    struct acpi_madt *new_madt = (struct acpi_madt *)(uintptr_t)new_madt_addr;

    /* Copy MADT header */
    memcpy(new_madt, orig_madt, sizeof(struct acpi_madt));

    /* Copy entries, skipping helper core and any filtered-out CPUs */
    uint8_t *dst = (uint8_t *)(new_madt + 1);
    entry = (uint8_t *)(orig_madt + 1);

    while (entry < end) {
        uint8_t type = entry[0];
        uint8_t len = entry[1];
        if (len < 2) break;

        bool skip = false;
        if (type == ACPI_MADT_ENTRY_TYPE_LAPIC) {
            uint32_t id = ((struct acpi_madt_lapic *)entry)->id;
            if (!cpu_visible_to_os(id, bsp_id, helper_apic_id))
                skip = true;
        } else if (type == ACPI_MADT_ENTRY_TYPE_LOCAL_X2APIC) {
            uint32_t id = ((struct acpi_madt_x2apic *)entry)->id;
            if (!cpu_visible_to_os(id, bsp_id, helper_apic_id))
                skip = true;
        }

        if (!skip) {
            memcpy(dst, entry, len);
            /*
             * Fill in the timer override on an entry the firmware already provided,
             * rather than adding a second one. Overriding in place keeps the table's
             * entry order as the firmware set it.
             */
            if (type == ACPI_MADT_ENTRY_TYPE_LAPIC_TIMER_LOCAL && timer_units
                && len >= 8) {
                uint16_t *override_field = (uint16_t *)(dst + 6);
                printf("  MADT LAPIC Timer override: %u -> %u (1e5 Hz units)\n",
                       *override_field, timer_units);
                *override_field = timer_units;
            }
            dst += len;
        }
        entry += len;
    }

    /* No timer entry existed, so append one carrying the measured clock. */
    if (added_bytes) {
        uint8_t *t = dst;
        t[0] = ACPI_MADT_ENTRY_TYPE_LAPIC_TIMER_LOCAL;
        t[1] = 8;
        t[2] = 0;                            /* timer id, always zero on PC */
        t[3] = t[4] = t[5] = 0;              /* reserved */
        t[6] = 0;                            /* flags: applies to all processors */
        *(uint16_t *)(t + 6 + 2) = timer_units;
        dst += 8;
        printf("  added a MADT LAPIC Timer entry with override %u (1e5 Hz units)\n",
               timer_units);
    }

    /* Update header */
    new_madt->hdr.length = new_len;
    acpi_fix_checksum(&new_madt->hdr);

    uacpi_table_unref(&madt_table);
    printf("Created patched MADT at %p (removed %u CPU entries, "
           "system thread APIC ID %d)\n",
           (void *)new_madt, removed_count, helper_apic_id);
    return new_madt;
}

/*
 * Create patched RSDT with updated MADT pointer.
 */
static struct acpi_rsdt *create_patched_rsdt(struct acpi_rsdp *rsdp, uintptr_t new_madt_addr)
{
    if (!rsdp->rsdt_addr) {
        return NULL;
    }

    struct acpi_rsdt *orig_rsdt = (struct acpi_rsdt *)(uintptr_t)rsdp->rsdt_addr;
    uint32_t len = orig_rsdt->hdr.length;
    size_t num_entries = (len - sizeof(struct acpi_sdt_hdr)) / sizeof(uint32_t);

    /* Allocate new RSDT */
    EFI_PHYSICAL_ADDRESS new_rsdt_addr = 0xFFFFFFFF;
    EFI_STATUS status = gBS->AllocatePages(
        AllocateMaxAddress,
        EfiACPIReclaimMemory,
        (len + 4095) / 4096,
        &new_rsdt_addr
    );
    if (EFI_ERROR(status)) {
        printf("Failed to allocate memory for patched RSDT\n");
        return NULL;
    }

    struct acpi_rsdt *new_rsdt = (struct acpi_rsdt *)(uintptr_t)new_rsdt_addr;
    memcpy(new_rsdt, orig_rsdt, len);

    /* Find and update all MADT entries (some firmware lists it more than once) */
    for (size_t i = 0; i < num_entries; i++) {
        struct acpi_sdt_hdr *hdr = (struct acpi_sdt_hdr *)(uintptr_t)new_rsdt->entries[i];
        if (hdr && memcmp(hdr->signature, ACPI_MADT_SIGNATURE, 4) == 0) {
            new_rsdt->entries[i] = (uint32_t)new_madt_addr;
        }
    }

    acpi_fix_checksum(&new_rsdt->hdr);
    printf("Created patched RSDT at %p\n", (void *)new_rsdt);
    return new_rsdt;
}

/*
 * Create patched XSDT with updated MADT pointer.
 */
static struct acpi_xsdt *create_patched_xsdt(struct acpi_rsdp *rsdp, uintptr_t new_madt_addr)
{
    if (rsdp->revision < 2 || !rsdp->xsdt_addr) {
        return NULL;
    }

    struct acpi_xsdt *orig_xsdt = (struct acpi_xsdt *)(uintptr_t)rsdp->xsdt_addr;
    uint32_t len = orig_xsdt->hdr.length;
    size_t num_entries = (len - sizeof(struct acpi_sdt_hdr)) / sizeof(uint64_t);

    /* Allocate new XSDT */
    EFI_PHYSICAL_ADDRESS new_xsdt_addr = 0xFFFFFFFF;
    EFI_STATUS status = gBS->AllocatePages(
        AllocateMaxAddress,
        EfiACPIReclaimMemory,
        (len + 4095) / 4096,
        &new_xsdt_addr
    );
    if (EFI_ERROR(status)) {
        printf("Failed to allocate memory for patched XSDT\n");
        return NULL;
    }

    struct acpi_xsdt *new_xsdt = (struct acpi_xsdt *)(uintptr_t)new_xsdt_addr;
    memcpy(new_xsdt, orig_xsdt, len);

    /* Find and update all MADT entries (some firmware lists it more than once) */
    for (size_t i = 0; i < num_entries; i++) {
        struct acpi_sdt_hdr *hdr = (struct acpi_sdt_hdr *)(uintptr_t)new_xsdt->entries[i];
        if (hdr && memcmp(hdr->signature, ACPI_MADT_SIGNATURE, 4) == 0) {
            new_xsdt->entries[i] = (uint64_t)new_madt_addr;
        }
    }

    acpi_fix_checksum(&new_xsdt->hdr);
    printf("Created patched XSDT at %p\n", (void *)new_xsdt);
    return new_xsdt;
}

/*
 * Patch ACPI tables to hide the helper core from the OS.
 * Updates the RSDP copy in CSM region to point to patched tables.
 */
static int patch_acpi_hide_helper(void *rsdp_copy, int helper_apic_id)
{
    extern uintptr_t g_rsdp;  /* Original RSDP from acpi.c */

    if (!g_rsdp) {
        printf("No RSDP available for MADT patching\n");
        return -1;
    }

    struct acpi_rsdp *orig_rsdp = (struct acpi_rsdp *)g_rsdp;
    struct acpi_rsdp *copy_rsdp = (struct acpi_rsdp *)rsdp_copy;

    /* Create patched MADT */
    struct acpi_madt *new_madt = create_patched_madt(helper_apic_id);
    if (!new_madt) {
        return -1;
    }
    patched_madt = new_madt;

    /* Create patched RSDT */
    struct acpi_rsdt *new_rsdt = create_patched_rsdt(orig_rsdp, (uintptr_t)new_madt);
    if (new_rsdt) {
        patched_rsdt = new_rsdt;
        copy_rsdp->rsdt_addr = (uint32_t)(uintptr_t)new_rsdt;
    }

    /* Create patched XSDT (if ACPI 2.0+) */
    struct acpi_xsdt *new_xsdt = create_patched_xsdt(orig_rsdp, (uintptr_t)new_madt);
    if (new_xsdt) {
        patched_xsdt = new_xsdt;
        copy_rsdp->xsdt_addr = (uint64_t)(uintptr_t)new_xsdt;
    }

    /* Fix RSDP checksums */
    copy_rsdp->checksum = 0;
    copy_rsdp->checksum = -acpi_checksum(copy_rsdp, 20);  /* First 20 bytes for ACPI 1.0 */

    if (copy_rsdp->revision >= 2) {
        copy_rsdp->extended_checksum = 0;
        copy_rsdp->extended_checksum = -acpi_checksum(copy_rsdp, copy_rsdp->length);
    }

    printf("ACPI tables patched to hide helper core (APIC ID %d)\n", helper_apic_id);
    return 0;
}

static void *saved_csm_base = NULL;
static size_t saved_csm_size = 0;
static void *saved_rsdp_copy = NULL;

/*
 * Initialize the BIOS proxy helper core.
 * Call after CSM binary is loaded but before ExitBootServices.
 *
 * Parameters:
 *   csm_base  - Pointer to the loaded CSM binary
 *   csm_size  - Size of the CSM binary
 *   rsdp_copy - Pointer to the RSDP copy in CSM region (for MADT patching)
 */
int bios_proxy_init(void *csm_base, size_t csm_size, void *rsdp_copy)
{
    printf("Initializing BIOS proxy helper core...\n");

    saved_csm_base = csm_base;
    saved_csm_size = csm_size;
    saved_rsdp_copy = rsdp_copy;

    mailbox_offset = find_proxy_mailbox(csm_base, csm_size);
    if (!mailbox_offset) {
        printf("BIOS proxy mailbox not found\n");
        return -1;
    }

    selected_ap_id = find_available_ap();
    if (selected_ap_id < 0) {
        printf("No AP available for BIOS proxy\n");
        return -1;
    }

    /* Patch ACPI tables to hide the helper core from the OS */
    if (rsdp_copy) {
        if (patch_acpi_hide_helper(rsdp_copy, selected_ap_id) < 0) {
            printf("Warning: Failed to patch MADT, OS may see helper core\n");
            /* Continue anyway - helper will still work */
        }
    }

    /* Build identity-mapping page tables for the 64-bit reset path */
    if (build_reset_page_tables() < 0) {
        printf("Warning: UEFI reset callback will not be available\n");
    }

    /* Allocate stack for helper core (must be < 4GB) */
    EFI_PHYSICAL_ADDRESS stack_addr = 0xFFFFFFFF;
    EFI_STATUS status = gBS->AllocatePages(
        AllocateMaxAddress,
        EfiRuntimeServicesData,
        (HELPER_STACK_SIZE + 4095) / 4096,
        &stack_addr
    );
    if (EFI_ERROR(status)) {
        printf("Failed to allocate helper stack\n");
        return -1;
    }
    helper_stack_buffer = (uint8_t *)(uintptr_t)stack_addr;

    printf("BIOS proxy ready (AP %d)\n", selected_ap_id);
    return 0;
}

/*
 * Start the helper core.
 * Call after ExitBootServices.
 */
int bios_proxy_start_helper(uintptr_t csm_final_base)
{
    if (!mailbox_offset || !saved_csm_base || selected_ap_id < 0) {
        return -1;
    }

    uint32_t target16_addr = find_helper_16_entry(saved_csm_base, saved_csm_size, csm_final_base);
    if (!target16_addr) {
        return -1;
    }

    mailbox = (struct bios_proxy_mailbox *)(csm_final_base + mailbox_offset);

    /* Populate UEFI reset callback fields in the mailbox */
    if (reset_cr3_value && gRT && gRT->ResetSystem) {
        uint64_t fn = (uint64_t)(uintptr_t)gRT->ResetSystem;
        mailbox->reset_cr3 = (uint32_t)reset_cr3_value;
        mailbox->reset_fn_lo = (uint32_t)fn;
        mailbox->reset_fn_hi = (uint32_t)(fn >> 32);
        printf("UEFI ResetSystem callback at %p (CR3=%p)\n",
               (void *)(uintptr_t)fn, (void *)(uintptr_t)reset_cr3_value);
    } else {
        mailbox->reset_cr3 = 0;
        mailbox->reset_fn_lo = 0;
        mailbox->reset_fn_hi = 0;
        printf("Warning: UEFI ResetSystem callback not available\n");
    }

    if (!helper_stack_buffer) {
        return -1;
    }
    uint32_t stack_top = (uint32_t)(uintptr_t)(helper_stack_buffer + HELPER_STACK_SIZE);

    create_ap_trampoline(target16_addr, (uint32_t)(uintptr_t)mailbox, stack_top);

    start_ap(selected_ap_id);

    /* Wait for helper to signal ready */
    volatile uint32_t *helper_ready = (volatile uint32_t *)(uintptr_t)(AP_TRAMPOLINE_ADDR + ap_trampoline_helper_ready_offset);
    for (int timeout = 0; timeout < 100; timeout++) {
        asm volatile ("" ::: "memory");
        if (*helper_ready) {
            return 0;
        }
        stall(10000);
    }

    return -1;
}

/*
 * Get the APIC ID of the helper core.
 * Returns -1 if no helper core has been selected.
 */
int bios_proxy_get_helper_apic_id(void)
{
    return selected_ap_id;
}
