
*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Sep  3 20:22:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: link_design -top fpga -part xcku035-fbva676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp' for cell 'pcie3_ultrascale_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1863.410 ; gain = 0.000 ; free physical = 9466 ; free virtual = 16169
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_ip_impl.xdc] for cell 'pcie3_ultrascale_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_ip_impl.xdc] for cell 'pcie3_ultrascale_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'pcie3_ultrascale_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:215]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:218]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'pcie3_ultrascale_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 68 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.273 ; gain = 0.000 ; free physical = 9254 ; free virtual = 15957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IBUF => IBUF_ANALOG: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

12 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2209.273 ; gain = 774.270 ; free physical = 9254 ; free virtual = 15957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2358.203 ; gain = 148.930 ; free physical = 9158 ; free virtual = 15860

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 18446f035

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.449 ; gain = 143.246 ; free physical = 9045 ; free virtual = 15747

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18446f035

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8715 ; free virtual = 15417

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18446f035

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8715 ; free virtual = 15417
Phase 1 Initialization | Checksum: 18446f035

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8715 ; free virtual = 15417

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18446f035

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8715 ; free virtual = 15417

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18446f035

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
Phase 2 Timer Update And Timing Data Collection | Checksum: 18446f035

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 302 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 177428901

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
Retarget | Checksum: 177428901
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12eaec337

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
Constant propagation | Checksum: 12eaec337
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
Phase 5 Sweep | Checksum: 1683e2877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2855.246 ; gain = 0.000 ; free physical = 8707 ; free virtual = 15410
Sweep | Checksum: 1683e2877
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 831 cells
INFO: [Opt 31-1021] In phase Sweep, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1683e2877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411
BUFG optimization | Checksum: 1683e2877
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1683e2877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411
Shift Register Optimization | Checksum: 1683e2877
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1683e2877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411
Post Processing Netlist | Checksum: 1683e2877
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16feec4fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2887.262 ; gain = 0.000 ; free physical = 8708 ; free virtual = 15411
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16feec4fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411
Phase 9 Finalization | Checksum: 16feec4fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |             831  |                                              9  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              8  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16feec4fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2887.262 ; gain = 32.016 ; free physical = 8708 ; free virtual = 15411

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 47 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 1 Total Ports: 94
Ending PowerOpt Patch Enables Task | Checksum: 1620a882e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7706 ; free virtual = 14408
Ending Power Optimization Task | Checksum: 1620a882e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4032.070 ; gain = 1144.809 ; free physical = 7706 ; free virtual = 14408

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20f8d172a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7712 ; free virtual = 14415
Ending Final Cleanup Task | Checksum: 20f8d172a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7712 ; free virtual = 14415

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7712 ; free virtual = 14415
Ending Netlist Obfuscation Task | Checksum: 20f8d172a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7712 ; free virtual = 14415
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 4032.070 ; gain = 1822.797 ; free physical = 7712 ; free virtual = 14415
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7707 ; free virtual = 14410
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7703 ; free virtual = 14409
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7703 ; free virtual = 14409
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7702 ; free virtual = 14410
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7702 ; free virtual = 14410
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7696 ; free virtual = 14407
Write Physdb Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7696 ; free virtual = 14407
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7682 ; free virtual = 14389
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 132b6bdb9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7682 ; free virtual = 14389
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7682 ; free virtual = 14389

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13811026f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7683 ; free virtual = 14390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21361ea9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7691 ; free virtual = 14398

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21361ea9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7691 ; free virtual = 14398
Phase 1 Placer Initialization | Checksum: 21361ea9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7691 ; free virtual = 14398

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 139aa72a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7742 ; free virtual = 14450

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14d91f371

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7743 ; free virtual = 14450

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14d91f371

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7743 ; free virtual = 14450

Phase 2.4 Global Place Phase1
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.4 Global Place Phase1 | Checksum: 235ddb6b3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7738 ; free virtual = 14445

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 20e051f4d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7737 ; free virtual = 14444

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 486 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 21, two critical 5, total 26, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 225 nets or LUTs. Breaked 26 LUTs, combined 199 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 18 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_14. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_8. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_2. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_12. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_6. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_4. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_10. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_15. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_3. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_9. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_13. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_7. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_11. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_dma_ram_inst/mem_reg_5. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_ram_inst/mem_reg_3. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/axi_ram_inst/mem_reg_7. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 288 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7736 ; free virtual = 14444
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7736 ; free virtual = 14444

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |            199  |                   225  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          288  |              0  |                    18  |           0  |           1  |  00:00:10  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          314  |            199  |                   243  |           0  |           9  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 13c4eea56

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7736 ; free virtual = 14444
Phase 2.5 Global Place Phase2 | Checksum: 17aca3c18

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7736 ; free virtual = 14444
Phase 2 Global Placement | Checksum: 17aca3c18

Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7736 ; free virtual = 14444

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1412f9644

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7735 ; free virtual = 14443

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f63340e2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:36 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7735 ; free virtual = 14443

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 128276a8c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7733 ; free virtual = 14441

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 132bc291f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7744 ; free virtual = 14452

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 1550f8a4e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7744 ; free virtual = 14452

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 1bbb4469d

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7729 ; free virtual = 14436
Phase 3.3.4 Slice Area Swap | Checksum: 1bbb4469d

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7729 ; free virtual = 14436
Phase 3.3 Small Shape DP | Checksum: 117813f36

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7729 ; free virtual = 14436

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 769c7633

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7730 ; free virtual = 14438

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: cea40deb

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7730 ; free virtual = 14438

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1457812e0

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7725 ; free virtual = 14432
Phase 3 Detail Placement | Checksum: 1457812e0

Time (s): cpu = 00:01:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7725 ; free virtual = 14432

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20e44fe8a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.824 | TNS=-15.124 |
Phase 1 Physical Synthesis Initialization | Checksum: 217508318

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7716 ; free virtual = 14424
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 276c6f872

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7716 ; free virtual = 14424
Phase 4.1.1.1 BUFG Insertion | Checksum: 20e44fe8a

Time (s): cpu = 00:02:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7716 ; free virtual = 14424

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.365. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fbd1e3aa

Time (s): cpu = 00:02:23 ; elapsed = 00:01:09 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7717 ; free virtual = 14425

Time (s): cpu = 00:02:23 ; elapsed = 00:01:09 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7717 ; free virtual = 14425
Phase 4.1 Post Commit Optimization | Checksum: 1fbd1e3aa

Time (s): cpu = 00:02:23 ; elapsed = 00:01:09 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7717 ; free virtual = 14425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 233719a63

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|              16x16|
|___________|___________________|___________________|
|      South|                1x1|              16x16|
|___________|___________________|___________________|
|       East|                1x1|              16x16|
|___________|___________________|___________________|
|       West|                1x1|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 233719a63

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423
Phase 4.3 Placer Reporting | Checksum: 233719a63

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 204888200

Time (s): cpu = 00:02:26 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423
Ending Placer Task | Checksum: 12f53daa5

Time (s): cpu = 00:02:26 ; elapsed = 00:01:10 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423
118 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:12 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7715 ; free virtual = 14423
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7686 ; free virtual = 14393
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7670 ; free virtual = 14378
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7683 ; free virtual = 14394
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14387
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14387
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14389
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7651 ; free virtual = 14384
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7651 ; free virtual = 14384
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14372
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.59s |  WALL: 2.20s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7658 ; free virtual = 14372

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.353 | TNS=-4.526 |
Phase 1 Physical Synthesis Initialization | Checksum: 156cfc007

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7660 ; free virtual = 14375
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.353 | TNS=-4.526 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 156cfc007

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7660 ; free virtual = 14375

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.353 | TNS=-4.526 |
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-3.353 |
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.218 | TNS=-2.094 |
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_20_comp.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-1.123 |
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[63]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-0.854 |
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_axi_addr_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_next[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.552 |
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_next0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg[15]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_op_count_reg[15]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.074 | TNS=-0.328 |
INFO: [Physopt 32-710] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/pcie_tag_table_start_axi_addr_reg[15]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/temp_m_axis_rq_tdata_reg[73]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.037 | TNS=-0.146 |
INFO: [Physopt 32-702] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg_reg[11]_i_3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 55 pins.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.101 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 55 pins.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.014 | TNS=-0.038 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 55 pins.
INFO: [Physopt 32-735] Processed net core_inst/pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst/req_pcie_addr_reg[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
Phase 3 Critical Path Optimization | Checksum: 156cfc007

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
Phase 4 Critical Path Optimization | Checksum: 156cfc007

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.355  |          4.526  |            1  |              0  |                    10  |           0  |           2  |  00:00:04  |
|  Total          |          0.355  |          4.526  |            1  |              0  |                    10  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7674 ; free virtual = 14389
Ending Physical Synthesis Task | Checksum: 2239d10a6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7678 ; free virtual = 14393
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7678 ; free virtual = 14393
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7677 ; free virtual = 14395
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7651 ; free virtual = 14386
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7651 ; free virtual = 14386
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7654 ; free virtual = 14389
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7654 ; free virtual = 14391
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7646 ; free virtual = 14386
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7646 ; free virtual = 14386
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1edb268c ConstDB: 0 ShapeSum: ce3e1364 RouteDB: 5fa704a1
Post Restoration Checksum: NetGraph: c709cc76 | NumContArr: 1d15bc86 | Constraints: 44bc1d85 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1eb84a11e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:32 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7641 ; free virtual = 14363

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1eb84a11e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:32 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7641 ; free virtual = 14363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1eb84a11e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:32 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7641 ; free virtual = 14363

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2a5aa4719

Time (s): cpu = 00:01:53 ; elapsed = 00:01:33 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7625 ; free virtual = 14347

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21df990e4

Time (s): cpu = 00:01:59 ; elapsed = 00:01:34 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7625 ; free virtual = 14347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=-0.278 | THS=-31.914|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21468
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15684
  Number of Partially Routed Nets     = 5784
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f004f623

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14348

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f004f623

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14348

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ed08b0c9

Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7624 ; free virtual = 14346
Phase 4 Initial Routing | Checksum: 2509eb092

Time (s): cpu = 00:02:20 ; elapsed = 00:01:40 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7624 ; free virtual = 14346

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4829
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y3/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y0/COM2_REFCLKOUT5
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 228aa08f6

Time (s): cpu = 00:03:14 ; elapsed = 00:01:55 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 170f91872

Time (s): cpu = 00:03:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350
Phase 5 Rip-up And Reroute | Checksum: 170f91872

Time (s): cpu = 00:03:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 170f91872

Time (s): cpu = 00:03:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 170f91872

Time (s): cpu = 00:03:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350
Phase 6 Delay and Skew Optimization | Checksum: 170f91872

Time (s): cpu = 00:03:21 ; elapsed = 00:01:58 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 124662f0d

Time (s): cpu = 00:03:26 ; elapsed = 00:01:59 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350
Phase 7 Post Hold Fix | Checksum: 124662f0d

Time (s): cpu = 00:03:26 ; elapsed = 00:01:59 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14350

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4099 %
  Global Horizontal Routing Utilization  = 1.44149 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19475036c

Time (s): cpu = 00:03:28 ; elapsed = 00:02:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7628 ; free virtual = 14349

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19475036c

Time (s): cpu = 00:03:28 ; elapsed = 00:02:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19475036c

Time (s): cpu = 00:03:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 19475036c

Time (s): cpu = 00:03:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.085  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 19475036c

Time (s): cpu = 00:03:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349
Total Elapsed time in route_design: 121.29 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fb5747f8

Time (s): cpu = 00:03:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fb5747f8

Time (s): cpu = 00:03:31 ; elapsed = 00:02:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
202 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:40 ; elapsed = 00:02:03 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7627 ; free virtual = 14349
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
226 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7615 ; free virtual = 14349
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7614 ; free virtual = 14349
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7611 ; free virtual = 14348
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7588 ; free virtual = 14342
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7588 ; free virtual = 14342
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7587 ; free virtual = 14346
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7584 ; free virtual = 14345
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7580 ; free virtual = 14344
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.070 ; gain = 0.000 ; free physical = 7580 ; free virtual = 14344
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 20:27:36 2025...
