{"2411.03471": {"publish_time": "2024-11-05", "title": "MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs", "paper_summary": "Large Language Models (LLMs) have been applied to various hardware design\ntasks, including Verilog code generation, EDA tool scripting, and RTL bug\nfixing. Despite this extensive exploration, LLMs are yet to be used for the\ntask of post-synthesis metric reasoning and estimation of HDL designs. In this\npaper, we assess the ability of LLMs to reason about post-synthesis metrics of\nVerilog designs. We introduce MetRex, a large-scale dataset comprising 25,868\nVerilog HDL designs and their corresponding post-synthesis metrics, namely\narea, delay, and static power. MetRex incorporates a Chain of Thought (CoT)\ntemplate to enhance LLMs' reasoning about these metrics. Extensive experiments\nshow that Supervised Fine-Tuning (SFT) boosts the LLM's reasoning capabilities\non average by 37.0\\%, 25.3\\%, and 25.7\\% on the area, delay, and static power,\nrespectively. While SFT improves performance on our benchmark, it remains far\nfrom achieving optimal results, especially on complex problems. Comparing to\nstate-of-the-art regression models, our approach delivers accurate\npost-synthesis predictions for 17.4\\% more designs (within a 5\\% error margin),\nin addition to offering a 1.7x speedup by eliminating the need for\npre-processing. This work lays the groundwork for advancing LLM-based Verilog\ncode metric reasoning.", "paper_summary_zh": "\u5927\u578b\u8a9e\u8a00\u6a21\u578b (LLM) \u5df2\u61c9\u7528\u65bc\u5404\u7a2e\u786c\u9ad4\u8a2d\u8a08\u4efb\u52d9\uff0c\u5305\u62ec Verilog \u7a0b\u5f0f\u78bc\u7522\u751f\u3001EDA \u5de5\u5177\u8173\u672c\u7de8\u5beb\u548c RTL \u932f\u8aa4\u4fee\u6b63\u3002\u5118\u7ba1\u6709\u5982\u6b64\u5ee3\u6cdb\u7684\u63a2\u7d22\uff0c\u4f46 LLM \u5c1a\u672a\u7528\u65bc\u5408\u6210\u5f8c\u6307\u6a19\u63a8\u7406\u548c HDL \u8a2d\u8a08\u4f30\u8a08\u7684\u4efb\u52d9\u3002\u5728\u672c\u6587\u4e2d\uff0c\u6211\u5011\u8a55\u4f30\u4e86 LLM \u63a8\u7406 Verilog \u8a2d\u8a08\u5408\u6210\u5f8c\u6307\u6a19\u7684\u80fd\u529b\u3002\u6211\u5011\u5f15\u5165\u4e86 MetRex\uff0c\u9019\u662f\u4e00\u500b\u5305\u542b 25,868 \u500b Verilog HDL \u8a2d\u8a08\u53ca\u5176\u5c0d\u61c9\u5408\u6210\u5f8c\u6307\u6a19\uff08\u9762\u7a4d\u3001\u5ef6\u9072\u548c\u975c\u614b\u529f\u7387\uff09\u7684\u5927\u898f\u6a21\u8cc7\u6599\u96c6\u3002MetRex \u7d50\u5408\u4e86\u601d\u8003\u93c8 (CoT) \u7bc4\u672c\uff0c\u4ee5\u589e\u5f37 LLM \u5c0d\u9019\u4e9b\u6307\u6a19\u7684\u63a8\u7406\u3002\u5ee3\u6cdb\u7684\u5be6\u9a57\u8868\u660e\uff0c\u6709\u76e3\u7763\u5fae\u8abf (SFT) \u5e73\u5747\u63d0\u5347\u4e86 LLM \u7684\u63a8\u7406\u80fd\u529b\uff0c\u5206\u5225\u5728\u9762\u7a4d\u3001\u5ef6\u9072\u548c\u975c\u614b\u529f\u7387\u65b9\u9762\u63d0\u5347\u4e86 37.0%\u300125.3% \u548c 25.7%\u3002\u96d6\u7136 SFT \u6539\u5584\u4e86\u6211\u5011\u57fa\u6e96\u6e2c\u8a66\u7684\u6548\u80fd\uff0c\u4f46\u8ddd\u96e2\u9054\u5230\u6700\u4f73\u7d50\u679c\u4ecd\u6709\u5f88\u5927\u5dee\u8ddd\uff0c\u7279\u5225\u662f\u5728\u8907\u96dc\u7684\u554f\u984c\u4e0a\u3002\u8207\u6700\u5148\u9032\u7684\u8ff4\u6b78\u6a21\u578b\u76f8\u6bd4\uff0c\u6211\u5011\u7684\u505a\u6cd5\u63d0\u4f9b\u4e86\u6e96\u78ba\u7684\u5408\u6210\u5f8c\u9810\u6e2c\uff0c\u9069\u7528\u65bc\u591a 17.4% \u7684\u8a2d\u8a08\uff08\u8aa4\u5dee\u7bc4\u570d\u5728 5% \u4ee5\u5167\uff09\uff0c\u6b64\u5916\u9084\u901a\u904e\u6d88\u9664\u9810\u8655\u7406\u7684\u9700\u8981\u4f86\u63d0\u4f9b 1.7 \u500d\u7684\u901f\u5ea6\u63d0\u5347\u3002\u9019\u9805\u5de5\u4f5c\u70ba\u63a8\u9032\u57fa\u65bc LLM \u7684 Verilog \u7a0b\u5f0f\u78bc\u6307\u6a19\u63a8\u7406\u5960\u5b9a\u4e86\u57fa\u790e\u3002", "author": "Manar Abdelatty et.al.", "authors": "Manar Abdelatty, Jingxiao Ma, Sherief Reda", "id": "2411.03471v1", "paper_url": "http://arxiv.org/abs/2411.03471v1", "repo": "null"}}