<stg><name>rint</name>


<trans_list>

<trans id="392" from="1" to="88">
<condition id="119">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="1" to="2">
<condition id="121">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="1" to="45">
<condition id="120">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="2" to="3">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="3" to="4">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="4" to="5">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="5" to="6">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="6" to="7">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="7" to="8">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="8" to="9">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="131">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="88">
<condition id="130">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="10" to="11">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="11" to="12">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="12" to="13">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="13" to="14">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="14" to="15">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="15" to="16">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="16" to="17">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="18">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="18" to="19">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="19" to="20">
<condition id="143">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="88">
<condition id="142">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="20" to="21">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="21" to="22">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="22" to="23">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="23" to="24">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="24" to="25">
<condition id="149">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="24" to="88">
<condition id="150">
<or_exp><and_exp><literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="25" to="26">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="26" to="27">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="27" to="28">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="28" to="29">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="29" to="30">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="30" to="31">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="31" to="32">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="32" to="33">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="33" to="34">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="34" to="35">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="35" to="36">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="36" to="37">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="37" to="38">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="38" to="39">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="39" to="40">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="40" to="41">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="41" to="42">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="42" to="43">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="43" to="44">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="44" to="88">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="45" to="46">
<condition id="174">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="45" to="88">
<condition id="173">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="46" to="47">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="47" to="48">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="48" to="49">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="49" to="50">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="50" to="51">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="51" to="52">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="52" to="53">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="53" to="54">
<condition id="184">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="53" to="88">
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="54" to="55">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="55" to="56">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="56" to="57">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="57" to="58">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="58" to="59">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="59" to="60">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="60" to="61">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="61" to="62">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="62" to="63">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="63" to="64">
<condition id="196">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="63" to="88">
<condition id="195">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="64" to="65">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="65" to="66">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="66" to="67">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="67" to="68">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="68" to="69">
<condition id="202">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="68" to="88">
<condition id="203">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="69" to="70">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="70" to="71">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="71" to="72">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="72" to="73">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="73" to="74">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="74" to="75">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="75" to="76">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="76" to="77">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="77" to="78">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="78" to="79">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="79" to="80">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="80" to="81">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="81" to="82">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="82" to="83">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="83" to="84">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="84" to="85">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="85" to="86">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="86" to="87">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="87" to="88">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_Val2_s = bitcast float %x_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="32">
<![CDATA[
:3  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_i_i = icmp eq i8 %loc_V, -1

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %tmp_i_i_17 = icmp ne i23 %loc_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_17"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp_1_demorgan = and i1 %tmp_i_i, %tmp_i_i_17

]]></Node>
<StgValue><ssdm name="tmp_1_demorgan"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_1_demorgan, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %notlhs = icmp ne i8 %loc_V, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %notrhs = icmp eq i23 %loc_V_1, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_3 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = fcmp ole float %x_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %tmp_5 = and i1 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_5, label %2, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fcmp oeq float %x_read, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign = fadd float %x_read, -5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_12 = fcmp ole float %x_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:1  %x_assign_to_int = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="x_assign_to_int"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_11 = trunc i32 %x_assign_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %notlhs2 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %notrhs2 = icmp eq i23 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp_2 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_15 = and i1 %tmp_2, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_15, label %._crit_edge, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_7 = fpext float %x_read to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
:0  %x_assign_8 = fpext float %x_assign to double

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_8 = fadd double %tmp_7, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_8_to_int = bitcast double %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_to_int"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_8_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_23 = trunc i64 %tmp_8_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %notlhs5 = icmp ne i11 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:13  %notrhs5 = icmp eq i52 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_27 = fcmp oeq double %x_assign_8, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_3 = bitcast double %x_assign_8 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %loc_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="loc_V_10"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="52" op_0_bw="64">
<![CDATA[
:5  %loc_V_11 = trunc i64 %p_Val2_3 to i52

]]></Node>
<StgValue><ssdm name="loc_V_11"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %notlhs4 = icmp ne i11 %loc_V_10, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:10  %notrhs4 = icmp eq i52 %loc_V_11, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_24 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_25 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_26 = and i1 %tmp_24, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_28 = and i1 %tmp_26, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_28, label %._crit_edge, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 57) nounwind

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
:6  %tmp_26_i = zext i6 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %mask_table3_addr = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_26_i

]]></Node>
<StgValue><ssdm name="mask_table3_addr"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="6">
<![CDATA[
:8  %mask_1 = load i52* %mask_table3_addr, align 8

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="6">
<![CDATA[
:8  %mask_1 = load i52* %mask_table3_addr, align 8

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_i1 = icmp ult i11 %loc_V_10, 1023

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_i1_19 = icmp ugt i11 %loc_V_10, -973

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_25_i = icmp eq i11 %loc_V_10, 0

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond_i = and i1 %notrhs4, %tmp_25_i

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="52">
<![CDATA[
:9  %mask_i45_cast = zext i52 %mask_1 to i64

]]></Node>
<StgValue><ssdm name="mask_i45_cast"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:10  %p_Result_77 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_8, i63 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
:11  %ret_i_i_i_i = bitcast i64 %p_Result_77 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="63" op_0_bw="64">
<![CDATA[
:12  %tmp_38 = trunc i64 %p_Val2_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:13  %p_Result_78 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %p_Val2_7 = add i64 %mask_i45_cast, %p_Result_78

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:15  %p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %loc_V_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_7, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_12"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="64">
<![CDATA[
:17  %loc_V_13 = trunc i64 %p_Val2_7 to i52

]]></Node>
<StgValue><ssdm name="loc_V_13"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:18  %xs_exp_V_12 = select i1 %p_Result_8, i11 %loc_V_10, i11 %loc_V_12

]]></Node>
<StgValue><ssdm name="xs_exp_V_12"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %xs_sign_V_15 = or i1 %p_Result_8, %p_Result_79

]]></Node>
<StgValue><ssdm name="xs_sign_V_15"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:20  %xs_sig_V_1 = select i1 %p_Result_8, i52 %loc_V_11, i52 %loc_V_13

]]></Node>
<StgValue><ssdm name="xs_sig_V_1"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:21  %tmp_28_i = xor i52 %mask_1, -1

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:22  %xs_sig_V_16 = and i52 %xs_sig_V_1, %tmp_28_i

]]></Node>
<StgValue><ssdm name="xs_sig_V_16"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:23  %p_Result_80 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_15, i11 %xs_exp_V_12, i52 %xs_sig_V_16) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
:24  %ret_i_i_i = bitcast i64 %p_Result_80 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %sel_tmp_i = or i1 %p_Result_8, %or_cond_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %sel_tmp2_i = select i1 %sel_tmp1_i, double %ret_i_i_i_i, double 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %sel_tmp5_demorgan_i = or i1 %tmp_i1, %tmp_i1_19

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp6_i1 = select i1 %sel_tmp5_demorgan_i, double %sel_tmp2_i, double %ret_i_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %sel_tmp7_i = xor i1 %tmp_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %sel_tmp8_i1 = and i1 %tmp_i1_19, %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i1"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %p_i = select i1 %sel_tmp8_i1, double %x_assign_8, double %sel_tmp6_i1

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:33  %r = fptrunc double %p_i to float

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:34  %r_to_int = bitcast float %r to i32

]]></Node>
<StgValue><ssdm name="r_to_int"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
:36  %tmp_41 = trunc i32 %r_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %notlhs8 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:38  %notrhs8 = icmp eq i23 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_39 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_40 = and i1 %tmp_39, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_42 = fcmp oeq float %r, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %tmp_43 = and i1 %tmp_40, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:43  br i1 %tmp_43, label %10, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="24" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="192" st_id="25" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="193" st_id="26" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="194" st_id="27" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="195" st_id="28" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="196" st_id="29" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="198" st_id="31" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_9 = fmul double %x_assign_8, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_23 = bitcast double %x_assign_9 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_23, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %loc_V_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_14"/></StgValue>
</operation>

<operation id="202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="64">
<![CDATA[
:4  %loc_V_15 = trunc i64 %p_Val2_23 to i52

]]></Node>
<StgValue><ssdm name="loc_V_15"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %index_V_2 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 57) nounwind

]]></Node>
<StgValue><ssdm name="index_V_2"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
:11  %tmp_26_i1 = zext i6 %index_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_i1"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %mask_table3_addr_1 = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_26_i1

]]></Node>
<StgValue><ssdm name="mask_table3_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="52" op_0_bw="6">
<![CDATA[
:13  %mask_2 = load i52* %mask_table3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="63" op_0_bw="64">
<![CDATA[
:17  %tmp_54 = trunc i64 %p_Val2_23 to i63

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="208" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="52" op_0_bw="6">
<![CDATA[
:13  %mask_2 = load i52* %mask_table3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="209" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_i2 = icmp ult i11 %loc_V_14, 1023

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="210" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_i2_20 = icmp ugt i11 %loc_V_14, -973

]]></Node>
<StgValue><ssdm name="tmp_i2_20"/></StgValue>
</operation>

<operation id="211" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:7  %tmp_24_i1 = icmp eq i52 %loc_V_15, 0

]]></Node>
<StgValue><ssdm name="tmp_24_i1"/></StgValue>
</operation>

<operation id="212" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_25_i1 = icmp eq i11 %loc_V_14, 0

]]></Node>
<StgValue><ssdm name="tmp_25_i1"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_cond_i1 = and i1 %tmp_24_i1, %tmp_25_i1

]]></Node>
<StgValue><ssdm name="or_cond_i1"/></StgValue>
</operation>

<operation id="214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="52">
<![CDATA[
:14  %mask_i65_cast = zext i52 %mask_2 to i64

]]></Node>
<StgValue><ssdm name="mask_i65_cast"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:15  %p_Result_81 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_42, i63 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
:16  %ret_i_i_i_i1 = bitcast i64 %p_Result_81 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i_i1"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:18  %p_Result_82 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="218" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %p_Val2_27 = add i64 %p_Result_82, %mask_i65_cast

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:20  %p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_27, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="p_Result_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %loc_V_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_27, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_16"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="p_Result_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="64">
<![CDATA[
:22  %loc_V_17 = trunc i64 %p_Val2_27 to i52

]]></Node>
<StgValue><ssdm name="loc_V_17"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:23  %xs_exp_V = select i1 %p_Result_42, i11 %loc_V_14, i11 %loc_V_16

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %xs_sign_V = or i1 %p_Result_42, %p_Result_83

]]></Node>
<StgValue><ssdm name="xs_sign_V"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:25  %xs_sig_V_8 = select i1 %p_Result_42, i52 %loc_V_15, i52 %loc_V_17

]]></Node>
<StgValue><ssdm name="xs_sig_V_8"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:26  %tmp_28_i1 = xor i52 %mask_2, -1

]]></Node>
<StgValue><ssdm name="tmp_28_i1"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:27  %xs_sig_V = and i52 %xs_sig_V_8, %tmp_28_i1

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:28  %p_Result_84 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
:29  %ret_i_i_i1 = bitcast i64 %p_Result_84 to double

]]></Node>
<StgValue><ssdm name="ret_i_i_i1"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %sel_tmp_i1 = or i1 %p_Result_42, %or_cond_i1

]]></Node>
<StgValue><ssdm name="sel_tmp_i1"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %sel_tmp1_i1 = and i1 %sel_tmp_i1, %tmp_i2

]]></Node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %sel_tmp2_i1 = select i1 %sel_tmp1_i1, double %ret_i_i_i_i1, double 1.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp2_i1"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %sel_tmp5_demorgan_i1 = or i1 %tmp_i2, %tmp_i2_20

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i1"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %sel_tmp6_i2 = select i1 %sel_tmp5_demorgan_i1, double %sel_tmp2_i1, double %ret_i_i_i1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i2"/></StgValue>
</operation>

<operation id="234" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %sel_tmp7_i1 = xor i1 %tmp_i2, true

]]></Node>
<StgValue><ssdm name="sel_tmp7_i1"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %sel_tmp8_i2 = and i1 %tmp_i2_20, %sel_tmp7_i1

]]></Node>
<StgValue><ssdm name="sel_tmp8_i2"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %p_i1 = select i1 %sel_tmp8_i2, double %x_assign_9, double %sel_tmp6_i2

]]></Node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="237" st_id="35" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="238" st_id="36" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="239" st_id="37" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="240" st_id="38" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="241" st_id="39" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="242" st_id="40" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="243" st_id="41" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="244" st_id="42" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %tmp_10 = fmul double %p_i1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="245" st_id="43" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:39  %tmp_13 = fptrunc double %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="246" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="45" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="249" st_id="46" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="250" st_id="47" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="251" st_id="48" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="252" st_id="49" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="253" st_id="50" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="254" st_id="51" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="255" st_id="52" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19 = fcmp oge float %x_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="256" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:1  %x_assign_1_to_int = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="x_assign_1_to_int"/></StgValue>
</operation>

<operation id="257" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="258" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_17 = trunc i32 %x_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="259" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %notlhs3 = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="260" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %notrhs3 = icmp eq i23 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="261" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp_18 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_20 = and i1 %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="263" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_20, label %._crit_edge, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="53" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_6 = fpext float %x_read to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="265" st_id="54" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="266" st_id="55" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="267" st_id="56" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="268" st_id="57" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="269" st_id="58" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="270" st_id="59" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="271" st_id="60" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="272" st_id="61" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:0  %x_assign_6 = fpext float %x_assign_1 to double

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="273" st_id="61" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = fadd double %tmp_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="274" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_10_to_int = bitcast double %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_10_to_int"/></StgValue>
</operation>

<operation id="275" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_10_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="64">
<![CDATA[
:8  %tmp_31 = trunc i64 %tmp_10_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="277" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %notlhs7 = icmp ne i11 %tmp_30, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="278" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:13  %notrhs7 = icmp eq i52 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="279" st_id="62" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_35 = fcmp oeq double %x_assign_6, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="280" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
:3  %p_Val2_12 = bitcast double %x_assign_6 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="281" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="282" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="52" op_0_bw="64">
<![CDATA[
:5  %loc_V_3 = trunc i64 %p_Val2_12 to i52

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="283" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %notlhs6 = icmp ne i11 %loc_V_2, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="284" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:10  %notrhs6 = icmp eq i52 %loc_V_3, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="285" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_32 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="286" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_33 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="287" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_34 = and i1 %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="288" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_36 = and i1 %tmp_34, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="289" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_36, label %._crit_edge, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %index_V_1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 57) nounwind

]]></Node>
<StgValue><ssdm name="index_V_1"/></StgValue>
</operation>

<operation id="291" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_21_i = zext i6 %index_V_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="292" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_21_i

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="293" st_id="63" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="6">
<![CDATA[
:7  %mask = load i52* %mask_table1_addr, align 8

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="294" st_id="64" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="6">
<![CDATA[
:7  %mask = load i52* %mask_table1_addr, align 8

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="295" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="296" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_i4 = icmp ult i11 %loc_V_2, 1023

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="297" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_i = icmp ugt i11 %loc_V_2, -973

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="298" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="52">
<![CDATA[
:8  %mask_i_cast = zext i52 %mask to i64

]]></Node>
<StgValue><ssdm name="mask_i_cast"/></StgValue>
</operation>

<operation id="299" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="64">
<![CDATA[
:9  %tmp_45 = trunc i64 %p_Val2_12 to i63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="300" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:10  %p_Result_70 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="301" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %p_Val2_17 = add i64 %mask_i_cast, %p_Result_70

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="302" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:12  %p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_17, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="303" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_17, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="304" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="64">
<![CDATA[
:14  %loc_V_5 = trunc i64 %p_Val2_17 to i52

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="305" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:15  %xs_exp_V_10 = select i1 %p_Result_25, i11 %loc_V_4, i11 %loc_V_2

]]></Node>
<StgValue><ssdm name="xs_exp_V_10"/></StgValue>
</operation>

<operation id="306" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %xs_sign_V_13 = and i1 %p_Result_25, %p_Result_71

]]></Node>
<StgValue><ssdm name="xs_sign_V_13"/></StgValue>
</operation>

<operation id="307" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:17  %xs_sig_V_4 = select i1 %p_Result_25, i52 %loc_V_5, i52 %loc_V_3

]]></Node>
<StgValue><ssdm name="xs_sig_V_4"/></StgValue>
</operation>

<operation id="308" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:18  %tmp_23_i = xor i52 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="309" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:19  %xs_sig_V_14 = and i52 %xs_sig_V_4, %tmp_23_i

]]></Node>
<StgValue><ssdm name="xs_sig_V_14"/></StgValue>
</operation>

<operation id="310" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:20  %p_Result_72 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_13, i11 %xs_exp_V_10, i52 %xs_sig_V_14) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="311" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:27  %notlhs_i = icmp ne i52 %loc_V_3, 0

]]></Node>
<StgValue><ssdm name="notlhs_i"/></StgValue>
</operation>

<operation id="312" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:28  %notrhs_i = icmp ne i11 %loc_V_2, 0

]]></Node>
<StgValue><ssdm name="notrhs_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="313" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:3  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_25, i63 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="314" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %sel_tmp2_demorgan_i = or i1 %tmp_i4, %tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan_i"/></StgValue>
</operation>

<operation id="315" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %sel_tmp3_v_i = select i1 %sel_tmp2_demorgan_i, i64 %p_Result_s, i64 %p_Result_72

]]></Node>
<StgValue><ssdm name="sel_tmp3_v_i"/></StgValue>
</operation>

<operation id="316" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
:23  %sel_tmp3_i = bitcast i64 %sel_tmp3_v_i to double

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="317" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp4_i = xor i1 %tmp_i4, true

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="318" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %sel_tmp5_i = and i1 %tmp_i, %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="319" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sel_tmp6_i = select i1 %sel_tmp5_i, double %x_assign_6, double %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="320" st_id="66" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
:32  %tmp_44 = fptrunc double %sel_tmp6_i to float

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="321" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %sel_tmp8_i = or i1 %notrhs_i, %notlhs_i

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="322" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %tmp = and i1 %p_Result_25, %sel_tmp8_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="323" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %sel_tmp9_i = and i1 %tmp, %tmp_i4

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="324" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %r_1 = select i1 %sel_tmp9_i, float -1.000000e+00, float %tmp_44

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="325" st_id="67" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_50 = fcmp oeq float %r_1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="326" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
:34  %r_1_to_int = bitcast float %r_1 to i32

]]></Node>
<StgValue><ssdm name="r_1_to_int"/></StgValue>
</operation>

<operation id="327" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="328" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="32">
<![CDATA[
:36  %tmp_48 = trunc i32 %r_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="329" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %notlhs1 = icmp ne i8 %tmp_46, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="330" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:38  %notrhs1 = icmp eq i23 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="331" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_47 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="332" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %tmp_49 = and i1 %tmp_47, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="333" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %tmp_51 = and i1 %tmp_49, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="334" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:43  br i1 %tmp_51, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="68" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="336" st_id="69" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="337" st_id="70" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="338" st_id="71" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="339" st_id="72" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="340" st_id="73" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="341" st_id="74" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="342" st_id="75" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_assign_7 = fmul double %x_assign_6, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="343" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_32 = bitcast double %x_assign_7 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="344" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="345" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="346" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="52" op_0_bw="64">
<![CDATA[
:4  %loc_V_7 = trunc i64 %p_Val2_32 to i52

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="347" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %index_V_3 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 57) nounwind

]]></Node>
<StgValue><ssdm name="index_V_3"/></StgValue>
</operation>

<operation id="348" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="6">
<![CDATA[
:9  %tmp_21_i1 = zext i6 %index_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_i1"/></StgValue>
</operation>

<operation id="349" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %mask_table1_addr_1 = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_21_i1

]]></Node>
<StgValue><ssdm name="mask_table1_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="76" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="52" op_0_bw="6">
<![CDATA[
:11  %mask_3 = load i52* %mask_table1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mask_3"/></StgValue>
</operation>

<operation id="351" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="63" op_0_bw="64">
<![CDATA[
:13  %tmp_60 = trunc i64 %p_Val2_32 to i63

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="352" st_id="77" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="52" op_0_bw="6">
<![CDATA[
:11  %mask_3 = load i52* %mask_table1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mask_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="353" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_i_18 = icmp ult i11 %loc_V_6, 1023

]]></Node>
<StgValue><ssdm name="tmp_i_18"/></StgValue>
</operation>

<operation id="354" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_i9 = icmp ugt i11 %loc_V_6, -973

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="355" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:7  %p_Result_73 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_59, i63 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="356" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="52">
<![CDATA[
:12  %mask_i14_cast = zext i52 %mask_3 to i64

]]></Node>
<StgValue><ssdm name="mask_i14_cast"/></StgValue>
</operation>

<operation id="357" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:14  %p_Result_74 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="358" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %p_Val2_37 = add i64 %p_Result_74, %mask_i14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="359" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_37, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="360" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="p_Result_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %loc_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_37, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="361" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="p_Result_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="52" op_0_bw="64">
<![CDATA[
:18  %loc_V_9 = trunc i64 %p_Val2_37 to i52

]]></Node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="362" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:19  %xs_exp_V_11 = select i1 %p_Result_59, i11 %loc_V_8, i11 %loc_V_6

]]></Node>
<StgValue><ssdm name="xs_exp_V_11"/></StgValue>
</operation>

<operation id="363" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %xs_sign_V_14 = and i1 %p_Result_59, %p_Result_75

]]></Node>
<StgValue><ssdm name="xs_sign_V_14"/></StgValue>
</operation>

<operation id="364" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:21  %xs_sig_V_12 = select i1 %p_Result_59, i52 %loc_V_9, i52 %loc_V_7

]]></Node>
<StgValue><ssdm name="xs_sig_V_12"/></StgValue>
</operation>

<operation id="365" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:22  %tmp_23_i1 = xor i52 %mask_3, -1

]]></Node>
<StgValue><ssdm name="tmp_23_i1"/></StgValue>
</operation>

<operation id="366" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:23  %xs_sig_V_15 = and i52 %xs_sig_V_12, %tmp_23_i1

]]></Node>
<StgValue><ssdm name="xs_sig_V_15"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:24  %p_Result_76 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_14, i11 %xs_exp_V_11, i52 %xs_sig_V_15) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="368" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %sel_tmp2_demorgan_i1 = or i1 %tmp_i_18, %tmp_i9

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan_i1"/></StgValue>
</operation>

<operation id="369" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sel_tmp3_v_i1 = select i1 %sel_tmp2_demorgan_i1, i64 %p_Result_73, i64 %p_Result_76

]]></Node>
<StgValue><ssdm name="sel_tmp3_v_i1"/></StgValue>
</operation>

<operation id="370" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64">
<![CDATA[
:27  %sel_tmp3_i1 = bitcast i64 %sel_tmp3_v_i1 to double

]]></Node>
<StgValue><ssdm name="sel_tmp3_i1"/></StgValue>
</operation>

<operation id="371" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %sel_tmp4_i1 = xor i1 %tmp_i_18, true

]]></Node>
<StgValue><ssdm name="sel_tmp4_i1"/></StgValue>
</operation>

<operation id="372" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %sel_tmp5_i1 = and i1 %tmp_i9, %sel_tmp4_i1

]]></Node>
<StgValue><ssdm name="sel_tmp5_i1"/></StgValue>
</operation>

<operation id="373" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %sel_tmp6_i3 = select i1 %sel_tmp5_i1, double %x_assign_7, double %sel_tmp3_i1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i3"/></StgValue>
</operation>

<operation id="374" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:31  %notlhs_i1 = icmp ne i52 %loc_V_7, 0

]]></Node>
<StgValue><ssdm name="notlhs_i1"/></StgValue>
</operation>

<operation id="375" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:32  %notrhs_i1 = icmp ne i11 %loc_V_6, 0

]]></Node>
<StgValue><ssdm name="notrhs_i1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="376" st_id="79" stage="8" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="377" st_id="80" stage="7" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="378" st_id="81" stage="6" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="379" st_id="82" stage="5" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="380" st_id="83" stage="4" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="381" st_id="84" stage="3" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="382" st_id="85" stage="2" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="383" st_id="86" stage="1" lat="8">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %sel_tmp6_i32_op = fmul double %sel_tmp6_i3, 2.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp6_i32_op"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="384" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %sel_tmp8_i3 = or i1 %notrhs_i1, %notlhs_i1

]]></Node>
<StgValue><ssdm name="sel_tmp8_i3"/></StgValue>
</operation>

<operation id="385" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp1 = and i1 %p_Result_59, %sel_tmp8_i3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="386" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %sel_tmp9_i1 = and i1 %tmp1, %tmp_i_18

]]></Node>
<StgValue><ssdm name="sel_tmp9_i1"/></StgValue>
</operation>

<operation id="387" st_id="87" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="64">
<![CDATA[
:37  %tmp_52 = fptrunc double %sel_tmp6_i32_op to float

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="388" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_14 = select i1 %sel_tmp9_i1, float -2.000000e+00, float %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="389" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_1_demorgan" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_20" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi float [ %tmp_14, %6 ], [ %tmp_13, %10 ], [ %x_read, %0 ], [ %x_read, %2 ], [ -0.000000e+00, %3 ], [ %x_read, %4 ], [ %r_1, %5 ], [ 0.000000e+00, %7 ], [ %x_read, %8 ], [ %r, %9 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="391" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:1  ret float %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
