<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1398" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1398{left:646px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1398{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1398{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1398{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1398{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1398{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1398{left:69px;bottom:797px;letter-spacing:0.13px;}
#t8_1398{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1398{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1398{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1398{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tc_1398{left:69px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_1398{left:69px;bottom:644px;letter-spacing:0.13px;}
#te_1398{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tf_1398{left:69px;bottom:580px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tg_1398{left:127px;bottom:580px;letter-spacing:0.11px;}
#th_1398{left:147px;bottom:580px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ti_1398{left:69px;bottom:556px;letter-spacing:-0.13px;}
#tj_1398{left:69px;bottom:516px;letter-spacing:0.12px;word-spacing:0.03px;}
#tk_1398{left:69px;bottom:492px;letter-spacing:-0.16px;}
#tl_1398{left:69px;bottom:452px;letter-spacing:0.13px;word-spacing:0.02px;}
#tm_1398{left:69px;bottom:431px;letter-spacing:-0.2px;word-spacing:-0.35px;}
#tn_1398{left:69px;bottom:409px;letter-spacing:-0.21px;}
#to_1398{left:210px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1398{left:210px;bottom:388px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tq_1398{left:294px;bottom:388px;}
#tr_1398{left:310px;bottom:388px;letter-spacing:-0.19px;}
#ts_1398{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#tt_1398{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tu_1398{left:354px;bottom:1065px;letter-spacing:-0.11px;}
#tv_1398{left:354px;bottom:1050px;letter-spacing:-0.18px;}
#tw_1398{left:392px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tx_1398{left:392px;bottom:1050px;letter-spacing:-0.14px;}
#ty_1398{left:392px;bottom:1034px;letter-spacing:-0.14px;}
#tz_1398{left:465px;bottom:1065px;letter-spacing:-0.12px;}
#t10_1398{left:465px;bottom:1050px;letter-spacing:-0.11px;}
#t11_1398{left:465px;bottom:1034px;letter-spacing:-0.12px;}
#t12_1398{left:537px;bottom:1065px;letter-spacing:-0.12px;}
#t13_1398{left:74px;bottom:1011px;letter-spacing:-0.13px;}
#t14_1398{left:74px;bottom:990px;letter-spacing:-0.13px;}
#t15_1398{left:134px;bottom:990px;letter-spacing:-0.16px;}
#t16_1398{left:354px;bottom:1011px;}
#t17_1398{left:392px;bottom:1011px;letter-spacing:-0.13px;}
#t18_1398{left:465px;bottom:1011px;letter-spacing:-0.15px;}
#t19_1398{left:537px;bottom:1011px;letter-spacing:-0.11px;}
#t1a_1398{left:752px;bottom:1011px;letter-spacing:-0.2px;}
#t1b_1398{left:779px;bottom:1011px;}
#t1c_1398{left:74px;bottom:967px;letter-spacing:-0.12px;}
#t1d_1398{left:74px;bottom:946px;letter-spacing:-0.14px;}
#t1e_1398{left:142px;bottom:946px;letter-spacing:-0.16px;}
#t1f_1398{left:354px;bottom:967px;}
#t1g_1398{left:392px;bottom:967px;letter-spacing:-0.13px;}
#t1h_1398{left:465px;bottom:967px;letter-spacing:-0.16px;}
#t1i_1398{left:537px;bottom:967px;letter-spacing:-0.11px;}
#t1j_1398{left:752px;bottom:967px;letter-spacing:-0.2px;}
#t1k_1398{left:779px;bottom:967px;}
#t1l_1398{left:83px;bottom:865px;letter-spacing:-0.13px;}
#t1m_1398{left:191px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1n_1398{left:368px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1o_1398{left:545px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1p_1398{left:727px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_1398{left:96px;bottom:840px;}
#t1r_1398{left:180px;bottom:840px;letter-spacing:-0.12px;}
#t1s_1398{left:389px;bottom:840px;letter-spacing:-0.12px;}
#t1t_1398{left:566px;bottom:840px;letter-spacing:-0.15px;}
#t1u_1398{left:748px;bottom:840px;letter-spacing:-0.12px;}

.s1_1398{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1398{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1398{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1398{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1398{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1398{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1398{font-size:15px;font-family:Symbol_5kh;color:#0860A8;}
.s8_1398{font-size:14px;font-family:Verdana_5kr;color:#000;}
.s9_1398{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_1398{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1398" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1398Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1398" style="-webkit-user-select: none;"><object width="935" height="1210" data="1398/1398.svg" type="image/svg+xml" id="pdf1398" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1398" class="t s1_1398">STMXCSR—Store MXCSR Register State </span>
<span id="t2_1398" class="t s2_1398">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1398" class="t s1_1398">4-664 </span><span id="t4_1398" class="t s1_1398">Vol. 2B </span>
<span id="t5_1398" class="t s3_1398">STMXCSR—Store MXCSR Register State </span>
<span id="t6_1398" class="t s4_1398">Instruction Operand Encoding </span>
<span id="t7_1398" class="t s4_1398">Description </span>
<span id="t8_1398" class="t s5_1398">Stores the contents of the MXCSR control and status register to the destination operand. The destination operand </span>
<span id="t9_1398" class="t s5_1398">is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s. </span>
<span id="ta_1398" class="t s5_1398">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tb_1398" class="t s5_1398">VEX.L must be 0, otherwise instructions will #UD. </span>
<span id="tc_1398" class="t s5_1398">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="td_1398" class="t s4_1398">Operation </span>
<span id="te_1398" class="t s6_1398">m32 := MXCSR; </span>
<span id="tf_1398" class="t s4_1398">Intel C/C</span><span id="tg_1398" class="t s7_1398">++ </span><span id="th_1398" class="t s4_1398">Compiler Intrinsic Equivalent </span>
<span id="ti_1398" class="t s6_1398">_mm_getcsr(void) </span>
<span id="tj_1398" class="t s4_1398">SIMD Floating-Point Exceptions </span>
<span id="tk_1398" class="t s5_1398">None. </span>
<span id="tl_1398" class="t s4_1398">Other Exceptions </span>
<span id="tm_1398" class="t s5_1398">See Table 2-22, “Type 5 Class Exception Conditions,” additionally: </span>
<span id="tn_1398" class="t s5_1398">#UD </span><span id="to_1398" class="t s5_1398">If VEX.L= 1, </span>
<span id="tp_1398" class="t s5_1398">If VEX.vvvv </span><span id="tq_1398" class="t s8_1398">≠ </span><span id="tr_1398" class="t s5_1398">1111B. </span>
<span id="ts_1398" class="t s9_1398">Opcode*/ </span>
<span id="tt_1398" class="t s9_1398">Instruction </span>
<span id="tu_1398" class="t s9_1398">Op/ </span>
<span id="tv_1398" class="t s9_1398">En </span>
<span id="tw_1398" class="t s9_1398">64/32 bit </span>
<span id="tx_1398" class="t s9_1398">Mode </span>
<span id="ty_1398" class="t s9_1398">Support </span>
<span id="tz_1398" class="t s9_1398">CPUID </span>
<span id="t10_1398" class="t s9_1398">Feature </span>
<span id="t11_1398" class="t s9_1398">Flag </span>
<span id="t12_1398" class="t s9_1398">Description </span>
<span id="t13_1398" class="t s6_1398">NP 0F AE /3 </span>
<span id="t14_1398" class="t s6_1398">STMXCSR </span><span id="t15_1398" class="t sa_1398">m32 </span>
<span id="t16_1398" class="t s6_1398">M </span><span id="t17_1398" class="t s6_1398">V/V </span><span id="t18_1398" class="t s6_1398">SSE </span><span id="t19_1398" class="t s6_1398">Store contents of MXCSR register to </span><span id="t1a_1398" class="t sa_1398">m32</span><span id="t1b_1398" class="t s6_1398">. </span>
<span id="t1c_1398" class="t s6_1398">VEX.LZ.0F.WIG AE /3 </span>
<span id="t1d_1398" class="t s6_1398">VSTMXCSR </span><span id="t1e_1398" class="t sa_1398">m32 </span>
<span id="t1f_1398" class="t s6_1398">M </span><span id="t1g_1398" class="t s6_1398">V/V </span><span id="t1h_1398" class="t s6_1398">AVX </span><span id="t1i_1398" class="t s6_1398">Store contents of MXCSR register to </span><span id="t1j_1398" class="t sa_1398">m32</span><span id="t1k_1398" class="t s6_1398">. </span>
<span id="t1l_1398" class="t s9_1398">Op/En </span><span id="t1m_1398" class="t s9_1398">Operand 1 </span><span id="t1n_1398" class="t s9_1398">Operand 2 </span><span id="t1o_1398" class="t s9_1398">Operand 3 </span><span id="t1p_1398" class="t s9_1398">Operand 4 </span>
<span id="t1q_1398" class="t s6_1398">M </span><span id="t1r_1398" class="t s6_1398">ModRM:r/m (w) </span><span id="t1s_1398" class="t s6_1398">N/A </span><span id="t1t_1398" class="t s6_1398">N/A </span><span id="t1u_1398" class="t s6_1398">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
