INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1 opened at Sun Nov 05 20:04:32 CET 2023
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 3.8 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.03 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 4.17 sec.
Execute   set_part xc7v585t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7v585t-ffg1761-2 
Execute     create_platform xc7v585t-ffg1761-2 -board  
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./proj_vs_no_taffo/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./proj_vs_no_taffo/solution1/directives.tcl
Execute     set_directive_top -name vs vs 
INFO: [HLS 200-1510] Running: set_directive_top -name vs vs 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 753.891 MB.
INFO: [HLS 200-10] Analyzing design file 'vs_no_taffo.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vs_no_taffo.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vs_no_taffo.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.c.clang.err.log 
Command       ap_eval done; 0.32 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top vs -name=vs 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.29 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.pp.0.c.clang.err.log 
Command       ap_eval done; 0.32 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.64 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.39 seconds; current allocated memory: 753.891 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_no_taffo.g.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.98 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vs -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=vs -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.51 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vs 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=vs -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.69 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (vs_no_taffo.c:48:22) in function 'vs' completely with a factor of 64 (vs_no_taffo.c:39:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (vs_no_taffo.c:39:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.65 seconds. CPU system time: 0.77 seconds. Elapsed time: 6.53 seconds; current allocated memory: 754.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.809 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top vs -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 755.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 755.895 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 778.012 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.012 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.48 sec.
Command     elaborate done; 8.41 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'vs' ...
Execute       ap_set_top_model vs 
Execute       get_model_list vs -filter all-wo-channel -topdown 
Execute       preproc_iomode -model vs 
Execute       get_model_list vs -filter all-wo-channel 
INFO-FLOW: Model list for configure: vs
INFO-FLOW: Configuring Module : vs ...
Execute       set_default_model vs 
Execute       apply_spec_resource_limit vs 
INFO-FLOW: Model list for preprocess: vs
INFO-FLOW: Preprocessing Module: vs ...
Execute       set_default_model vs 
Execute       cdfg_preprocess -model vs 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess vs 
INFO-FLOW: Model list for synthesis: vs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vs 
Execute       schedule -model vs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 778.012 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.sched.adb -f 
INFO-FLOW: Finish scheduling vs.
Execute       set_default_model vs 
Execute       bind -model vs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 778.012 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.83 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.bind.adb -f 
INFO-FLOW: Finish binding vs.
Execute       get_model_list vs -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess vs 
INFO-FLOW: Model list for RTL generation: vs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model vs -top_prefix  -sub_prefix vs_ -mg_file /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_32' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_33' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_34' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_35' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_36' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_37' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_38' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_39' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_40' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_41' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_42' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_43' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_44' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_45' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_46' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_47' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_48' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_49' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_50' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_51' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_52' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_53' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_54' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_55' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_56' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_57' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_58' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_59' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_60' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_61' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_62' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/A_63' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vs/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vs' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_0' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vs'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 778.012 MB.
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.rtl_wrap.cfg.tcl 
Execute       gen_rtl vs -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/vhdl/vs 
Command       gen_rtl done; 0.34 sec.
Execute       gen_rtl vs -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/verilog/vs 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/report/vs_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/report/vs_csynth.xml 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.97 sec.
Execute       db_write -model vs -f -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model vs -bindview -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info vs -p /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.constraint.tcl 
Execute       syn_report -designview -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.design.xml 
Command       syn_report done; 0.3 sec.
Execute       syn_report -csynthDesign -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model vs -o /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.protoinst 
Execute       sc_get_clocks vs 
Execute       sc_get_portdomain vs 
INFO-FLOW: Model list for RTL component generation: vs
INFO-FLOW: Handling components in module [vs] ... 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.tcl 
INFO-FLOW: Found component vs_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model vs_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component vs_gmem_0_m_axi.
INFO-FLOW: Append model vs_gmem_0_m_axi
INFO-FLOW: Found component vs_control_s_axi.
INFO-FLOW: Append model vs_control_s_axi
INFO-FLOW: Append model vs
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: vs_fmul_32ns_32ns_32_3_max_dsp_1 vs_gmem_0_m_axi vs_control_s_axi vs
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model vs_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model vs_gmem_0_m_axi
INFO-FLOW: To file: write model vs_control_s_axi
INFO-FLOW: To file: write model vs
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db' modelList='vs_fmul_32ns_32ns_32_3_max_dsp_1
vs_gmem_0_m_axi
vs_control_s_axi
vs
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.86 seconds; current allocated memory: 785.875 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='vs_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='vs_fmul_32ns_32ns_32_3_max_dsp_1
vs_gmem_0_m_axi
vs_control_s_axi
vs
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/vs.constraint.tcl 
Execute       sc_get_clocks vs 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/vector_scalar/proj_vs_no_taffo/solution1/impl/misc/vs_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE vs LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_0_m_axi_U SOURCE {} VARIABLE {} MODULE vs LOOP {} BUNDLEDNAME gmem_0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST vs MODULE2INSTS {vs vs} INST2MODULE {vs vs} INSTDATA {vs {DEPTH 1 CHILDREN {}}} MODULEDATA {vs {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1 SOURCE vs_no_taffo.c:51 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2 SOURCE vs_no_taffo.c:51 VARIABLE mul_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE vs_no_taffo.c:51 VARIABLE mul_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U4 SOURCE vs_no_taffo.c:51 VARIABLE mul_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5 SOURCE vs_no_taffo.c:51 VARIABLE mul_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE vs_no_taffo.c:51 VARIABLE mul_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE vs_no_taffo.c:51 VARIABLE mul_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE vs_no_taffo.c:51 VARIABLE mul_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE vs_no_taffo.c:51 VARIABLE mul_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U10 SOURCE vs_no_taffo.c:51 VARIABLE mul_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE vs_no_taffo.c:51 VARIABLE mul_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U12 SOURCE vs_no_taffo.c:51 VARIABLE mul_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U13 SOURCE vs_no_taffo.c:51 VARIABLE mul_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U14 SOURCE vs_no_taffo.c:51 VARIABLE mul_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U15 SOURCE vs_no_taffo.c:51 VARIABLE mul_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U16 SOURCE vs_no_taffo.c:51 VARIABLE mul_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U17 SOURCE vs_no_taffo.c:51 VARIABLE mul_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U18 SOURCE vs_no_taffo.c:51 VARIABLE mul_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U19 SOURCE vs_no_taffo.c:51 VARIABLE mul_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U20 SOURCE vs_no_taffo.c:51 VARIABLE mul_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U21 SOURCE vs_no_taffo.c:51 VARIABLE mul_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U22 SOURCE vs_no_taffo.c:51 VARIABLE mul_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U23 SOURCE vs_no_taffo.c:51 VARIABLE mul_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U24 SOURCE vs_no_taffo.c:51 VARIABLE mul_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U25 SOURCE vs_no_taffo.c:51 VARIABLE mul_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U26 SOURCE vs_no_taffo.c:51 VARIABLE mul_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U27 SOURCE vs_no_taffo.c:51 VARIABLE mul_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE vs_no_taffo.c:51 VARIABLE mul_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U29 SOURCE vs_no_taffo.c:51 VARIABLE mul_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U30 SOURCE vs_no_taffo.c:51 VARIABLE mul_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U31 SOURCE vs_no_taffo.c:51 VARIABLE mul_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U32 SOURCE vs_no_taffo.c:51 VARIABLE mul_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U33 SOURCE vs_no_taffo.c:51 VARIABLE mul_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U34 SOURCE vs_no_taffo.c:51 VARIABLE mul_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U35 SOURCE vs_no_taffo.c:51 VARIABLE mul_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U36 SOURCE vs_no_taffo.c:51 VARIABLE mul_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U37 SOURCE vs_no_taffo.c:51 VARIABLE mul_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U38 SOURCE vs_no_taffo.c:51 VARIABLE mul_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U39 SOURCE vs_no_taffo.c:51 VARIABLE mul_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U40 SOURCE vs_no_taffo.c:51 VARIABLE mul_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U41 SOURCE vs_no_taffo.c:51 VARIABLE mul_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U42 SOURCE vs_no_taffo.c:51 VARIABLE mul_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U43 SOURCE vs_no_taffo.c:51 VARIABLE mul_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U44 SOURCE vs_no_taffo.c:51 VARIABLE mul_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U45 SOURCE vs_no_taffo.c:51 VARIABLE mul_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U46 SOURCE vs_no_taffo.c:51 VARIABLE mul_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U47 SOURCE vs_no_taffo.c:51 VARIABLE mul_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U48 SOURCE vs_no_taffo.c:51 VARIABLE mul_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U49 SOURCE vs_no_taffo.c:51 VARIABLE mul_47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U50 SOURCE vs_no_taffo.c:51 VARIABLE mul_48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U51 SOURCE vs_no_taffo.c:51 VARIABLE mul_49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U52 SOURCE vs_no_taffo.c:51 VARIABLE mul_50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U53 SOURCE vs_no_taffo.c:51 VARIABLE mul_51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U54 SOURCE vs_no_taffo.c:51 VARIABLE mul_52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U55 SOURCE vs_no_taffo.c:51 VARIABLE mul_53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U56 SOURCE vs_no_taffo.c:51 VARIABLE mul_54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U57 SOURCE vs_no_taffo.c:51 VARIABLE mul_55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U58 SOURCE vs_no_taffo.c:51 VARIABLE mul_56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U59 SOURCE vs_no_taffo.c:51 VARIABLE mul_57 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U60 SOURCE vs_no_taffo.c:51 VARIABLE mul_58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U61 SOURCE vs_no_taffo.c:51 VARIABLE mul_59 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U62 SOURCE vs_no_taffo.c:51 VARIABLE mul_60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U63 SOURCE vs_no_taffo.c:51 VARIABLE mul_61 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U64 SOURCE vs_no_taffo.c:51 VARIABLE mul_62 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 192 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.78 seconds; current allocated memory: 800.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vs.
INFO: [VLOG 209-307] Generating Verilog RTL for vs.
Execute       syn_report -model vs -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 10.01 sec.
Command   csynth_design done; 18.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.46 seconds. CPU system time: 1.66 seconds. Elapsed time: 18.49 seconds; current allocated memory: 46.500 MB.
Command ap_source done; 33 sec.
Execute cleanup_all 
