# VHDL-Projects
implementation of a Datapath, register-file and components of microprocessor using VHDL during college


register-file schematic:

<img width="536" alt="Screenshot 2021-03-20 172042" src="https://user-images.githubusercontent.com/73280812/111880041-f7cb4a80-89a0-11eb-9dcb-aabb463e10d5.png">

datapath schematic:

<img width="560" alt="Screenshot 2021-03-20 172120" src="https://user-images.githubusercontent.com/73280812/111880038-f69a1d80-89a0-11eb-985d-c58efa3901b3.png">
<img width="278" alt="Screenshot 2021-03-20 172020" src="https://user-images.githubusercontent.com/73280812/111880039-f732b400-89a0-11eb-8fc8-0aaddcaf92cc.png">

microprocessor schematic:


<img width="560" alt="Screenshot 2021-03-20 172120" src="https://user-images.githubusercontent.com/73280812/111880038-f69a1d80-89a0-11eb-985d-c58efa3901b3.png">
