# Lab 0

## Description
For this lab, no code was written. Instead, it was just an introduction to Verilog and the Xilinx ISE, and our group was tasked with understanding the Verilog code, and making use of the simulation/implementation mode of Xilinx. 