|RegFile
datain[0] => reg1out.DATAB
datain[0] => reg2out.DATAB
datain[0] => registers~68.DATAIN
datain[0] => registers.DATAIN
datain[1] => reg1out.DATAB
datain[1] => reg2out.DATAB
datain[1] => registers~67.DATAIN
datain[1] => registers.DATAIN1
datain[2] => reg1out.DATAB
datain[2] => reg2out.DATAB
datain[2] => registers~66.DATAIN
datain[2] => registers.DATAIN2
datain[3] => reg1out.DATAB
datain[3] => reg2out.DATAB
datain[3] => registers~65.DATAIN
datain[3] => registers.DATAIN3
datain[4] => reg1out.DATAB
datain[4] => reg2out.DATAB
datain[4] => registers~64.DATAIN
datain[4] => registers.DATAIN4
datain[5] => reg1out.DATAB
datain[5] => reg2out.DATAB
datain[5] => registers~63.DATAIN
datain[5] => registers.DATAIN5
datain[6] => reg1out.DATAB
datain[6] => reg2out.DATAB
datain[6] => registers~62.DATAIN
datain[6] => registers.DATAIN6
datain[7] => reg1out.DATAB
datain[7] => reg2out.DATAB
datain[7] => registers~61.DATAIN
datain[7] => registers.DATAIN7
datain[8] => reg1out.DATAB
datain[8] => reg2out.DATAB
datain[8] => registers~60.DATAIN
datain[8] => registers.DATAIN8
datain[9] => reg1out.DATAB
datain[9] => reg2out.DATAB
datain[9] => registers~59.DATAIN
datain[9] => registers.DATAIN9
datain[10] => reg1out.DATAB
datain[10] => reg2out.DATAB
datain[10] => registers~58.DATAIN
datain[10] => registers.DATAIN10
datain[11] => reg1out.DATAB
datain[11] => reg2out.DATAB
datain[11] => registers~57.DATAIN
datain[11] => registers.DATAIN11
datain[12] => reg1out.DATAB
datain[12] => reg2out.DATAB
datain[12] => registers~56.DATAIN
datain[12] => registers.DATAIN12
datain[13] => reg1out.DATAB
datain[13] => reg2out.DATAB
datain[13] => registers~55.DATAIN
datain[13] => registers.DATAIN13
datain[14] => reg1out.DATAB
datain[14] => reg2out.DATAB
datain[14] => registers~54.DATAIN
datain[14] => registers.DATAIN14
datain[15] => reg1out.DATAB
datain[15] => reg2out.DATAB
datain[15] => registers~53.DATAIN
datain[15] => registers.DATAIN15
datain[16] => reg1out.DATAB
datain[16] => reg2out.DATAB
datain[16] => registers~52.DATAIN
datain[16] => registers.DATAIN16
datain[17] => reg1out.DATAB
datain[17] => reg2out.DATAB
datain[17] => registers~51.DATAIN
datain[17] => registers.DATAIN17
datain[18] => reg1out.DATAB
datain[18] => reg2out.DATAB
datain[18] => registers~50.DATAIN
datain[18] => registers.DATAIN18
datain[19] => reg1out.DATAB
datain[19] => reg2out.DATAB
datain[19] => registers~49.DATAIN
datain[19] => registers.DATAIN19
datain[20] => reg1out.DATAB
datain[20] => reg2out.DATAB
datain[20] => registers~48.DATAIN
datain[20] => registers.DATAIN20
datain[21] => reg1out.DATAB
datain[21] => reg2out.DATAB
datain[21] => registers~47.DATAIN
datain[21] => registers.DATAIN21
datain[22] => reg1out.DATAB
datain[22] => reg2out.DATAB
datain[22] => registers~46.DATAIN
datain[22] => registers.DATAIN22
datain[23] => reg1out.DATAB
datain[23] => reg2out.DATAB
datain[23] => registers~45.DATAIN
datain[23] => registers.DATAIN23
datain[24] => reg1out.DATAB
datain[24] => reg2out.DATAB
datain[24] => registers~44.DATAIN
datain[24] => registers.DATAIN24
datain[25] => reg1out.DATAB
datain[25] => reg2out.DATAB
datain[25] => registers~43.DATAIN
datain[25] => registers.DATAIN25
datain[26] => reg1out.DATAB
datain[26] => reg2out.DATAB
datain[26] => registers~42.DATAIN
datain[26] => registers.DATAIN26
datain[27] => reg1out.DATAB
datain[27] => reg2out.DATAB
datain[27] => registers~41.DATAIN
datain[27] => registers.DATAIN27
datain[28] => reg1out.DATAB
datain[28] => reg2out.DATAB
datain[28] => registers~40.DATAIN
datain[28] => registers.DATAIN28
datain[29] => reg1out.DATAB
datain[29] => reg2out.DATAB
datain[29] => registers~39.DATAIN
datain[29] => registers.DATAIN29
datain[30] => reg1out.DATAB
datain[30] => reg2out.DATAB
datain[30] => registers~38.DATAIN
datain[30] => registers.DATAIN30
datain[31] => reg1out.DATAB
datain[31] => reg2out.DATAB
datain[31] => registers~37.DATAIN
datain[31] => registers.DATAIN31
datain[32] => reg1out.DATAB
datain[32] => reg2out.DATAB
datain[32] => registers~36.DATAIN
datain[32] => registers.DATAIN32
datain[33] => reg1out.DATAB
datain[33] => reg2out.DATAB
datain[33] => registers~35.DATAIN
datain[33] => registers.DATAIN33
datain[34] => reg1out.DATAB
datain[34] => reg2out.DATAB
datain[34] => registers~34.DATAIN
datain[34] => registers.DATAIN34
datain[35] => reg1out.DATAB
datain[35] => reg2out.DATAB
datain[35] => registers~33.DATAIN
datain[35] => registers.DATAIN35
datain[36] => reg1out.DATAB
datain[36] => reg2out.DATAB
datain[36] => registers~32.DATAIN
datain[36] => registers.DATAIN36
datain[37] => reg1out.DATAB
datain[37] => reg2out.DATAB
datain[37] => registers~31.DATAIN
datain[37] => registers.DATAIN37
datain[38] => reg1out.DATAB
datain[38] => reg2out.DATAB
datain[38] => registers~30.DATAIN
datain[38] => registers.DATAIN38
datain[39] => reg1out.DATAB
datain[39] => reg2out.DATAB
datain[39] => registers~29.DATAIN
datain[39] => registers.DATAIN39
datain[40] => reg1out.DATAB
datain[40] => reg2out.DATAB
datain[40] => registers~28.DATAIN
datain[40] => registers.DATAIN40
datain[41] => reg1out.DATAB
datain[41] => reg2out.DATAB
datain[41] => registers~27.DATAIN
datain[41] => registers.DATAIN41
datain[42] => reg1out.DATAB
datain[42] => reg2out.DATAB
datain[42] => registers~26.DATAIN
datain[42] => registers.DATAIN42
datain[43] => reg1out.DATAB
datain[43] => reg2out.DATAB
datain[43] => registers~25.DATAIN
datain[43] => registers.DATAIN43
datain[44] => reg1out.DATAB
datain[44] => reg2out.DATAB
datain[44] => registers~24.DATAIN
datain[44] => registers.DATAIN44
datain[45] => reg1out.DATAB
datain[45] => reg2out.DATAB
datain[45] => registers~23.DATAIN
datain[45] => registers.DATAIN45
datain[46] => reg1out.DATAB
datain[46] => reg2out.DATAB
datain[46] => registers~22.DATAIN
datain[46] => registers.DATAIN46
datain[47] => reg1out.DATAB
datain[47] => reg2out.DATAB
datain[47] => registers~21.DATAIN
datain[47] => registers.DATAIN47
datain[48] => reg1out.DATAB
datain[48] => reg2out.DATAB
datain[48] => registers~20.DATAIN
datain[48] => registers.DATAIN48
datain[49] => reg1out.DATAB
datain[49] => reg2out.DATAB
datain[49] => registers~19.DATAIN
datain[49] => registers.DATAIN49
datain[50] => reg1out.DATAB
datain[50] => reg2out.DATAB
datain[50] => registers~18.DATAIN
datain[50] => registers.DATAIN50
datain[51] => reg1out.DATAB
datain[51] => reg2out.DATAB
datain[51] => registers~17.DATAIN
datain[51] => registers.DATAIN51
datain[52] => reg1out.DATAB
datain[52] => reg2out.DATAB
datain[52] => registers~16.DATAIN
datain[52] => registers.DATAIN52
datain[53] => reg1out.DATAB
datain[53] => reg2out.DATAB
datain[53] => registers~15.DATAIN
datain[53] => registers.DATAIN53
datain[54] => reg1out.DATAB
datain[54] => reg2out.DATAB
datain[54] => registers~14.DATAIN
datain[54] => registers.DATAIN54
datain[55] => reg1out.DATAB
datain[55] => reg2out.DATAB
datain[55] => registers~13.DATAIN
datain[55] => registers.DATAIN55
datain[56] => reg1out.DATAB
datain[56] => reg2out.DATAB
datain[56] => registers~12.DATAIN
datain[56] => registers.DATAIN56
datain[57] => reg1out.DATAB
datain[57] => reg2out.DATAB
datain[57] => registers~11.DATAIN
datain[57] => registers.DATAIN57
datain[58] => reg1out.DATAB
datain[58] => reg2out.DATAB
datain[58] => registers~10.DATAIN
datain[58] => registers.DATAIN58
datain[59] => reg1out.DATAB
datain[59] => reg2out.DATAB
datain[59] => registers~9.DATAIN
datain[59] => registers.DATAIN59
datain[60] => reg1out.DATAB
datain[60] => reg2out.DATAB
datain[60] => registers~8.DATAIN
datain[60] => registers.DATAIN60
datain[61] => reg1out.DATAB
datain[61] => reg2out.DATAB
datain[61] => registers~7.DATAIN
datain[61] => registers.DATAIN61
datain[62] => reg1out.DATAB
datain[62] => reg2out.DATAB
datain[62] => registers~6.DATAIN
datain[62] => registers.DATAIN62
datain[63] => reg1out.DATAB
datain[63] => reg2out.DATAB
datain[63] => registers~5.DATAIN
datain[63] => registers.DATAIN63
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg1out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => reg2out.OUTPUTSELECT
regwrite => registers~69.DATAIN
regwrite => registers.WE
clock => registers~69.CLK
clock => registers~0.CLK
clock => registers~1.CLK
clock => registers~2.CLK
clock => registers~3.CLK
clock => registers~4.CLK
clock => registers~5.CLK
clock => registers~6.CLK
clock => registers~7.CLK
clock => registers~8.CLK
clock => registers~9.CLK
clock => registers~10.CLK
clock => registers~11.CLK
clock => registers~12.CLK
clock => registers~13.CLK
clock => registers~14.CLK
clock => registers~15.CLK
clock => registers~16.CLK
clock => registers~17.CLK
clock => registers~18.CLK
clock => registers~19.CLK
clock => registers~20.CLK
clock => registers~21.CLK
clock => registers~22.CLK
clock => registers~23.CLK
clock => registers~24.CLK
clock => registers~25.CLK
clock => registers~26.CLK
clock => registers~27.CLK
clock => registers~28.CLK
clock => registers~29.CLK
clock => registers~30.CLK
clock => registers~31.CLK
clock => registers~32.CLK
clock => registers~33.CLK
clock => registers~34.CLK
clock => registers~35.CLK
clock => registers~36.CLK
clock => registers~37.CLK
clock => registers~38.CLK
clock => registers~39.CLK
clock => registers~40.CLK
clock => registers~41.CLK
clock => registers~42.CLK
clock => registers~43.CLK
clock => registers~44.CLK
clock => registers~45.CLK
clock => registers~46.CLK
clock => registers~47.CLK
clock => registers~48.CLK
clock => registers~49.CLK
clock => registers~50.CLK
clock => registers~51.CLK
clock => registers~52.CLK
clock => registers~53.CLK
clock => registers~54.CLK
clock => registers~55.CLK
clock => registers~56.CLK
clock => registers~57.CLK
clock => registers~58.CLK
clock => registers~59.CLK
clock => registers~60.CLK
clock => registers~61.CLK
clock => registers~62.CLK
clock => registers~63.CLK
clock => registers~64.CLK
clock => registers~65.CLK
clock => registers~66.CLK
clock => registers~67.CLK
clock => registers~68.CLK
clock => reg2out[0]~reg0.CLK
clock => reg2out[1]~reg0.CLK
clock => reg2out[2]~reg0.CLK
clock => reg2out[3]~reg0.CLK
clock => reg2out[4]~reg0.CLK
clock => reg2out[5]~reg0.CLK
clock => reg2out[6]~reg0.CLK
clock => reg2out[7]~reg0.CLK
clock => reg2out[8]~reg0.CLK
clock => reg2out[9]~reg0.CLK
clock => reg2out[10]~reg0.CLK
clock => reg2out[11]~reg0.CLK
clock => reg2out[12]~reg0.CLK
clock => reg2out[13]~reg0.CLK
clock => reg2out[14]~reg0.CLK
clock => reg2out[15]~reg0.CLK
clock => reg2out[16]~reg0.CLK
clock => reg2out[17]~reg0.CLK
clock => reg2out[18]~reg0.CLK
clock => reg2out[19]~reg0.CLK
clock => reg2out[20]~reg0.CLK
clock => reg2out[21]~reg0.CLK
clock => reg2out[22]~reg0.CLK
clock => reg2out[23]~reg0.CLK
clock => reg2out[24]~reg0.CLK
clock => reg2out[25]~reg0.CLK
clock => reg2out[26]~reg0.CLK
clock => reg2out[27]~reg0.CLK
clock => reg2out[28]~reg0.CLK
clock => reg2out[29]~reg0.CLK
clock => reg2out[30]~reg0.CLK
clock => reg2out[31]~reg0.CLK
clock => reg2out[32]~reg0.CLK
clock => reg2out[33]~reg0.CLK
clock => reg2out[34]~reg0.CLK
clock => reg2out[35]~reg0.CLK
clock => reg2out[36]~reg0.CLK
clock => reg2out[37]~reg0.CLK
clock => reg2out[38]~reg0.CLK
clock => reg2out[39]~reg0.CLK
clock => reg2out[40]~reg0.CLK
clock => reg2out[41]~reg0.CLK
clock => reg2out[42]~reg0.CLK
clock => reg2out[43]~reg0.CLK
clock => reg2out[44]~reg0.CLK
clock => reg2out[45]~reg0.CLK
clock => reg2out[46]~reg0.CLK
clock => reg2out[47]~reg0.CLK
clock => reg2out[48]~reg0.CLK
clock => reg2out[49]~reg0.CLK
clock => reg2out[50]~reg0.CLK
clock => reg2out[51]~reg0.CLK
clock => reg2out[52]~reg0.CLK
clock => reg2out[53]~reg0.CLK
clock => reg2out[54]~reg0.CLK
clock => reg2out[55]~reg0.CLK
clock => reg2out[56]~reg0.CLK
clock => reg2out[57]~reg0.CLK
clock => reg2out[58]~reg0.CLK
clock => reg2out[59]~reg0.CLK
clock => reg2out[60]~reg0.CLK
clock => reg2out[61]~reg0.CLK
clock => reg2out[62]~reg0.CLK
clock => reg2out[63]~reg0.CLK
clock => reg1out[0]~reg0.CLK
clock => reg1out[1]~reg0.CLK
clock => reg1out[2]~reg0.CLK
clock => reg1out[3]~reg0.CLK
clock => reg1out[4]~reg0.CLK
clock => reg1out[5]~reg0.CLK
clock => reg1out[6]~reg0.CLK
clock => reg1out[7]~reg0.CLK
clock => reg1out[8]~reg0.CLK
clock => reg1out[9]~reg0.CLK
clock => reg1out[10]~reg0.CLK
clock => reg1out[11]~reg0.CLK
clock => reg1out[12]~reg0.CLK
clock => reg1out[13]~reg0.CLK
clock => reg1out[14]~reg0.CLK
clock => reg1out[15]~reg0.CLK
clock => reg1out[16]~reg0.CLK
clock => reg1out[17]~reg0.CLK
clock => reg1out[18]~reg0.CLK
clock => reg1out[19]~reg0.CLK
clock => reg1out[20]~reg0.CLK
clock => reg1out[21]~reg0.CLK
clock => reg1out[22]~reg0.CLK
clock => reg1out[23]~reg0.CLK
clock => reg1out[24]~reg0.CLK
clock => reg1out[25]~reg0.CLK
clock => reg1out[26]~reg0.CLK
clock => reg1out[27]~reg0.CLK
clock => reg1out[28]~reg0.CLK
clock => reg1out[29]~reg0.CLK
clock => reg1out[30]~reg0.CLK
clock => reg1out[31]~reg0.CLK
clock => reg1out[32]~reg0.CLK
clock => reg1out[33]~reg0.CLK
clock => reg1out[34]~reg0.CLK
clock => reg1out[35]~reg0.CLK
clock => reg1out[36]~reg0.CLK
clock => reg1out[37]~reg0.CLK
clock => reg1out[38]~reg0.CLK
clock => reg1out[39]~reg0.CLK
clock => reg1out[40]~reg0.CLK
clock => reg1out[41]~reg0.CLK
clock => reg1out[42]~reg0.CLK
clock => reg1out[43]~reg0.CLK
clock => reg1out[44]~reg0.CLK
clock => reg1out[45]~reg0.CLK
clock => reg1out[46]~reg0.CLK
clock => reg1out[47]~reg0.CLK
clock => reg1out[48]~reg0.CLK
clock => reg1out[49]~reg0.CLK
clock => reg1out[50]~reg0.CLK
clock => reg1out[51]~reg0.CLK
clock => reg1out[52]~reg0.CLK
clock => reg1out[53]~reg0.CLK
clock => reg1out[54]~reg0.CLK
clock => reg1out[55]~reg0.CLK
clock => reg1out[56]~reg0.CLK
clock => reg1out[57]~reg0.CLK
clock => reg1out[58]~reg0.CLK
clock => reg1out[59]~reg0.CLK
clock => reg1out[60]~reg0.CLK
clock => reg1out[61]~reg0.CLK
clock => reg1out[62]~reg0.CLK
clock => reg1out[63]~reg0.CLK
clock => registers.CLK0
regwritesel[0] => Equal0.IN4
regwritesel[0] => Equal1.IN4
regwritesel[0] => registers~4.DATAIN
regwritesel[0] => registers.WADDR
regwritesel[1] => Equal0.IN3
regwritesel[1] => Equal1.IN3
regwritesel[1] => registers~3.DATAIN
regwritesel[1] => registers.WADDR1
regwritesel[2] => Equal0.IN2
regwritesel[2] => Equal1.IN2
regwritesel[2] => registers~2.DATAIN
regwritesel[2] => registers.WADDR2
regwritesel[3] => Equal0.IN1
regwritesel[3] => Equal1.IN1
regwritesel[3] => registers~1.DATAIN
regwritesel[3] => registers.WADDR3
regwritesel[4] => Equal0.IN0
regwritesel[4] => Equal1.IN0
regwritesel[4] => registers~0.DATAIN
regwritesel[4] => registers.WADDR4
reg1sel[0] => Equal0.IN9
reg1sel[0] => registers.RADDR
reg1sel[1] => Equal0.IN8
reg1sel[1] => registers.RADDR1
reg1sel[2] => Equal0.IN7
reg1sel[2] => registers.RADDR2
reg1sel[3] => Equal0.IN6
reg1sel[3] => registers.RADDR3
reg1sel[4] => Equal0.IN5
reg1sel[4] => registers.RADDR4
reg2sel[0] => Equal1.IN9
reg2sel[0] => registers.PORTBRADDR
reg2sel[1] => Equal1.IN8
reg2sel[1] => registers.PORTBRADDR1
reg2sel[2] => Equal1.IN7
reg2sel[2] => registers.PORTBRADDR2
reg2sel[3] => Equal1.IN6
reg2sel[3] => registers.PORTBRADDR3
reg2sel[4] => Equal1.IN5
reg2sel[4] => registers.PORTBRADDR4
reg1out[0] << reg1out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[1] << reg1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[2] << reg1out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[3] << reg1out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[4] << reg1out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[5] << reg1out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[6] << reg1out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[7] << reg1out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[8] << reg1out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[9] << reg1out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[10] << reg1out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[11] << reg1out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[12] << reg1out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[13] << reg1out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[14] << reg1out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[15] << reg1out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[16] << reg1out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[17] << reg1out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[18] << reg1out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[19] << reg1out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[20] << reg1out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[21] << reg1out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[22] << reg1out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[23] << reg1out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[24] << reg1out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[25] << reg1out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[26] << reg1out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[27] << reg1out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[28] << reg1out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[29] << reg1out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[30] << reg1out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[31] << reg1out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[32] << reg1out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[33] << reg1out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[34] << reg1out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[35] << reg1out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[36] << reg1out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[37] << reg1out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[38] << reg1out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[39] << reg1out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[40] << reg1out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[41] << reg1out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[42] << reg1out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[43] << reg1out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[44] << reg1out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[45] << reg1out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[46] << reg1out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[47] << reg1out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[48] << reg1out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[49] << reg1out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[50] << reg1out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[51] << reg1out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[52] << reg1out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[53] << reg1out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[54] << reg1out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[55] << reg1out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[56] << reg1out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[57] << reg1out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[58] << reg1out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[59] << reg1out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[60] << reg1out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[61] << reg1out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[62] << reg1out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1out[63] << reg1out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[0] << reg2out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[1] << reg2out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[2] << reg2out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[3] << reg2out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[4] << reg2out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[5] << reg2out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[6] << reg2out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[7] << reg2out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[8] << reg2out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[9] << reg2out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[10] << reg2out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[11] << reg2out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[12] << reg2out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[13] << reg2out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[14] << reg2out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[15] << reg2out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[16] << reg2out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[17] << reg2out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[18] << reg2out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[19] << reg2out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[20] << reg2out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[21] << reg2out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[22] << reg2out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[23] << reg2out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[24] << reg2out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[25] << reg2out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[26] << reg2out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[27] << reg2out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[28] << reg2out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[29] << reg2out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[30] << reg2out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[31] << reg2out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[32] << reg2out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[33] << reg2out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[34] << reg2out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[35] << reg2out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[36] << reg2out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[37] << reg2out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[38] << reg2out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[39] << reg2out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[40] << reg2out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[41] << reg2out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[42] << reg2out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[43] << reg2out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[44] << reg2out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[45] << reg2out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[46] << reg2out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[47] << reg2out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[48] << reg2out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[49] << reg2out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[50] << reg2out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[51] << reg2out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[52] << reg2out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[53] << reg2out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[54] << reg2out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[55] << reg2out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[56] << reg2out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[57] << reg2out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[58] << reg2out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[59] << reg2out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[60] << reg2out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[61] << reg2out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[62] << reg2out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2out[63] << reg2out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


