// Seed: 3478783379
module module_0 ();
  integer [1 : -1] id_1, id_2;
  assign id_1 = (-1 == id_1);
endmodule
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input wand id_5,
    output logic id_6,
    input tri1 module_1,
    output logic id_8
);
  always @(negedge id_3 == id_2) begin : LABEL_0
    id_8 <= -1 + -1 == id_2;
    id_6 <= id_4;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
