# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 08:40+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/arm64/amu.rst:5
msgid "Activity Monitors Unit (AMU) extension in AArch64 Linux"
msgstr ""

#: ../../../arch/arm64/amu.rst:7
msgid "Author: Ionela Voinescu <ionela.voinescu@arm.com>"
msgstr ""

#: ../../../arch/arm64/amu.rst:9
msgid "Date: 2019-09-10"
msgstr ""

#: ../../../arch/arm64/amu.rst:11
msgid ""
"This document briefly describes the provision of Activity Monitors Unit "
"support in AArch64 Linux."
msgstr ""

#: ../../../arch/arm64/amu.rst:16
msgid "Architecture overview"
msgstr ""

#: ../../../arch/arm64/amu.rst:18
msgid ""
"The activity monitors extension is an optional extension introduced by the "
"ARMv8.4 CPU architecture."
msgstr ""

#: ../../../arch/arm64/amu.rst:21
msgid ""
"The activity monitors unit, implemented in each CPU, provides performance "
"counters intended for system management use. The AMU extension provides a "
"system register interface to the counter registers and also supports an "
"optional external memory-mapped interface."
msgstr ""

#: ../../../arch/arm64/amu.rst:26
msgid ""
"Version 1 of the Activity Monitors architecture implements a counter group "
"of four fixed and architecturally defined 64-bit event counters."
msgstr ""

#: ../../../arch/arm64/amu.rst:29
msgid "CPU cycle counter: increments at the frequency of the CPU."
msgstr ""

#: ../../../arch/arm64/amu.rst:30
msgid ""
"Constant counter: increments at the fixed frequency of the system clock."
msgstr ""

#: ../../../arch/arm64/amu.rst:32
msgid ""
"Instructions retired: increments with every architecturally executed "
"instruction."
msgstr ""

#: ../../../arch/arm64/amu.rst:34
msgid ""
"Memory stall cycles: counts instruction dispatch stall cycles caused by "
"misses in the last level cache within the clock domain."
msgstr ""

#: ../../../arch/arm64/amu.rst:37
msgid "When in WFI or WFE these counters do not increment."
msgstr ""

#: ../../../arch/arm64/amu.rst:39
msgid ""
"The Activity Monitors architecture provides space for up to 16 architected "
"event counters. Future versions of the architecture may use this space to "
"implement additional architected event counters."
msgstr ""

#: ../../../arch/arm64/amu.rst:43
msgid ""
"Additionally, version 1 implements a counter group of up to 16 auxiliary 64-"
"bit event counters."
msgstr ""

#: ../../../arch/arm64/amu.rst:46
msgid "On cold reset all counters reset to 0."
msgstr ""

#: ../../../arch/arm64/amu.rst:50
msgid "Basic support"
msgstr ""

#: ../../../arch/arm64/amu.rst:52
msgid ""
"The kernel can safely run a mix of CPUs with and without support for the "
"activity monitors extension. Therefore, when CONFIG_ARM64_AMU_EXTN is "
"selected we unconditionally enable the capability to allow any late CPU "
"(secondary or hotplugged) to detect and use the feature."
msgstr ""

#: ../../../arch/arm64/amu.rst:57
msgid ""
"When the feature is detected on a CPU, we flag the availability of the "
"feature but this does not guarantee the correct functionality of the "
"counters, only the presence of the extension."
msgstr ""

#: ../../../arch/arm64/amu.rst:61
msgid ""
"Firmware (code running at higher exception levels, e.g. arm-tf) support is "
"needed to:"
msgstr ""

#: ../../../arch/arm64/amu.rst:64
msgid ""
"Enable access for lower exception levels (EL2 and EL1) to the AMU registers."
msgstr ""

#: ../../../arch/arm64/amu.rst:66
msgid "Enable the counters. If not enabled these will read as 0."
msgstr ""

#: ../../../arch/arm64/amu.rst:67
msgid ""
"Save/restore the counters before/after the CPU is being put/brought up from "
"the 'off' power state."
msgstr ""

#: ../../../arch/arm64/amu.rst:70
msgid ""
"When using kernels that have this feature enabled but boot with broken "
"firmware the user may experience panics or lockups when accessing the "
"counter registers. Even if these symptoms are not observed, the values "
"returned by the register reads might not correctly reflect reality. Most "
"commonly, the counters will read as 0, indicating that they are not enabled."
msgstr ""

#: ../../../arch/arm64/amu.rst:77
msgid ""
"If proper support is not provided in firmware it's best to disable "
"CONFIG_ARM64_AMU_EXTN. To be noted that for security reasons, this does not "
"bypass the setting of AMUSERENR_EL0 to trap accesses from EL0 (userspace) to "
"EL1 (kernel). Therefore, firmware should still ensure accesses to AMU "
"registers are not trapped in EL2/EL3."
msgstr ""

#: ../../../arch/arm64/amu.rst:83
msgid ""
"The fixed counters of AMUv1 are accessible through the following system "
"register definitions:"
msgstr ""

#: ../../../arch/arm64/amu.rst:86
msgid "SYS_AMEVCNTR0_CORE_EL0"
msgstr ""

#: ../../../arch/arm64/amu.rst:87
msgid "SYS_AMEVCNTR0_CONST_EL0"
msgstr ""

#: ../../../arch/arm64/amu.rst:88
msgid "SYS_AMEVCNTR0_INST_RET_EL0"
msgstr ""

#: ../../../arch/arm64/amu.rst:89
msgid "SYS_AMEVCNTR0_MEM_STALL_EL0"
msgstr ""

#: ../../../arch/arm64/amu.rst:91
msgid ""
"Auxiliary platform specific counters can be accessed using "
"SYS_AMEVCNTR1_EL0(n), where n is a value between 0 and 15."
msgstr ""

#: ../../../arch/arm64/amu.rst:94
msgid "Details can be found in: arch/arm64/include/asm/sysreg.h."
msgstr ""

#: ../../../arch/arm64/amu.rst:98
msgid "Userspace access"
msgstr ""

#: ../../../arch/arm64/amu.rst:100
msgid ""
"Currently, access from userspace to the AMU registers is disabled due to:"
msgstr ""

#: ../../../arch/arm64/amu.rst:102
msgid ""
"Security reasons: they might expose information about code executed in "
"secure mode."
msgstr ""

#: ../../../arch/arm64/amu.rst:104
msgid "Purpose: AMU counters are intended for system management use."
msgstr ""

#: ../../../arch/arm64/amu.rst:106
msgid "Also, the presence of the feature is not visible to userspace."
msgstr ""

#: ../../../arch/arm64/amu.rst:110
msgid "Virtualization"
msgstr ""

#: ../../../arch/arm64/amu.rst:112
msgid ""
"Currently, access from userspace (EL0) and kernelspace (EL1) on the KVM "
"guest side is disabled due to:"
msgstr ""

#: ../../../arch/arm64/amu.rst:115
msgid ""
"Security reasons: they might expose information about code executed by other "
"guests or the host."
msgstr ""

#: ../../../arch/arm64/amu.rst:118
msgid ""
"Any attempt to access the AMU registers will result in an UNDEFINED "
"exception being injected into the guest."
msgstr ""
