# vsdRiscvSoc
# India RISC-V Chip Tapeout â€“ Project-Based Learning
This repository documents my journey through the India RISC-V Chip Tapeout    project-based learning program. The project focuses on setting up and using the  RISC-V Toolchain in a Linux environment, learning about chip design basics, and completing tasks that simulate a hands-on industry-level experience.

Lab Setup Requirements
To begin this project, I followed these steps to set up the required environment:

1. Operating System: Used Oracle VirtualBox to set up a Linux environment.
2. ## âœ… RISC-V GCC Toolchain Setup on Windows (xPack)
```bash
Toolchain:   xPack RISC-V Embedded GCC  
Architecture: riscv32 (supports rv32imac)  
Host OS:     Windows 10/11 (64-bit)
```
## ğŸ“¥ Installation Steps

### ğŸ”½ Download the Toolchain

Download the Windows 64-bit version of the xPack RISC-V GCC from the official site:  
ğŸ‘‰ [xPack RISC-V GCC Releases](https://xpack.github.io/riscv-none-elf-gcc/)
```css
xpack-riscv-none-elf-gcc-12.2.0-1.2-win64.zip
## ğŸ”§ Set Environment Variables
```
Add the `bin` folder inside the toolchain directory to your system `PATH`:

### ğŸ§­ Steps:

1. Open **System Properties** â†’ **Environment Variables**
2. Under **System variables**, find and select the `Path` variable â†’ click **Edit**
3. Click **New** and add the following path:

```makefile
C:\riscv-toolchain\bin
## âœ… Verify Installation
```
After setting up the environment variables, verify the toolchain installation.

### ğŸ” Check Toolchain Version

Open `cmd.exe` or `PowerShell`, and run:

```sh
riscv-none-elf-gcc --version
```
Expected Output
![Screenshot 2025-06-08 172121](https://github.com/user-attachments/assets/30b6590c-c09f-46f2-abed-ce5fab5553c4)

```sh
riscv-none-elf-gcc (xPack GNU RISC-V Embedded GCC) 12.2.0
```
Verified that the tool is available in the system path:
```
```sh
where riscv-none-elf-gcc
```

Checked compilation using a sample test program:
```sh
riscv-none-elf-gcc -march=rv32imac -mabi=ilp32 -Wall -ffreestanding -O0 -c hello.c -o hello.o
riscv-none-elf-ld -T linker.ld hello.o -o hello.elf
```
# âœ… Task 2: Compile â€œHello, RISC-Vâ€
## ğŸ“ Task Description
The objective of this task was to write a minimal C program that prints `"Hello, RISC-V"` and cross-compile it using the **RISC-V GCC toolchain** targeting the `rv32imc` architecture. The goal was to produce a valid RISC-V ELF executable and verify the architecture and format.
### ğŸ“„ Create a Minimal C Program
Create hello.c using a text editor (e.g., nano):
```bash
nano hello.c
```
```c
#include <stdio.h>

int main() {
    printf("Hello, RISC-V\n");
    return 0;
}
```
ğŸ› ï¸ Cross-Compiled with RISC-V GCC
Run this command to cross-compile:

```bash
riscv32-unknown-elf-gcc -march=rv32imc -mabi=ilp32 -o hello.elf hello.c
```
Flags:

-march=rv32imc: Target architecture (RV32IMC = Base + Multiply + Compressed).

-mabi=ilp32: Application Binary Interface (32-bit integers, longs, pointers).

-o hello.elf: Output filename.

I compiled the program using the following command:

âœ… This produced an ELF binary named hello.elf.

ğŸ“¦ Verified the ELF Output
To verify the compiled file format, I used:

```bash
file hello.elf
```
 Verify the ELF File
Check the file type:

```bash
file hello.elf
```
Expected Output:

```
hello.elf: ELF 32-bit LSB executable, UCB RISC-V, version 1 (SYSV), statically linked, not stripped
```
To see the output:

```bash
qemu-system-riscv32 -nographic -machine virt -kernel hello.elf
```
Expected Output:

plaintext
Hello, RISC-V!

ğŸ“Œ Output:![hello](https://github.com/user-attachments/assets/2652b7ff-964a-4d39-b5d3-82a36e71dc56)


ğŸ“š What I Learned
Gained hands-on experience compiling a C program using the riscv32-unknown-elf-gcc toolchain.

Learned the significance of:

-march=rv32imc â€” targets the RV32 ISA with Integer, Multiplication, and Compressed instructions.

-mabi=ilp32 â€” sets the Integer calling convention and memory layout.

Understood the basics of ELF file formats and used the file command to inspect compiled binaries.

# âœ… Task 3: From C to Assembly

## ğŸ“ Task Description
The objective of this task was to convert the `hello.c` program into RISC-V assembly using the RISC-V GCC toolchain, and analyze the resulting assembly code to understand how basic C constructs are translated for the `rv32imc` architecture.

## âš™ï¸ What I Did

### ğŸ§¾ Compiled C to Assembly

Used the following command to generate assembly from `hello.c`:

```bash
riscv64-unknown-elf-gcc -march=rv32imc -mabi=ilp32 -S -O0 hello.c
```
âœ… This generated an assembly file: hello.s

ğŸ”§ Function Prologue
The beginning of the main function sets up the stack and frame pointer:

```assembly
addi sp, sp, -16     # Allocate stack space
sw   s0, 12(sp)      # Save s0 (callee-saved register)
addi s0, sp, 16      # Establish frame pointer
```
The characters are printed using memory-mapped I/O (e.g., UART). Instructions include:

*lui + lw: Load UART base address

*li: Load character ASCII values

*sw: Send characters to UART

This mimics printing functionality in a bare-metal environment without an OS.

ğŸŒ€ Program Termination (Infinite Loop)
At the end of the program:

```assembly
.L2:
    j .L2
```
âœ… This is an intentional infinite loop to prevent return, as thereâ€™s no operating system to return to in a bare-metal environment.

![Task 3](https://github.com/user-attachments/assets/a5e5f2da-d0b6-4b65-998b-097da2f2a5d2)
![task3 2](https://github.com/user-attachments/assets/64596fac-8b6e-4b1b-9417-89aaf52a2230)


ğŸ“š What I Learned
Learned how to use the -S flag with GCC to generate human-readable assembly.

Understood the basic structure of function prologues and epilogues in RISC-V.

Gained insight into how printf-like functionality is implemented in bare-metal by writing directly to memory-mapped I/O.

Realized why bare-metal code uses infinite loops to terminate programs safely.
# âœ… Task 4: Hex Dump & Disassembly

## ğŸ“ Task Description
The objective of this task was to analyze the compiled ELF file (`hello.elf`) by:
- Generating a disassembly listing (to see memory addresses, opcodes, and mnemonics)
- Creating a hex dump in Intel HEX format to view the raw byte-level contents of the binary
## âš™ï¸ What I Did
### ğŸ” Disassembled ELF File
Used the following command to disassemble `hello.elf`:
```bash
riscv64-unknown-elf-objdump -d hello.elf > hello.dump
```
âœ… This produced hello.dump, which contains:
Instruction addresses
Machine (hex) code
RISC-V assembly mnemonics

ğŸ“„ Example from hello.dump:
```
80400000: 1141       addi sp, sp, -16
```
Explanation:
* 80400000:          //Memory address of the instruction
* 1141:              //Raw machine code in hexadecimal
* addi sp, sp, -16:  //The actual RISC-V instruction

ğŸ’¾ Created Intel HEX Dump
To generate a hex-format file:

```bash
riscv64-unknown-elf-objcopy -O ihex hello.elf hello.hex
```
âœ… This produced hello.hex, a text representation of the programâ€™s binary content in Intel HEX format â€” useful for programming devices.
ğŸ“‚ Viewed Dump File Using less
```bash
less hello.dump
```
This allowed scrolling through the disassembly output inside the terminal.

ğŸ“Œ Typical view:
```
80400000 <_start>:
80400000: 1141       addi sp,sp,-16
80400002: c422       sw   s0,12(sp)
~
~
(END)
```
Note:
~ denotes unused lines (not part of file)
(END) means you're at the end of the output
Press q to quit the viewer

ğŸ“ƒ Optional: View Without Scroll
```bash
cat hello.dump
```
This directly prints the full disassembly in the terminal without needing to scroll.
![Screenshot from 2025-06-06 18-19-53](https://github.com/user-attachments/assets/8666a552-d1f4-4e79-950c-64e0e91bd709)

![Screenshot from 2025-06-06 18-15-40](https://github.com/user-attachments/assets/b85154d6-5337-4c10-aa3b-7ddff68690d5)

ğŸ“š What I Learned
Learned how to use objdump -d to inspect RISC-V ELF binaries and understand memory layout, opcodes, and instruction mapping.

Understood how to read Intel HEX files using objcopy -O ihex, which is commonly used in embedded systems.
# âœ… Task 5: ABI & Register Cheat Sheet 

## ğŸ“ Task Description

The objective of this task was to learn and document the 32 RISC-V general-purpose integer registers, understand their ABI (Application Binary Interface) names, and analyze their roles based on RISC-V calling conventions.

---

## ğŸ“‹ Step 1: Register Table

| Register | ABI Name | Description           | Role (Calling Convention)  |
|----------|----------|-----------------------|-----------------------------|
| x0       | zero     | Hard-wired 0          | Constant 0                  |
| x1       | ra       | Return address        | Caller-saved                |
| x2       | sp       | Stack pointer         | Callee-saved                |
| x3       | gp       | Global pointer        | â€”                           |
| x4       | tp       | Thread pointer        | â€”                           |
| x5       | t0       | Temporary             | Caller-saved                |
| x6       | t1       | Temporary             | Caller-saved                |
| x7       | t2       | Temporary             | Caller-saved                |
| x8       | s0/fp    | Saved / Frame Pointer | Callee-saved                |
| x9       | s1       | Saved                 | Callee-saved                |
| x10      | a0       | Arg 1 / return value  | Caller-saved                |
| x11      | a1       | Arg 2 / return value  | Caller-saved                |
| x12      | a2       | Arg 3                 | Caller-saved                |
| x13      | a3       | Arg 4                 | Caller-saved                |
| x14      | a4       | Arg 5                 | Caller-saved                |
| x15      | a5       | Arg 6                 | Caller-saved                |
| x16      | a6       | Arg 7                 | Caller-saved                |
| x17      | a7       | Arg 8                 | Caller-saved                |
| x18      | s2       | Saved                 | Callee-saved                |
| x19      | s3       | Saved                 | Callee-saved                |
| x20      | s4       | Saved                 | Callee-saved                |
| x21      | s5       | Saved                 | Callee-saved                |
| x22      | s6       | Saved                 | Callee-saved                |
| x23      | s7       | Saved                 | Callee-saved                |
| x24      | s8       | Saved                 | Callee-saved                |
| x25      | s9       | Saved                 | Callee-saved                |
| x26      | s10      | Saved                 | Callee-saved                |
| x27      | s11      | Saved                 | Callee-saved                |
| x28      | t3       | Temporary             | Caller-saved                |
| x29      | t4       | Temporary             | Caller-saved                |
| x30      | t5       | Temporary             | Caller-saved                |
| x31      | t6       | Temporary             | Caller-saved                |

---

## ğŸ“Œ Step 2: Calling Convention Summary

### ğŸ”¹ a0â€“a7 (x10â€“x17)
- **Purpose**: Function arguments and return values
- **Convention**: Caller-saved

### ğŸ”¹ s0â€“s11 (x8â€“x9, x18â€“x27)
- **Purpose**: Saved registers (used for variables that persist across function calls)
- **Convention**: Callee-saved

### ğŸ”¹ t0â€“t6 (x5â€“x7, x28â€“x31)
- **Purpose**: Temporaries
- **Convention**: Caller-saved (can be used freely without saving)

### ğŸ”¹ Special Registers
- **ra (x1)**: Return address
- **sp (x2)**: Stack pointer
- **fp (alias of s0)**: Frame pointer


## ğŸ“š What I Learned

- RISC-V uses **32 general-purpose registers (x0â€“x31)**.
- Each has an **ABI name** and a specific role in the **calling convention**.
- Learned the difference between:
  - **Caller-saved registers**: Must be saved by the caller if needed.
  - **Callee-saved registers**: Preserved across function calls by the called function.
- This understanding is essential for:
  - Writing and debugging assembly code
  - Understanding function call behavior
  - Managing memory and stack frames properly

