[
  {
    "directory": "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface",
    "arguments": [
      "/tools/Xilinx/2025.1/Vitis/vcxx/libexec/clang++",
      "--gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0",
      "-fhls",
      "-hls-syn-headers-dir=/tools/Xilinx/2025.1/Vitis/common/technology/autopilot",
      "-fhlstoplevel=ControlMemInterface",
      "-c",
      "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp"
    ],
    "file": "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp"
  },
  {
    "directory": "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/ControlMemInterface/ControlMemInterface",
    "arguments": [
      "/tools/Xilinx/2025.1/Vitis/vcxx/libexec/clang++",
      "--gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0",
      "-fhls-tb",
      "-hls-sim-headers-dir=/tools/Xilinx/2025.1/Vitis/include",
      "-c",
      "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface_tb.cpp"
    ],
    "file": "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface_tb.cpp"
  }
]