#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Mar 26 08:04:54 2020
# Process ID: 23885
# Current directory: /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_axi_dma_0_0_synth_1
# Command line: vivado -log system_axi_dma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_dma_0_0.tcl
# Log file: /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_axi_dma_0_0_synth_1/system_axi_dma_0_0.vds
# Journal file: /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.runs/system_axi_dma_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_axi_dma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.238 ; gain = 55.996 ; free physical = 2540 ; free virtual = 5682
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (6#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (7#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (8#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (9#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (10#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (11#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (12#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (13#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (13#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (14#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (15#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (16#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (16#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (17#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (18#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (19#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (20#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (21#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (21#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (22#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (23#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (23#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (23#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (23#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (23#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (24#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (24#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (24#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (24#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (24#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (53#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (54#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (55#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (56#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (57#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30258]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (58#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30258]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (59#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (60#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (61#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:53548]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (62#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:49590]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (63#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/9afd/hdl/axi_datamover_v5_1_vh_rfs.vhd:55410]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (64#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ipshared/e8cb/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (65#1) [/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/system.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:104]
Finished RTL Elaboration : Time (s): cpu = 00:03:11 ; elapsed = 00:03:13 . Memory (MB): peak = 1405.207 ; gain = 304.965 ; free physical = 3361 ; free virtual = 6566
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:12 ; elapsed = 00:03:13 . Memory (MB): peak = 1405.207 ; gain = 304.965 ; free physical = 3372 ; free virtual = 6577
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1570.223 ; gain = 0.000 ; free physical = 3111 ; free virtual = 6316
Finished Constraint Validation : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 3205 ; free virtual = 6410
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 3205 ; free virtual = 6410
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 3205 ; free virtual = 6410
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:28 ; elapsed = 00:03:30 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 3195 ; free virtual = 6400
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:03:35 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 3166 ; free virtual = 6371
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+-------------+---------------+----------------+
|Module Name            | RTL Object  | Depth x Width | Implemented As | 
+-----------------------+-------------+---------------+----------------+
|axi_datamover_mm2s_dre | s_case_i_64 | 64x3          | LUT            | 
|axi_datamover_mm2s_dre | s_case_i_64 | 64x3          | LUT            | 
+-----------------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:03:44 . Memory (MB): peak = 1570.223 ; gain = 469.980 ; free physical = 2998 ; free virtual = 6203
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2950 ; free virtual = 6155
Finished Technology Mapping : Time (s): cpu = 00:03:45 ; elapsed = 00:03:48 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2956 ; free virtual = 6160
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:03:48 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2955 ; free virtual = 6160
Finished Renaming Generated Instances : Time (s): cpu = 00:03:46 ; elapsed = 00:03:48 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2955 ; free virtual = 6160
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2955 ; free virtual = 6160
Finished Renaming Generated Ports : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2955 ; free virtual = 6160
Finished Handling Custom Attributes : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2956 ; free virtual = 6161
Finished Renaming Generated Nets : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2956 ; free virtual = 6161

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    17|
|2     |LUT1     |    41|
|3     |LUT2     |   101|
|4     |LUT3     |   185|
|5     |LUT4     |   112|
|6     |LUT5     |   191|
|7     |LUT6     |   360|
|8     |MUXF7    |    33|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |    66|
|12    |FDR      |     8|
|13    |FDRE     |  1055|
|14    |FDSE     |    21|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1607.965 ; gain = 507.723 ; free physical = 2956 ; free virtual = 6161
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:51 . Memory (MB): peak = 1607.973 ; gain = 520.316 ; free physical = 3014 ; free virtual = 6219
