// Seed: 1859000193
module module_0;
  wire id_2;
  module_3 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign module_1.id_2  = "";
endmodule
module module_1;
  assign id_1[-1] = -1;
  integer id_2, id_3 = "";
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input  uwire id_0,
    output tri   id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wire  id_4
);
  wire id_6;
  assign id_1 = ~id_3 - -1;
  id_7(
      id_0, id_0
  );
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire id_8, id_9;
  assign id_7 = id_6;
  wire id_10;
  xor primCall (id_1, id_3, id_4, id_6, id_7);
endmodule
module module_3;
  tri0 id_1, id_2;
  assign id_1 = -1;
  parameter id_3 = id_2 ^ -1;
  id_4(
      (~id_1), 1'b0, id_2, -1
  );
endmodule
