{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603123096596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603123096597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 10:58:16 2020 " "Processing started: Mon Oct 19 10:58:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603123096597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603123096597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off par -c par " "Command: quartus_map --read_settings_files=on --write_settings_files=off par -c par" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603123096597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603123097482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603123097482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 par-arqpar " "Found design unit 1: par-arqpar" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603123108451 ""} { "Info" "ISGN_ENTITY_NAME" "1 par " "Found entity 1: par" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603123108451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603123108451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "par " "Elaborating entity \"par\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603123108503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(32) " "VHDL Process Statement warning at par.vhd(32): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108504 "|par"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(35) " "VHDL Process Statement warning at par.vhd(35): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108504 "|par"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(40) " "VHDL Process Statement warning at par.vhd(40): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(43) " "VHDL Process Statement warning at par.vhd(43): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(49) " "VHDL Process Statement warning at par.vhd(49): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e par.vhd(52) " "VHDL Process Statement warning at par.vhd(52): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state par.vhd(28) " "VHDL Process Statement warning at par.vhd(28): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s par.vhd(28) " "VHDL Process Statement warning at par.vhd(28): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s par.vhd(28) " "Inferred latch for \"s\" at par.vhd(28)" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603123108505 "|par"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s\$latch " "Latch s\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal present_state\[1\]" {  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603123109017 ""}  } { { "par.vhd" "" { Text "A:/Zart Qrom/Documents/OneDrive - UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO/Computacion/11°/VLSI/Pruebas/Par asm/par.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603123109017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603123109105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603123109673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603123109673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603123109753 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603123109753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603123109753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603123109753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603123109801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 10:58:29 2020 " "Processing ended: Mon Oct 19 10:58:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603123109801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603123109801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603123109801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603123109801 ""}
