// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/18/2023 00:44:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SOC (
	ADC_CONVST,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	GPIO);
output 	ADC_CONVST;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
input 	[9:0] SW;
output 	[35:0] GPIO;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_DOUT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Clock_Div|Add0~109_sumout ;
wire \Clock_Div|Add0~110 ;
wire \Clock_Div|Add0~105_sumout ;
wire \Clock_Div|Add0~106 ;
wire \Clock_Div|Add0~101_sumout ;
wire \Clock_Div|Add0~102 ;
wire \Clock_Div|Add0~97_sumout ;
wire \Clock_Div|counter[3]~DUPLICATE_q ;
wire \Clock_Div|Add0~98 ;
wire \Clock_Div|Add0~29_sumout ;
wire \Clock_Div|Add0~30 ;
wire \Clock_Div|Add0~33_sumout ;
wire \Clock_Div|Add0~34 ;
wire \Clock_Div|Add0~25_sumout ;
wire \Clock_Div|Add0~26 ;
wire \Clock_Div|Add0~21_sumout ;
wire \Clock_Div|Add0~22 ;
wire \Clock_Div|Add0~17_sumout ;
wire \Clock_Div|Add0~18 ;
wire \Clock_Div|Add0~13_sumout ;
wire \Clock_Div|Add0~14 ;
wire \Clock_Div|Add0~9_sumout ;
wire \Clock_Div|Add0~10 ;
wire \Clock_Div|Add0~5_sumout ;
wire \Clock_Div|Add0~6 ;
wire \Clock_Div|Add0~2 ;
wire \Clock_Div|Add0~65_sumout ;
wire \Clock_Div|Add0~66 ;
wire \Clock_Div|Add0~81_sumout ;
wire \Clock_Div|Add0~82 ;
wire \Clock_Div|Add0~77_sumout ;
wire \Clock_Div|Add0~78 ;
wire \Clock_Div|Add0~93_sumout ;
wire \Clock_Div|Add0~94 ;
wire \Clock_Div|Add0~89_sumout ;
wire \Clock_Div|Add0~90 ;
wire \Clock_Div|Add0~73_sumout ;
wire \Clock_Div|counter[18]~DUPLICATE_q ;
wire \Clock_Div|Add0~74 ;
wire \Clock_Div|Add0~69_sumout ;
wire \Clock_Div|Add0~70 ;
wire \Clock_Div|Add0~85_sumout ;
wire \Clock_Div|counter[14]~DUPLICATE_q ;
wire \Clock_Div|LessThan0~2_combout ;
wire \Clock_Div|Add0~86 ;
wire \Clock_Div|Add0~37_sumout ;
wire \Clock_Div|Add0~38 ;
wire \Clock_Div|Add0~61_sumout ;
wire \Clock_Div|Add0~62 ;
wire \Clock_Div|Add0~57_sumout ;
wire \Clock_Div|Add0~58 ;
wire \Clock_Div|Add0~53_sumout ;
wire \Clock_Div|Add0~54 ;
wire \Clock_Div|Add0~49_sumout ;
wire \Clock_Div|Add0~50 ;
wire \Clock_Div|Add0~45_sumout ;
wire \Clock_Div|Add0~46 ;
wire \Clock_Div|Add0~41_sumout ;
wire \Clock_Div|LessThan0~0_combout ;
wire \Clock_Div|LessThan0~6_combout ;
wire \Clock_Div|LessThan0~5_combout ;
wire \Clock_Div|LessThan0~1_combout ;
wire \Clock_Div|LessThan0~3_combout ;
wire \Clock_Div|LessThan0~4_combout ;
wire \Clock_Div|Add0~1_sumout ;
wire \Clock_Div|counter[12]~DUPLICATE_q ;
wire \Clock_Div|LessThan1~0_combout ;
wire \Clock_Div|LessThan1~1_combout ;
wire \Clock_Div|LessThan1~3_combout ;
wire \Clock_Div|LessThan1~2_combout ;
wire \Clock_Div|LessThan1~4_combout ;
wire \Clock_Div|clk_out~q ;
wire \CPU|RAM_A|Decoder2~0_combout ;
wire \CPU|RAM_A|out~0_combout ;
wire \CPU|Reg_En_A|Decoder0~1_combout ;
wire \CPU|Mux_A|out[0]~3_combout ;
wire \CPU|ALU|addbit[0].stage|Cout~0_combout ;
wire \CPU|RAM_A|Decoder0~2_combout ;
wire \CPU|Mux_A|out[1]~0_combout ;
wire \CPU|Reg_B|out[1]~feeder_combout ;
wire \CPU|Reg_B|out[2]~feeder_combout ;
wire \CPU|ALU|addbit[2].stage|Sum~0_combout ;
wire \CPU|Mux_A|out[2]~2_combout ;
wire \CPU|ALU|addbit[2].stage|Cout~0_combout ;
wire \CPU|ALU|addbit[3].stage|Cout~0_combout ;
wire \CPU|DF_A|out~feeder_combout ;
wire \CPU|DF_A|out~q ;
wire \CPU|PC|out~2_combout ;
wire \CPU|PC|out~3_combout ;
wire \CPU|PC|out~1_combout ;
wire \CPU|PC|out~0_combout ;
wire \CPU|RAM_A|WideOr0~0_combout ;
wire \CPU|Reg_En_A|Decoder0~2_combout ;
wire \CPU|Mux_A|out[3]~1_combout ;
wire \CPU|Reg_O|out[3]~feeder_combout ;
wire \CPU|Reg_En_A|Decoder0~0_combout ;
wire \CPU|Reg_O|out[2]~feeder_combout ;
wire \CPU|Reg_O|out[0]~feeder_combout ;
wire \CPU|Reg_O|out[1]~feeder_combout ;
wire \CPU|Display_A|U_G|Display[0]~0_combout ;
wire \CPU|Reg_O|out[0]~DUPLICATE_q ;
wire \CPU|Display_A|U_G|Display[5]~1_combout ;
wire \CPU|Display_A|U_G|Display[6]~2_combout ;
wire \CPU|Display_A|U_C|out~0_combout ;
wire \CPU|Display_B|U_G|Display[0]~0_combout ;
wire \CPU|Display_B|U_G|Display[5]~1_combout ;
wire \CPU|Display_B|U_G|Display[6]~2_combout ;
wire \CPU|Display_B|U_C|out~0_combout ;
wire \CPU|RAM_A|Decoder0~0_combout ;
wire \CPU|RAM_A|Decoder0~1_combout ;
wire \CPU|RAM_A|Decoder0~3_combout ;
wire [27:0] \Clock_Div|counter ;
wire [3:0] \CPU|Reg_O|out ;
wire [6:0] \CPU|Display_B|U_G|Display ;
wire [6:0] \CPU|Display_A|U_G|Display ;
wire [3:0] \CPU|Reg_B|out ;
wire [3:0] \CPU|PC|out ;
wire [3:0] \CPU|Reg_A|out ;


// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\CPU|Display_A|U_G|Display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\CPU|Display_A|U_G|Display [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\CPU|Display_A|U_G|Display [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\CPU|Display_A|U_G|Display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\CPU|Display_A|U_G|Display [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\CPU|Display_A|U_G|Display[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\CPU|Display_A|U_G|Display[6]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CPU|Display_A|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CPU|Display_A|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CPU|Display_A|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CPU|Display_A|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\CPU|Display_B|U_G|Display[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\CPU|Display_B|U_G|Display [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\CPU|Display_B|U_G|Display [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\CPU|Display_B|U_G|Display [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\CPU|Display_B|U_G|Display [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\CPU|Display_B|U_G|Display[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\CPU|Display_B|U_G|Display[6]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\CPU|Display_B|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\CPU|Display_B|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\CPU|Display_B|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\CPU|Display_B|U_C|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\CPU|RAM_A|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\CPU|RAM_A|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\CPU|RAM_A|Decoder2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\CPU|RAM_A|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\CPU|RAM_A|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\CPU|RAM_A|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\CPU|RAM_A|Decoder0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\CPU|PC|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
defparam \GPIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
defparam \GPIO[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
defparam \GPIO[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
defparam \GPIO[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
defparam \GPIO[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
defparam \GPIO[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
defparam \GPIO[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
defparam \GPIO[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
defparam \GPIO[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
defparam \GPIO[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
defparam \GPIO[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
defparam \GPIO[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
defparam \GPIO[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
defparam \GPIO[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
defparam \GPIO[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
defparam \GPIO[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
defparam \GPIO[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
defparam \GPIO[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
defparam \GPIO[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
defparam \GPIO[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
defparam \GPIO[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
defparam \GPIO[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
defparam \GPIO[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
defparam \GPIO[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
defparam \GPIO[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
defparam \GPIO[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
defparam \GPIO[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
defparam \GPIO[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
defparam \GPIO[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
defparam \GPIO[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
defparam \GPIO[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
defparam \GPIO[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
defparam \GPIO[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
defparam \GPIO[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
defparam \GPIO[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
defparam \GPIO[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \Clock_Div|Add0~109 (
// Equation(s):
// \Clock_Div|Add0~109_sumout  = SUM(( \Clock_Div|counter [0] ) + ( VCC ) + ( !VCC ))
// \Clock_Div|Add0~110  = CARRY(( \Clock_Div|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~109_sumout ),
	.cout(\Clock_Div|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~109 .extended_lut = "off";
defparam \Clock_Div|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \Clock_Div|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N32
dffeas \Clock_Div|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[0] .is_wysiwyg = "true";
defparam \Clock_Div|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \Clock_Div|Add0~105 (
// Equation(s):
// \Clock_Div|Add0~105_sumout  = SUM(( \Clock_Div|counter [1] ) + ( GND ) + ( \Clock_Div|Add0~110  ))
// \Clock_Div|Add0~106  = CARRY(( \Clock_Div|counter [1] ) + ( GND ) + ( \Clock_Div|Add0~110  ))

	.dataa(!\Clock_Div|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~105_sumout ),
	.cout(\Clock_Div|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~105 .extended_lut = "off";
defparam \Clock_Div|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N35
dffeas \Clock_Div|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[1] .is_wysiwyg = "true";
defparam \Clock_Div|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N36
cyclonev_lcell_comb \Clock_Div|Add0~101 (
// Equation(s):
// \Clock_Div|Add0~101_sumout  = SUM(( \Clock_Div|counter [2] ) + ( GND ) + ( \Clock_Div|Add0~106  ))
// \Clock_Div|Add0~102  = CARRY(( \Clock_Div|counter [2] ) + ( GND ) + ( \Clock_Div|Add0~106  ))

	.dataa(!\Clock_Div|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~101_sumout ),
	.cout(\Clock_Div|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~101 .extended_lut = "off";
defparam \Clock_Div|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N38
dffeas \Clock_Div|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[2] .is_wysiwyg = "true";
defparam \Clock_Div|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \Clock_Div|Add0~97 (
// Equation(s):
// \Clock_Div|Add0~97_sumout  = SUM(( \Clock_Div|counter[3]~DUPLICATE_q  ) + ( GND ) + ( \Clock_Div|Add0~102  ))
// \Clock_Div|Add0~98  = CARRY(( \Clock_Div|counter[3]~DUPLICATE_q  ) + ( GND ) + ( \Clock_Div|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~97_sumout ),
	.cout(\Clock_Div|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~97 .extended_lut = "off";
defparam \Clock_Div|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N40
dffeas \Clock_Div|counter[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Clock_Div|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \Clock_Div|Add0~29 (
// Equation(s):
// \Clock_Div|Add0~29_sumout  = SUM(( \Clock_Div|counter [4] ) + ( GND ) + ( \Clock_Div|Add0~98  ))
// \Clock_Div|Add0~30  = CARRY(( \Clock_Div|counter [4] ) + ( GND ) + ( \Clock_Div|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Clock_Div|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~29_sumout ),
	.cout(\Clock_Div|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~29 .extended_lut = "off";
defparam \Clock_Div|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Clock_Div|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N43
dffeas \Clock_Div|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[4] .is_wysiwyg = "true";
defparam \Clock_Div|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N45
cyclonev_lcell_comb \Clock_Div|Add0~33 (
// Equation(s):
// \Clock_Div|Add0~33_sumout  = SUM(( \Clock_Div|counter [5] ) + ( GND ) + ( \Clock_Div|Add0~30  ))
// \Clock_Div|Add0~34  = CARRY(( \Clock_Div|counter [5] ) + ( GND ) + ( \Clock_Div|Add0~30  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~33_sumout ),
	.cout(\Clock_Div|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~33 .extended_lut = "off";
defparam \Clock_Div|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N47
dffeas \Clock_Div|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[5] .is_wysiwyg = "true";
defparam \Clock_Div|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N48
cyclonev_lcell_comb \Clock_Div|Add0~25 (
// Equation(s):
// \Clock_Div|Add0~25_sumout  = SUM(( \Clock_Div|counter [6] ) + ( GND ) + ( \Clock_Div|Add0~34  ))
// \Clock_Div|Add0~26  = CARRY(( \Clock_Div|counter [6] ) + ( GND ) + ( \Clock_Div|Add0~34  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~25_sumout ),
	.cout(\Clock_Div|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~25 .extended_lut = "off";
defparam \Clock_Div|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N49
dffeas \Clock_Div|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[6] .is_wysiwyg = "true";
defparam \Clock_Div|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \Clock_Div|Add0~21 (
// Equation(s):
// \Clock_Div|Add0~21_sumout  = SUM(( \Clock_Div|counter [7] ) + ( GND ) + ( \Clock_Div|Add0~26  ))
// \Clock_Div|Add0~22  = CARRY(( \Clock_Div|counter [7] ) + ( GND ) + ( \Clock_Div|Add0~26  ))

	.dataa(!\Clock_Div|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~21_sumout ),
	.cout(\Clock_Div|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~21 .extended_lut = "off";
defparam \Clock_Div|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N53
dffeas \Clock_Div|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[7] .is_wysiwyg = "true";
defparam \Clock_Div|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N54
cyclonev_lcell_comb \Clock_Div|Add0~17 (
// Equation(s):
// \Clock_Div|Add0~17_sumout  = SUM(( \Clock_Div|counter [8] ) + ( GND ) + ( \Clock_Div|Add0~22  ))
// \Clock_Div|Add0~18  = CARRY(( \Clock_Div|counter [8] ) + ( GND ) + ( \Clock_Div|Add0~22  ))

	.dataa(!\Clock_Div|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~17_sumout ),
	.cout(\Clock_Div|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~17 .extended_lut = "off";
defparam \Clock_Div|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N56
dffeas \Clock_Div|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[8] .is_wysiwyg = "true";
defparam \Clock_Div|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N57
cyclonev_lcell_comb \Clock_Div|Add0~13 (
// Equation(s):
// \Clock_Div|Add0~13_sumout  = SUM(( \Clock_Div|counter [9] ) + ( GND ) + ( \Clock_Div|Add0~18  ))
// \Clock_Div|Add0~14  = CARRY(( \Clock_Div|counter [9] ) + ( GND ) + ( \Clock_Div|Add0~18  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~13_sumout ),
	.cout(\Clock_Div|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~13 .extended_lut = "off";
defparam \Clock_Div|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N59
dffeas \Clock_Div|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[9] .is_wysiwyg = "true";
defparam \Clock_Div|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N0
cyclonev_lcell_comb \Clock_Div|Add0~9 (
// Equation(s):
// \Clock_Div|Add0~9_sumout  = SUM(( \Clock_Div|counter [10] ) + ( GND ) + ( \Clock_Div|Add0~14  ))
// \Clock_Div|Add0~10  = CARRY(( \Clock_Div|counter [10] ) + ( GND ) + ( \Clock_Div|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~9_sumout ),
	.cout(\Clock_Div|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~9 .extended_lut = "off";
defparam \Clock_Div|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N1
dffeas \Clock_Div|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[10] .is_wysiwyg = "true";
defparam \Clock_Div|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N3
cyclonev_lcell_comb \Clock_Div|Add0~5 (
// Equation(s):
// \Clock_Div|Add0~5_sumout  = SUM(( \Clock_Div|counter [11] ) + ( GND ) + ( \Clock_Div|Add0~10  ))
// \Clock_Div|Add0~6  = CARRY(( \Clock_Div|counter [11] ) + ( GND ) + ( \Clock_Div|Add0~10  ))

	.dataa(!\Clock_Div|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~5_sumout ),
	.cout(\Clock_Div|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~5 .extended_lut = "off";
defparam \Clock_Div|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N5
dffeas \Clock_Div|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[11] .is_wysiwyg = "true";
defparam \Clock_Div|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N6
cyclonev_lcell_comb \Clock_Div|Add0~1 (
// Equation(s):
// \Clock_Div|Add0~1_sumout  = SUM(( \Clock_Div|counter [12] ) + ( GND ) + ( \Clock_Div|Add0~6  ))
// \Clock_Div|Add0~2  = CARRY(( \Clock_Div|counter [12] ) + ( GND ) + ( \Clock_Div|Add0~6  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~1_sumout ),
	.cout(\Clock_Div|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~1 .extended_lut = "off";
defparam \Clock_Div|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N9
cyclonev_lcell_comb \Clock_Div|Add0~65 (
// Equation(s):
// \Clock_Div|Add0~65_sumout  = SUM(( \Clock_Div|counter [13] ) + ( GND ) + ( \Clock_Div|Add0~2  ))
// \Clock_Div|Add0~66  = CARRY(( \Clock_Div|counter [13] ) + ( GND ) + ( \Clock_Div|Add0~2  ))

	.dataa(!\Clock_Div|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~65_sumout ),
	.cout(\Clock_Div|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~65 .extended_lut = "off";
defparam \Clock_Div|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N10
dffeas \Clock_Div|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[13] .is_wysiwyg = "true";
defparam \Clock_Div|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N12
cyclonev_lcell_comb \Clock_Div|Add0~81 (
// Equation(s):
// \Clock_Div|Add0~81_sumout  = SUM(( \Clock_Div|counter [14] ) + ( GND ) + ( \Clock_Div|Add0~66  ))
// \Clock_Div|Add0~82  = CARRY(( \Clock_Div|counter [14] ) + ( GND ) + ( \Clock_Div|Add0~66  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~81_sumout ),
	.cout(\Clock_Div|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~81 .extended_lut = "off";
defparam \Clock_Div|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N14
dffeas \Clock_Div|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[14] .is_wysiwyg = "true";
defparam \Clock_Div|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N15
cyclonev_lcell_comb \Clock_Div|Add0~77 (
// Equation(s):
// \Clock_Div|Add0~77_sumout  = SUM(( \Clock_Div|counter [15] ) + ( GND ) + ( \Clock_Div|Add0~82  ))
// \Clock_Div|Add0~78  = CARRY(( \Clock_Div|counter [15] ) + ( GND ) + ( \Clock_Div|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~77_sumout ),
	.cout(\Clock_Div|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~77 .extended_lut = "off";
defparam \Clock_Div|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N16
dffeas \Clock_Div|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[15] .is_wysiwyg = "true";
defparam \Clock_Div|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N18
cyclonev_lcell_comb \Clock_Div|Add0~93 (
// Equation(s):
// \Clock_Div|Add0~93_sumout  = SUM(( \Clock_Div|counter [16] ) + ( GND ) + ( \Clock_Div|Add0~78  ))
// \Clock_Div|Add0~94  = CARRY(( \Clock_Div|counter [16] ) + ( GND ) + ( \Clock_Div|Add0~78  ))

	.dataa(!\Clock_Div|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~93_sumout ),
	.cout(\Clock_Div|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~93 .extended_lut = "off";
defparam \Clock_Div|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N20
dffeas \Clock_Div|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[16] .is_wysiwyg = "true";
defparam \Clock_Div|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N21
cyclonev_lcell_comb \Clock_Div|Add0~89 (
// Equation(s):
// \Clock_Div|Add0~89_sumout  = SUM(( GND ) + ( \Clock_Div|counter [17] ) + ( \Clock_Div|Add0~94  ))
// \Clock_Div|Add0~90  = CARRY(( GND ) + ( \Clock_Div|counter [17] ) + ( \Clock_Div|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Clock_Div|counter [17]),
	.datag(gnd),
	.cin(\Clock_Div|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~89_sumout ),
	.cout(\Clock_Div|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~89 .extended_lut = "off";
defparam \Clock_Div|Add0~89 .lut_mask = 64'h0000FF0000000000;
defparam \Clock_Div|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N22
dffeas \Clock_Div|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[17] .is_wysiwyg = "true";
defparam \Clock_Div|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N24
cyclonev_lcell_comb \Clock_Div|Add0~73 (
// Equation(s):
// \Clock_Div|Add0~73_sumout  = SUM(( \Clock_Div|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \Clock_Div|Add0~90  ))
// \Clock_Div|Add0~74  = CARRY(( \Clock_Div|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \Clock_Div|Add0~90  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~73_sumout ),
	.cout(\Clock_Div|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~73 .extended_lut = "off";
defparam \Clock_Div|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N25
dffeas \Clock_Div|counter[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \Clock_Div|counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N27
cyclonev_lcell_comb \Clock_Div|Add0~69 (
// Equation(s):
// \Clock_Div|Add0~69_sumout  = SUM(( \Clock_Div|counter [19] ) + ( GND ) + ( \Clock_Div|Add0~74  ))
// \Clock_Div|Add0~70  = CARRY(( \Clock_Div|counter [19] ) + ( GND ) + ( \Clock_Div|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~69_sumout ),
	.cout(\Clock_Div|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~69 .extended_lut = "off";
defparam \Clock_Div|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N28
dffeas \Clock_Div|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[19] .is_wysiwyg = "true";
defparam \Clock_Div|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N30
cyclonev_lcell_comb \Clock_Div|Add0~85 (
// Equation(s):
// \Clock_Div|Add0~85_sumout  = SUM(( \Clock_Div|counter [20] ) + ( GND ) + ( \Clock_Div|Add0~70  ))
// \Clock_Div|Add0~86  = CARRY(( \Clock_Div|counter [20] ) + ( GND ) + ( \Clock_Div|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~85_sumout ),
	.cout(\Clock_Div|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~85 .extended_lut = "off";
defparam \Clock_Div|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N31
dffeas \Clock_Div|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[20] .is_wysiwyg = "true";
defparam \Clock_Div|counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y1_N13
dffeas \Clock_Div|counter[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \Clock_Div|counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \Clock_Div|LessThan0~2 (
// Equation(s):
// \Clock_Div|LessThan0~2_combout  = ( !\Clock_Div|counter [15] & ( !\Clock_Div|counter [16] & ( (!\Clock_Div|counter [19] & (!\Clock_Div|counter [20] & !\Clock_Div|counter[14]~DUPLICATE_q )) ) ) )

	.dataa(!\Clock_Div|counter [19]),
	.datab(gnd),
	.datac(!\Clock_Div|counter [20]),
	.datad(!\Clock_Div|counter[14]~DUPLICATE_q ),
	.datae(!\Clock_Div|counter [15]),
	.dataf(!\Clock_Div|counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~2 .extended_lut = "off";
defparam \Clock_Div|LessThan0~2 .lut_mask = 64'hA000000000000000;
defparam \Clock_Div|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N33
cyclonev_lcell_comb \Clock_Div|Add0~37 (
// Equation(s):
// \Clock_Div|Add0~37_sumout  = SUM(( \Clock_Div|counter [21] ) + ( GND ) + ( \Clock_Div|Add0~86  ))
// \Clock_Div|Add0~38  = CARRY(( \Clock_Div|counter [21] ) + ( GND ) + ( \Clock_Div|Add0~86  ))

	.dataa(!\Clock_Div|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~37_sumout ),
	.cout(\Clock_Div|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~37 .extended_lut = "off";
defparam \Clock_Div|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N34
dffeas \Clock_Div|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[21] .is_wysiwyg = "true";
defparam \Clock_Div|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N36
cyclonev_lcell_comb \Clock_Div|Add0~61 (
// Equation(s):
// \Clock_Div|Add0~61_sumout  = SUM(( \Clock_Div|counter [22] ) + ( GND ) + ( \Clock_Div|Add0~38  ))
// \Clock_Div|Add0~62  = CARRY(( \Clock_Div|counter [22] ) + ( GND ) + ( \Clock_Div|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~61_sumout ),
	.cout(\Clock_Div|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~61 .extended_lut = "off";
defparam \Clock_Div|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N37
dffeas \Clock_Div|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[22] .is_wysiwyg = "true";
defparam \Clock_Div|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N39
cyclonev_lcell_comb \Clock_Div|Add0~57 (
// Equation(s):
// \Clock_Div|Add0~57_sumout  = SUM(( \Clock_Div|counter [23] ) + ( GND ) + ( \Clock_Div|Add0~62  ))
// \Clock_Div|Add0~58  = CARRY(( \Clock_Div|counter [23] ) + ( GND ) + ( \Clock_Div|Add0~62  ))

	.dataa(!\Clock_Div|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~57_sumout ),
	.cout(\Clock_Div|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~57 .extended_lut = "off";
defparam \Clock_Div|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Clock_Div|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N41
dffeas \Clock_Div|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[23] .is_wysiwyg = "true";
defparam \Clock_Div|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N42
cyclonev_lcell_comb \Clock_Div|Add0~53 (
// Equation(s):
// \Clock_Div|Add0~53_sumout  = SUM(( GND ) + ( \Clock_Div|counter [24] ) + ( \Clock_Div|Add0~58  ))
// \Clock_Div|Add0~54  = CARRY(( GND ) + ( \Clock_Div|counter [24] ) + ( \Clock_Div|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Clock_Div|counter [24]),
	.datag(gnd),
	.cin(\Clock_Div|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~53_sumout ),
	.cout(\Clock_Div|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~53 .extended_lut = "off";
defparam \Clock_Div|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \Clock_Div|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N44
dffeas \Clock_Div|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[24] .is_wysiwyg = "true";
defparam \Clock_Div|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N45
cyclonev_lcell_comb \Clock_Div|Add0~49 (
// Equation(s):
// \Clock_Div|Add0~49_sumout  = SUM(( \Clock_Div|counter [25] ) + ( GND ) + ( \Clock_Div|Add0~54  ))
// \Clock_Div|Add0~50  = CARRY(( \Clock_Div|counter [25] ) + ( GND ) + ( \Clock_Div|Add0~54  ))

	.dataa(gnd),
	.datab(!\Clock_Div|counter [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~49_sumout ),
	.cout(\Clock_Div|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~49 .extended_lut = "off";
defparam \Clock_Div|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Clock_Div|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N47
dffeas \Clock_Div|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[25] .is_wysiwyg = "true";
defparam \Clock_Div|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N48
cyclonev_lcell_comb \Clock_Div|Add0~45 (
// Equation(s):
// \Clock_Div|Add0~45_sumout  = SUM(( \Clock_Div|counter [26] ) + ( GND ) + ( \Clock_Div|Add0~50  ))
// \Clock_Div|Add0~46  = CARRY(( \Clock_Div|counter [26] ) + ( GND ) + ( \Clock_Div|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~45_sumout ),
	.cout(\Clock_Div|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~45 .extended_lut = "off";
defparam \Clock_Div|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N50
dffeas \Clock_Div|counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[26] .is_wysiwyg = "true";
defparam \Clock_Div|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N51
cyclonev_lcell_comb \Clock_Div|Add0~41 (
// Equation(s):
// \Clock_Div|Add0~41_sumout  = SUM(( \Clock_Div|counter [27] ) + ( GND ) + ( \Clock_Div|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Clock_Div|counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Clock_Div|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Clock_Div|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|Add0~41 .extended_lut = "off";
defparam \Clock_Div|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Clock_Div|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N53
dffeas \Clock_Div|counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[27] .is_wysiwyg = "true";
defparam \Clock_Div|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N54
cyclonev_lcell_comb \Clock_Div|LessThan0~0 (
// Equation(s):
// \Clock_Div|LessThan0~0_combout  = ( !\Clock_Div|counter [25] & ( !\Clock_Div|counter [24] & ( (!\Clock_Div|counter [26] & (!\Clock_Div|counter [27] & (!\Clock_Div|counter [22] & !\Clock_Div|counter [23]))) ) ) )

	.dataa(!\Clock_Div|counter [26]),
	.datab(!\Clock_Div|counter [27]),
	.datac(!\Clock_Div|counter [22]),
	.datad(!\Clock_Div|counter [23]),
	.datae(!\Clock_Div|counter [25]),
	.dataf(!\Clock_Div|counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~0 .extended_lut = "off";
defparam \Clock_Div|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \Clock_Div|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N27
cyclonev_lcell_comb \Clock_Div|LessThan0~6 (
// Equation(s):
// \Clock_Div|LessThan0~6_combout  = ( \Clock_Div|counter [8] & ( \Clock_Div|counter [7] & ( \Clock_Div|counter [10] ) ) ) # ( !\Clock_Div|counter [8] & ( \Clock_Div|counter [7] & ( (\Clock_Div|counter [9] & \Clock_Div|counter [10]) ) ) ) # ( 
// \Clock_Div|counter [8] & ( !\Clock_Div|counter [7] & ( (\Clock_Div|counter [9] & \Clock_Div|counter [10]) ) ) ) # ( !\Clock_Div|counter [8] & ( !\Clock_Div|counter [7] & ( (\Clock_Div|counter [9] & \Clock_Div|counter [10]) ) ) )

	.dataa(gnd),
	.datab(!\Clock_Div|counter [9]),
	.datac(!\Clock_Div|counter [10]),
	.datad(gnd),
	.datae(!\Clock_Div|counter [8]),
	.dataf(!\Clock_Div|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~6 .extended_lut = "off";
defparam \Clock_Div|LessThan0~6 .lut_mask = 64'h0303030303030F0F;
defparam \Clock_Div|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N41
dffeas \Clock_Div|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[3] .is_wysiwyg = "true";
defparam \Clock_Div|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N18
cyclonev_lcell_comb \Clock_Div|LessThan0~5 (
// Equation(s):
// \Clock_Div|LessThan0~5_combout  = ( \Clock_Div|counter [4] & ( \Clock_Div|counter [3] & ( (!\Clock_Div|counter [5] & ((!\Clock_Div|counter [1]) # ((!\Clock_Div|counter [2]) # (!\Clock_Div|counter [0])))) ) ) ) # ( !\Clock_Div|counter [4] & ( 
// \Clock_Div|counter [3] & ( !\Clock_Div|counter [5] ) ) ) # ( \Clock_Div|counter [4] & ( !\Clock_Div|counter [3] & ( !\Clock_Div|counter [5] ) ) ) # ( !\Clock_Div|counter [4] & ( !\Clock_Div|counter [3] & ( !\Clock_Div|counter [5] ) ) )

	.dataa(!\Clock_Div|counter [1]),
	.datab(!\Clock_Div|counter [5]),
	.datac(!\Clock_Div|counter [2]),
	.datad(!\Clock_Div|counter [0]),
	.datae(!\Clock_Div|counter [4]),
	.dataf(!\Clock_Div|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~5 .extended_lut = "off";
defparam \Clock_Div|LessThan0~5 .lut_mask = 64'hCCCCCCCCCCCCCCC8;
defparam \Clock_Div|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N12
cyclonev_lcell_comb \Clock_Div|LessThan0~1 (
// Equation(s):
// \Clock_Div|LessThan0~1_combout  = ( \Clock_Div|counter [6] & ( !\Clock_Div|counter [11] & ( (!\Clock_Div|LessThan0~6_combout  & !\Clock_Div|counter[12]~DUPLICATE_q ) ) ) ) # ( !\Clock_Div|counter [6] & ( !\Clock_Div|counter [11] & ( 
// (!\Clock_Div|counter[12]~DUPLICATE_q  & ((!\Clock_Div|LessThan0~6_combout ) # ((\Clock_Div|LessThan0~5_combout  & !\Clock_Div|counter [9])))) ) ) )

	.dataa(!\Clock_Div|LessThan0~6_combout ),
	.datab(!\Clock_Div|counter[12]~DUPLICATE_q ),
	.datac(!\Clock_Div|LessThan0~5_combout ),
	.datad(!\Clock_Div|counter [9]),
	.datae(!\Clock_Div|counter [6]),
	.dataf(!\Clock_Div|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~1 .extended_lut = "off";
defparam \Clock_Div|LessThan0~1 .lut_mask = 64'h8C88888800000000;
defparam \Clock_Div|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N57
cyclonev_lcell_comb \Clock_Div|LessThan0~3 (
// Equation(s):
// \Clock_Div|LessThan0~3_combout  = ( \Clock_Div|counter [20] & ( \Clock_Div|counter [21] ) ) # ( !\Clock_Div|counter [20] & ( \Clock_Div|counter [21] & ( ((\Clock_Div|counter[18]~DUPLICATE_q  & \Clock_Div|counter [17])) # (\Clock_Div|counter [19]) ) ) )

	.dataa(!\Clock_Div|counter[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Clock_Div|counter [17]),
	.datad(!\Clock_Div|counter [19]),
	.datae(!\Clock_Div|counter [20]),
	.dataf(!\Clock_Div|counter [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~3 .extended_lut = "off";
defparam \Clock_Div|LessThan0~3 .lut_mask = 64'h0000000005FFFFFF;
defparam \Clock_Div|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \Clock_Div|LessThan0~4 (
// Equation(s):
// \Clock_Div|LessThan0~4_combout  = ( \Clock_Div|counter [13] & ( (!\Clock_Div|LessThan0~0_combout ) # ((\Clock_Div|LessThan0~3_combout  & ((!\Clock_Div|LessThan0~2_combout ) # (!\Clock_Div|LessThan0~1_combout )))) ) ) # ( !\Clock_Div|counter [13] & ( 
// (!\Clock_Div|LessThan0~0_combout ) # ((!\Clock_Div|LessThan0~2_combout  & \Clock_Div|LessThan0~3_combout )) ) )

	.dataa(!\Clock_Div|LessThan0~2_combout ),
	.datab(!\Clock_Div|LessThan0~0_combout ),
	.datac(!\Clock_Div|LessThan0~1_combout ),
	.datad(!\Clock_Div|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\Clock_Div|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan0~4 .extended_lut = "off";
defparam \Clock_Div|LessThan0~4 .lut_mask = 64'hCCEECCEECCFECCFE;
defparam \Clock_Div|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N8
dffeas \Clock_Div|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[12] .is_wysiwyg = "true";
defparam \Clock_Div|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y1_N7
dffeas \Clock_Div|counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \Clock_Div|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N0
cyclonev_lcell_comb \Clock_Div|LessThan1~0 (
// Equation(s):
// \Clock_Div|LessThan1~0_combout  = ( \Clock_Div|counter [4] & ( (!\Clock_Div|counter [8] & ((!\Clock_Div|counter [7]) # (!\Clock_Div|counter [6]))) ) ) # ( !\Clock_Div|counter [4] & ( (!\Clock_Div|counter [8] & ((!\Clock_Div|counter [5]) # 
// ((!\Clock_Div|counter [7]) # (!\Clock_Div|counter [6])))) ) )

	.dataa(!\Clock_Div|counter [8]),
	.datab(!\Clock_Div|counter [5]),
	.datac(!\Clock_Div|counter [7]),
	.datad(!\Clock_Div|counter [6]),
	.datae(!\Clock_Div|counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan1~0 .extended_lut = "off";
defparam \Clock_Div|LessThan1~0 .lut_mask = 64'hAAA8AAA0AAA8AAA0;
defparam \Clock_Div|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \Clock_Div|LessThan1~1 (
// Equation(s):
// \Clock_Div|LessThan1~1_combout  = ( \Clock_Div|counter [9] & ( \Clock_Div|counter [11] & ( \Clock_Div|counter[12]~DUPLICATE_q  ) ) ) # ( !\Clock_Div|counter [9] & ( \Clock_Div|counter [11] & ( \Clock_Div|counter[12]~DUPLICATE_q  ) ) ) # ( 
// \Clock_Div|counter [9] & ( !\Clock_Div|counter [11] & ( (\Clock_Div|counter[12]~DUPLICATE_q  & ((!\Clock_Div|LessThan1~0_combout ) # (\Clock_Div|counter [10]))) ) ) ) # ( !\Clock_Div|counter [9] & ( !\Clock_Div|counter [11] & ( 
// (\Clock_Div|counter[12]~DUPLICATE_q  & \Clock_Div|counter [10]) ) ) )

	.dataa(gnd),
	.datab(!\Clock_Div|counter[12]~DUPLICATE_q ),
	.datac(!\Clock_Div|LessThan1~0_combout ),
	.datad(!\Clock_Div|counter [10]),
	.datae(!\Clock_Div|counter [9]),
	.dataf(!\Clock_Div|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan1~1 .extended_lut = "off";
defparam \Clock_Div|LessThan1~1 .lut_mask = 64'h0033303333333333;
defparam \Clock_Div|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N26
dffeas \Clock_Div|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Clock_Div|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Clock_Div|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|counter[18] .is_wysiwyg = "true";
defparam \Clock_Div|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N39
cyclonev_lcell_comb \Clock_Div|LessThan1~3 (
// Equation(s):
// \Clock_Div|LessThan1~3_combout  = ( \Clock_Div|counter [16] & ( (\Clock_Div|counter [20] & (((\Clock_Div|counter [17]) # (\Clock_Div|counter [18])) # (\Clock_Div|counter [19]))) ) ) # ( !\Clock_Div|counter [16] & ( (\Clock_Div|counter [20] & 
// ((\Clock_Div|counter [18]) # (\Clock_Div|counter [19]))) ) )

	.dataa(!\Clock_Div|counter [19]),
	.datab(!\Clock_Div|counter [18]),
	.datac(!\Clock_Div|counter [20]),
	.datad(!\Clock_Div|counter [17]),
	.datae(gnd),
	.dataf(!\Clock_Div|counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan1~3 .extended_lut = "off";
defparam \Clock_Div|LessThan1~3 .lut_mask = 64'h07070707070F070F;
defparam \Clock_Div|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \Clock_Div|LessThan1~2 (
// Equation(s):
// \Clock_Div|LessThan1~2_combout  = ( !\Clock_Div|counter [13] & ( (!\Clock_Div|counter [19] & (!\Clock_Div|counter [18] & (!\Clock_Div|counter[14]~DUPLICATE_q  & !\Clock_Div|counter [15]))) ) )

	.dataa(!\Clock_Div|counter [19]),
	.datab(!\Clock_Div|counter [18]),
	.datac(!\Clock_Div|counter[14]~DUPLICATE_q ),
	.datad(!\Clock_Div|counter [15]),
	.datae(gnd),
	.dataf(!\Clock_Div|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan1~2 .extended_lut = "off";
defparam \Clock_Div|LessThan1~2 .lut_mask = 64'h8000800000000000;
defparam \Clock_Div|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \Clock_Div|LessThan1~4 (
// Equation(s):
// \Clock_Div|LessThan1~4_combout  = ( \Clock_Div|LessThan0~0_combout  & ( \Clock_Div|LessThan1~2_combout  & ( (!\Clock_Div|counter [21] & ((!\Clock_Div|LessThan1~1_combout ) # (!\Clock_Div|LessThan1~3_combout ))) ) ) ) # ( \Clock_Div|LessThan0~0_combout  & 
// ( !\Clock_Div|LessThan1~2_combout  & ( (!\Clock_Div|LessThan1~3_combout  & !\Clock_Div|counter [21]) ) ) )

	.dataa(!\Clock_Div|LessThan1~1_combout ),
	.datab(!\Clock_Div|LessThan1~3_combout ),
	.datac(!\Clock_Div|counter [21]),
	.datad(gnd),
	.datae(!\Clock_Div|LessThan0~0_combout ),
	.dataf(!\Clock_Div|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Clock_Div|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Clock_Div|LessThan1~4 .extended_lut = "off";
defparam \Clock_Div|LessThan1~4 .lut_mask = 64'h0000C0C00000E0E0;
defparam \Clock_Div|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N20
dffeas \Clock_Div|clk_out (
	.clk(\CLOCK_50~input_o ),
	.d(\Clock_Div|LessThan1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Div|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Div|clk_out .is_wysiwyg = "true";
defparam \Clock_Div|clk_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N15
cyclonev_lcell_comb \CPU|RAM_A|Decoder2~0 (
// Equation(s):
// \CPU|RAM_A|Decoder2~0_combout  = ( !\CPU|PC|out [3] & ( (\CPU|PC|out [1] & \CPU|PC|out [2]) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|Decoder2~0 .extended_lut = "off";
defparam \CPU|RAM_A|Decoder2~0 .lut_mask = 64'h1111111100000000;
defparam \CPU|RAM_A|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N42
cyclonev_lcell_comb \CPU|RAM_A|out~0 (
// Equation(s):
// \CPU|RAM_A|out~0_combout  = ( \CPU|PC|out [2] & ( (!\CPU|PC|out [0]) # (\CPU|PC|out [3]) ) ) # ( !\CPU|PC|out [2] & ( (\CPU|PC|out [3]) # (\CPU|PC|out [0]) ) )

	.dataa(!\CPU|PC|out [0]),
	.datab(!\CPU|PC|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|out~0 .extended_lut = "off";
defparam \CPU|RAM_A|out~0 .lut_mask = 64'h77777777BBBBBBBB;
defparam \CPU|RAM_A|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \CPU|Reg_En_A|Decoder0~1 (
// Equation(s):
// \CPU|Reg_En_A|Decoder0~1_combout  = ( !\CPU|RAM_A|out~0_combout  & ( !\CPU|RAM_A|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|RAM_A|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|RAM_A|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_En_A|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_En_A|Decoder0~1 .extended_lut = "off";
defparam \CPU|Reg_En_A|Decoder0~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|Reg_En_A|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N55
dffeas \CPU|Reg_A|out[0] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|out[0] .is_wysiwyg = "true";
defparam \CPU|Reg_A|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N24
cyclonev_lcell_comb \CPU|Mux_A|out[0]~3 (
// Equation(s):
// \CPU|Mux_A|out[0]~3_combout  = ( \CPU|Reg_A|out [0] & ( \CPU|PC|out [1] & ( !\CPU|Reg_B|out [0] ) ) ) # ( !\CPU|Reg_A|out [0] & ( \CPU|PC|out [1] & ( \CPU|Reg_B|out [0] ) ) ) # ( \CPU|Reg_A|out [0] & ( !\CPU|PC|out [1] & ( (!\CPU|PC|out [3] & 
// ((!\CPU|PC|out [2] & ((\CPU|PC|out [0]))) # (\CPU|PC|out [2] & (!\CPU|Reg_B|out [0])))) # (\CPU|PC|out [3] & (!\CPU|Reg_B|out [0])) ) ) ) # ( !\CPU|Reg_A|out [0] & ( !\CPU|PC|out [1] & ( (!\CPU|PC|out [3] & ((!\CPU|PC|out [2] & ((\CPU|PC|out [0]))) # 
// (\CPU|PC|out [2] & (\CPU|Reg_B|out [0])))) # (\CPU|PC|out [3] & (\CPU|Reg_B|out [0])) ) ) )

	.dataa(!\CPU|PC|out [3]),
	.datab(!\CPU|Reg_B|out [0]),
	.datac(!\CPU|PC|out [0]),
	.datad(!\CPU|PC|out [2]),
	.datae(!\CPU|Reg_A|out [0]),
	.dataf(!\CPU|PC|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_A|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_A|out[0]~3 .extended_lut = "off";
defparam \CPU|Mux_A|out[0]~3 .lut_mask = 64'h1B334ECC3333CCCC;
defparam \CPU|Mux_A|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N59
dffeas \CPU|Reg_B|out[0] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_B|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_B|out[0] .is_wysiwyg = "true";
defparam \CPU|Reg_B|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N0
cyclonev_lcell_comb \CPU|ALU|addbit[0].stage|Cout~0 (
// Equation(s):
// \CPU|ALU|addbit[0].stage|Cout~0_combout  = ( \CPU|Reg_A|out [0] & ( \CPU|PC|out [3] & ( \CPU|Reg_B|out [0] ) ) ) # ( \CPU|Reg_A|out [0] & ( !\CPU|PC|out [3] & ( ((\CPU|PC|out [1] & \CPU|PC|out [2])) # (\CPU|Reg_B|out [0]) ) ) ) # ( !\CPU|Reg_A|out [0] & ( 
// !\CPU|PC|out [3] & ( (\CPU|PC|out [1] & (!\CPU|Reg_B|out [0] & \CPU|PC|out [2])) ) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|Reg_B|out [0]),
	.datac(gnd),
	.datad(!\CPU|PC|out [2]),
	.datae(!\CPU|Reg_A|out [0]),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ALU|addbit[0].stage|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ALU|addbit[0].stage|Cout~0 .extended_lut = "off";
defparam \CPU|ALU|addbit[0].stage|Cout~0 .lut_mask = 64'h0044337700003333;
defparam \CPU|ALU|addbit[0].stage|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N14
dffeas \CPU|Reg_A|out[1] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|out[1] .is_wysiwyg = "true";
defparam \CPU|Reg_A|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \CPU|RAM_A|Decoder0~2 (
// Equation(s):
// \CPU|RAM_A|Decoder0~2_combout  = ( !\CPU|PC|out [2] & ( (!\CPU|PC|out [1] & !\CPU|PC|out [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|out [1]),
	.datad(!\CPU|PC|out [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|Decoder0~2 .extended_lut = "off";
defparam \CPU|RAM_A|Decoder0~2 .lut_mask = 64'hF000F00000000000;
defparam \CPU|RAM_A|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \CPU|Mux_A|out[1]~0 (
// Equation(s):
// \CPU|Mux_A|out[1]~0_combout  = ( \CPU|Reg_B|out [1] & ( (!\CPU|RAM_A|Decoder0~2_combout  & (!\CPU|ALU|addbit[0].stage|Cout~0_combout  $ (!\CPU|RAM_A|Decoder2~0_combout  $ (!\CPU|Reg_A|out [1])))) ) ) # ( !\CPU|Reg_B|out [1] & ( 
// (!\CPU|RAM_A|Decoder0~2_combout  & (!\CPU|ALU|addbit[0].stage|Cout~0_combout  $ (!\CPU|RAM_A|Decoder2~0_combout  $ (\CPU|Reg_A|out [1])))) ) )

	.dataa(!\CPU|ALU|addbit[0].stage|Cout~0_combout ),
	.datab(!\CPU|RAM_A|Decoder2~0_combout ),
	.datac(!\CPU|Reg_A|out [1]),
	.datad(!\CPU|RAM_A|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|Reg_B|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_A|out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_A|out[1]~0 .extended_lut = "off";
defparam \CPU|Mux_A|out[1]~0 .lut_mask = 64'h6900690096009600;
defparam \CPU|Mux_A|out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N51
cyclonev_lcell_comb \CPU|Reg_B|out[1]~feeder (
// Equation(s):
// \CPU|Reg_B|out[1]~feeder_combout  = ( \CPU|Mux_A|out[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Mux_A|out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_B|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_B|out[1]~feeder .extended_lut = "off";
defparam \CPU|Reg_B|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_B|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N53
dffeas \CPU|Reg_B|out[1] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_B|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_B|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_B|out[1] .is_wysiwyg = "true";
defparam \CPU|Reg_B|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N42
cyclonev_lcell_comb \CPU|Reg_B|out[2]~feeder (
// Equation(s):
// \CPU|Reg_B|out[2]~feeder_combout  = ( \CPU|Mux_A|out[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Mux_A|out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_B|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_B|out[2]~feeder .extended_lut = "off";
defparam \CPU|Reg_B|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_B|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N44
dffeas \CPU|Reg_B|out[2] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_B|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_B|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_B|out[2] .is_wysiwyg = "true";
defparam \CPU|Reg_B|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N51
cyclonev_lcell_comb \CPU|ALU|addbit[2].stage|Sum~0 (
// Equation(s):
// \CPU|ALU|addbit[2].stage|Sum~0_combout  = ( \CPU|Reg_A|out [2] & ( \CPU|PC|out [3] & ( !\CPU|Reg_B|out [2] ) ) ) # ( !\CPU|Reg_A|out [2] & ( \CPU|PC|out [3] & ( \CPU|Reg_B|out [2] ) ) ) # ( \CPU|Reg_A|out [2] & ( !\CPU|PC|out [3] & ( !\CPU|Reg_B|out [2] $ 
// (((\CPU|PC|out [1] & \CPU|PC|out [2]))) ) ) ) # ( !\CPU|Reg_A|out [2] & ( !\CPU|PC|out [3] & ( !\CPU|Reg_B|out [2] $ (((!\CPU|PC|out [1]) # (!\CPU|PC|out [2]))) ) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|Reg_B|out [2]),
	.datad(gnd),
	.datae(!\CPU|Reg_A|out [2]),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ALU|addbit[2].stage|Sum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ALU|addbit[2].stage|Sum~0 .extended_lut = "off";
defparam \CPU|ALU|addbit[2].stage|Sum~0 .lut_mask = 64'h1E1EE1E10F0FF0F0;
defparam \CPU|ALU|addbit[2].stage|Sum~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N18
cyclonev_lcell_comb \CPU|Mux_A|out[2]~2 (
// Equation(s):
// \CPU|Mux_A|out[2]~2_combout  = ( !\CPU|RAM_A|Decoder0~2_combout  & ( \CPU|ALU|addbit[2].stage|Sum~0_combout  & ( (!\CPU|Reg_A|out [1] & ((!\CPU|ALU|addbit[0].stage|Cout~0_combout ) # (!\CPU|Reg_B|out [1] $ (\CPU|RAM_A|Decoder2~0_combout )))) # 
// (\CPU|Reg_A|out [1] & (!\CPU|ALU|addbit[0].stage|Cout~0_combout  & (!\CPU|Reg_B|out [1] $ (\CPU|RAM_A|Decoder2~0_combout )))) ) ) ) # ( !\CPU|RAM_A|Decoder0~2_combout  & ( !\CPU|ALU|addbit[2].stage|Sum~0_combout  & ( (!\CPU|Reg_A|out [1] & 
// (\CPU|ALU|addbit[0].stage|Cout~0_combout  & (!\CPU|Reg_B|out [1] $ (!\CPU|RAM_A|Decoder2~0_combout )))) # (\CPU|Reg_A|out [1] & ((!\CPU|Reg_B|out [1] $ (!\CPU|RAM_A|Decoder2~0_combout )) # (\CPU|ALU|addbit[0].stage|Cout~0_combout ))) ) ) )

	.dataa(!\CPU|Reg_B|out [1]),
	.datab(!\CPU|Reg_A|out [1]),
	.datac(!\CPU|ALU|addbit[0].stage|Cout~0_combout ),
	.datad(!\CPU|RAM_A|Decoder2~0_combout ),
	.datae(!\CPU|RAM_A|Decoder0~2_combout ),
	.dataf(!\CPU|ALU|addbit[2].stage|Sum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_A|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_A|out[2]~2 .extended_lut = "off";
defparam \CPU|Mux_A|out[2]~2 .lut_mask = 64'h172B0000E8D40000;
defparam \CPU|Mux_A|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N53
dffeas \CPU|Reg_A|out[2] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|out[2] .is_wysiwyg = "true";
defparam \CPU|Reg_A|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N45
cyclonev_lcell_comb \CPU|ALU|addbit[2].stage|Cout~0 (
// Equation(s):
// \CPU|ALU|addbit[2].stage|Cout~0_combout  = ( \CPU|Reg_B|out [2] & ( \CPU|Reg_B|out [1] & ( (!\CPU|Reg_A|out [2] & (!\CPU|RAM_A|Decoder2~0_combout  & ((\CPU|ALU|addbit[0].stage|Cout~0_combout ) # (\CPU|Reg_A|out [1])))) # (\CPU|Reg_A|out [2] & 
// ((!\CPU|RAM_A|Decoder2~0_combout ) # ((\CPU|Reg_A|out [1] & \CPU|ALU|addbit[0].stage|Cout~0_combout )))) ) ) ) # ( !\CPU|Reg_B|out [2] & ( \CPU|Reg_B|out [1] & ( (!\CPU|Reg_A|out [2] & (\CPU|RAM_A|Decoder2~0_combout  & (\CPU|Reg_A|out [1] & 
// \CPU|ALU|addbit[0].stage|Cout~0_combout ))) # (\CPU|Reg_A|out [2] & (((\CPU|ALU|addbit[0].stage|Cout~0_combout ) # (\CPU|Reg_A|out [1])) # (\CPU|RAM_A|Decoder2~0_combout ))) ) ) ) # ( \CPU|Reg_B|out [2] & ( !\CPU|Reg_B|out [1] & ( (!\CPU|Reg_A|out [2] & 
// (!\CPU|RAM_A|Decoder2~0_combout  & (\CPU|Reg_A|out [1] & \CPU|ALU|addbit[0].stage|Cout~0_combout ))) # (\CPU|Reg_A|out [2] & ((!\CPU|RAM_A|Decoder2~0_combout ) # ((\CPU|ALU|addbit[0].stage|Cout~0_combout ) # (\CPU|Reg_A|out [1])))) ) ) ) # ( 
// !\CPU|Reg_B|out [2] & ( !\CPU|Reg_B|out [1] & ( (!\CPU|Reg_A|out [2] & (\CPU|RAM_A|Decoder2~0_combout  & ((\CPU|ALU|addbit[0].stage|Cout~0_combout ) # (\CPU|Reg_A|out [1])))) # (\CPU|Reg_A|out [2] & (((\CPU|Reg_A|out [1] & 
// \CPU|ALU|addbit[0].stage|Cout~0_combout )) # (\CPU|RAM_A|Decoder2~0_combout ))) ) ) )

	.dataa(!\CPU|Reg_A|out [2]),
	.datab(!\CPU|RAM_A|Decoder2~0_combout ),
	.datac(!\CPU|Reg_A|out [1]),
	.datad(!\CPU|ALU|addbit[0].stage|Cout~0_combout ),
	.datae(!\CPU|Reg_B|out [2]),
	.dataf(!\CPU|Reg_B|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ALU|addbit[2].stage|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ALU|addbit[2].stage|Cout~0 .extended_lut = "off";
defparam \CPU|ALU|addbit[2].stage|Cout~0 .lut_mask = 64'h1337455D15574CCD;
defparam \CPU|ALU|addbit[2].stage|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N36
cyclonev_lcell_comb \CPU|ALU|addbit[3].stage|Cout~0 (
// Equation(s):
// \CPU|ALU|addbit[3].stage|Cout~0_combout  = ( \CPU|Reg_B|out [3] & ( (!\CPU|RAM_A|Decoder2~0_combout  & ((\CPU|Reg_A|out [3]) # (\CPU|ALU|addbit[2].stage|Cout~0_combout ))) # (\CPU|RAM_A|Decoder2~0_combout  & (\CPU|ALU|addbit[2].stage|Cout~0_combout  & 
// \CPU|Reg_A|out [3])) ) ) # ( !\CPU|Reg_B|out [3] & ( (!\CPU|RAM_A|Decoder2~0_combout  & (\CPU|ALU|addbit[2].stage|Cout~0_combout  & \CPU|Reg_A|out [3])) # (\CPU|RAM_A|Decoder2~0_combout  & ((\CPU|Reg_A|out [3]) # (\CPU|ALU|addbit[2].stage|Cout~0_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\CPU|RAM_A|Decoder2~0_combout ),
	.datac(!\CPU|ALU|addbit[2].stage|Cout~0_combout ),
	.datad(!\CPU|Reg_A|out [3]),
	.datae(gnd),
	.dataf(!\CPU|Reg_B|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ALU|addbit[3].stage|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ALU|addbit[3].stage|Cout~0 .extended_lut = "off";
defparam \CPU|ALU|addbit[3].stage|Cout~0 .lut_mask = 64'h033F033F0CCF0CCF;
defparam \CPU|ALU|addbit[3].stage|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \CPU|DF_A|out~feeder (
// Equation(s):
// \CPU|DF_A|out~feeder_combout  = ( \CPU|ALU|addbit[3].stage|Cout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ALU|addbit[3].stage|Cout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DF_A|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DF_A|out~feeder .extended_lut = "off";
defparam \CPU|DF_A|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DF_A|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N2
dffeas \CPU|DF_A|out (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|DF_A|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DF_A|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DF_A|out .is_wysiwyg = "true";
defparam \CPU|DF_A|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N9
cyclonev_lcell_comb \CPU|PC|out~2 (
// Equation(s):
// \CPU|PC|out~2_combout  = ( !\CPU|PC|out [3] & ( (!\CPU|PC|out [1] & (\CPU|PC|out [2] & ((!\CPU|DF_A|out~q ) # (\CPU|PC|out [0])))) # (\CPU|PC|out [1] & (!\CPU|PC|out [2] $ ((!\CPU|PC|out [0])))) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|PC|out [0]),
	.datad(!\CPU|DF_A|out~q ),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|out~2 .extended_lut = "off";
defparam \CPU|PC|out~2 .lut_mask = 64'h3616361600000000;
defparam \CPU|PC|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N26
dffeas \CPU|PC|out[2] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|PC|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|out[2] .is_wysiwyg = "true";
defparam \CPU|PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \CPU|PC|out~3 (
// Equation(s):
// \CPU|PC|out~3_combout  = ( !\CPU|PC|out [3] & ( (!\CPU|PC|out [0] & (((!\CPU|PC|out [2]) # (!\CPU|DF_A|out~q )) # (\CPU|PC|out [1]))) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|DF_A|out~q ),
	.datad(!\CPU|PC|out [0]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|out~3 .extended_lut = "off";
defparam \CPU|PC|out~3 .lut_mask = 64'hFD00FD0000000000;
defparam \CPU|PC|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N35
dffeas \CPU|PC|out[0] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|PC|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|out[0] .is_wysiwyg = "true";
defparam \CPU|PC|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \CPU|PC|out~1 (
// Equation(s):
// \CPU|PC|out~1_combout  = ( !\CPU|PC|out [3] & ( \CPU|PC|out [2] & ( (\CPU|PC|out [1] & \CPU|PC|out [0]) ) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(gnd),
	.datac(!\CPU|PC|out [0]),
	.datad(gnd),
	.datae(!\CPU|PC|out [3]),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|out~1 .extended_lut = "off";
defparam \CPU|PC|out~1 .lut_mask = 64'h0000000005050000;
defparam \CPU|PC|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N35
dffeas \CPU|PC|out[3] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|PC|out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|out[3] .is_wysiwyg = "true";
defparam \CPU|PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N57
cyclonev_lcell_comb \CPU|PC|out~0 (
// Equation(s):
// \CPU|PC|out~0_combout  = ( \CPU|PC|out [0] & ( (!\CPU|PC|out [1] & !\CPU|PC|out [3]) ) ) # ( !\CPU|PC|out [0] & ( (!\CPU|PC|out [1] & (\CPU|PC|out [3] & !\CPU|PC|out [2])) # (\CPU|PC|out [1] & (!\CPU|PC|out [3])) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(gnd),
	.datac(!\CPU|PC|out [3]),
	.datad(!\CPU|PC|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC|out~0 .extended_lut = "off";
defparam \CPU|PC|out~0 .lut_mask = 64'h5A505A50A0A0A0A0;
defparam \CPU|PC|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N28
dffeas \CPU|PC|out[1] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|PC|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|out[1] .is_wysiwyg = "true";
defparam \CPU|PC|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \CPU|RAM_A|WideOr0~0 (
// Equation(s):
// \CPU|RAM_A|WideOr0~0_combout  = ( \CPU|PC|out [0] & ( \CPU|PC|out [3] ) ) # ( !\CPU|PC|out [0] & ( (!\CPU|PC|out [1] $ (!\CPU|PC|out [2])) # (\CPU|PC|out [3]) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [3]),
	.datac(!\CPU|PC|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|WideOr0~0 .extended_lut = "off";
defparam \CPU|RAM_A|WideOr0~0 .lut_mask = 64'h7B7B7B7B33333333;
defparam \CPU|RAM_A|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N3
cyclonev_lcell_comb \CPU|Reg_En_A|Decoder0~2 (
// Equation(s):
// \CPU|Reg_En_A|Decoder0~2_combout  = ( \CPU|RAM_A|out~0_combout  & ( !\CPU|RAM_A|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|RAM_A|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|RAM_A|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_En_A|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_En_A|Decoder0~2 .extended_lut = "off";
defparam \CPU|Reg_En_A|Decoder0~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|Reg_En_A|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N55
dffeas \CPU|Reg_B|out[3] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_B|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_B|out[3] .is_wysiwyg = "true";
defparam \CPU|Reg_B|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N57
cyclonev_lcell_comb \CPU|Mux_A|out[3]~1 (
// Equation(s):
// \CPU|Mux_A|out[3]~1_combout  = ( \CPU|ALU|addbit[2].stage|Cout~0_combout  & ( (!\CPU|RAM_A|Decoder0~2_combout  & (!\CPU|Reg_B|out [3] $ (!\CPU|Reg_A|out [3] $ (!\CPU|RAM_A|Decoder2~0_combout )))) ) ) # ( !\CPU|ALU|addbit[2].stage|Cout~0_combout  & ( 
// (!\CPU|RAM_A|Decoder0~2_combout  & (!\CPU|Reg_B|out [3] $ (!\CPU|Reg_A|out [3] $ (\CPU|RAM_A|Decoder2~0_combout )))) ) )

	.dataa(!\CPU|Reg_B|out [3]),
	.datab(!\CPU|Reg_A|out [3]),
	.datac(!\CPU|RAM_A|Decoder2~0_combout ),
	.datad(!\CPU|RAM_A|Decoder0~2_combout ),
	.datae(!\CPU|ALU|addbit[2].stage|Cout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux_A|out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux_A|out[3]~1 .extended_lut = "off";
defparam \CPU|Mux_A|out[3]~1 .lut_mask = 64'h6900960069009600;
defparam \CPU|Mux_A|out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N49
dffeas \CPU|Reg_A|out[3] (
	.clk(\Clock_Div|clk_out~q ),
	.d(gnd),
	.asdata(\CPU|Mux_A|out[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Reg_En_A|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_A|out[3] .is_wysiwyg = "true";
defparam \CPU|Reg_A|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \CPU|Reg_O|out[3]~feeder (
// Equation(s):
// \CPU|Reg_O|out[3]~feeder_combout  = ( \CPU|Reg_A|out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_O|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_O|out[3]~feeder .extended_lut = "off";
defparam \CPU|Reg_O|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_O|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \CPU|Reg_En_A|Decoder0~0 (
// Equation(s):
// \CPU|Reg_En_A|Decoder0~0_combout  = ( !\CPU|RAM_A|out~0_combout  & ( \CPU|RAM_A|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|RAM_A|out~0_combout ),
	.dataf(!\CPU|RAM_A|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_En_A|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_En_A|Decoder0~0 .extended_lut = "off";
defparam \CPU|Reg_En_A|Decoder0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \CPU|Reg_En_A|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N2
dffeas \CPU|Reg_O|out[3] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_O|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_O|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_O|out[3] .is_wysiwyg = "true";
defparam \CPU|Reg_O|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \CPU|Reg_O|out[2]~feeder (
// Equation(s):
// \CPU|Reg_O|out[2]~feeder_combout  = ( \CPU|Reg_A|out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_O|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_O|out[2]~feeder .extended_lut = "off";
defparam \CPU|Reg_O|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_O|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N8
dffeas \CPU|Reg_O|out[2] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_O|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_O|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_O|out[2] .is_wysiwyg = "true";
defparam \CPU|Reg_O|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \CPU|Reg_O|out[0]~feeder (
// Equation(s):
// \CPU|Reg_O|out[0]~feeder_combout  = ( \CPU|Reg_A|out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_O|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_O|out[0]~feeder .extended_lut = "off";
defparam \CPU|Reg_O|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_O|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N43
dffeas \CPU|Reg_O|out[0] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_O|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_O|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_O|out[0] .is_wysiwyg = "true";
defparam \CPU|Reg_O|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \CPU|Reg_O|out[1]~feeder (
// Equation(s):
// \CPU|Reg_O|out[1]~feeder_combout  = ( \CPU|Reg_A|out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|Reg_A|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Reg_O|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Reg_O|out[1]~feeder .extended_lut = "off";
defparam \CPU|Reg_O|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|Reg_O|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N31
dffeas \CPU|Reg_O|out[1] (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_O|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_O|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_O|out[1] .is_wysiwyg = "true";
defparam \CPU|Reg_O|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N21
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[0]~0 (
// Equation(s):
// \CPU|Display_A|U_G|Display[0]~0_combout  = ( \CPU|Reg_O|out [1] & ( (\CPU|Reg_O|out [3] & (!\CPU|Reg_O|out [2] $ (!\CPU|Reg_O|out [0]))) ) ) # ( !\CPU|Reg_O|out [1] & ( (!\CPU|Reg_O|out [3] & (!\CPU|Reg_O|out [2] $ (!\CPU|Reg_O|out [0]))) ) )

	.dataa(!\CPU|Reg_O|out [3]),
	.datab(gnd),
	.datac(!\CPU|Reg_O|out [2]),
	.datad(!\CPU|Reg_O|out [0]),
	.datae(gnd),
	.dataf(!\CPU|Reg_O|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[0]~0 .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[0]~0 .lut_mask = 64'h0AA00AA005500550;
defparam \CPU|Display_A|U_G|Display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \CPU|Reg_O|out[0]~DUPLICATE (
	.clk(\Clock_Div|clk_out~q ),
	.d(\CPU|Reg_O|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Reg_En_A|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Reg_O|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Reg_O|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|Reg_O|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[1] (
// Equation(s):
// \CPU|Display_A|U_G|Display [1] = ( \CPU|Reg_O|out [2] & ( (!\CPU|Reg_O|out [1] & (\CPU|Reg_O|out[0]~DUPLICATE_q  & !\CPU|Reg_O|out [3])) # (\CPU|Reg_O|out [1] & (!\CPU|Reg_O|out[0]~DUPLICATE_q  $ (\CPU|Reg_O|out [3]))) ) )

	.dataa(!\CPU|Reg_O|out [1]),
	.datab(gnd),
	.datac(!\CPU|Reg_O|out[0]~DUPLICATE_q ),
	.datad(!\CPU|Reg_O|out [3]),
	.datae(gnd),
	.dataf(!\CPU|Reg_O|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[1] .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[1] .lut_mask = 64'h000000005A055A05;
defparam \CPU|Display_A|U_G|Display[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[2] (
// Equation(s):
// \CPU|Display_A|U_G|Display [2] = ( \CPU|Reg_O|out [1] & ( (!\CPU|Reg_O|out [3] & (!\CPU|Reg_O|out [2] & !\CPU|Reg_O|out [0])) ) ) # ( !\CPU|Reg_O|out [1] & ( (\CPU|Reg_O|out [3] & (\CPU|Reg_O|out [2] & !\CPU|Reg_O|out [0])) ) )

	.dataa(!\CPU|Reg_O|out [3]),
	.datab(!\CPU|Reg_O|out [2]),
	.datac(gnd),
	.datad(!\CPU|Reg_O|out [0]),
	.datae(gnd),
	.dataf(!\CPU|Reg_O|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[2] .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[2] .lut_mask = 64'h1100110088008800;
defparam \CPU|Display_A|U_G|Display[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[3] (
// Equation(s):
// \CPU|Display_A|U_G|Display [3] = ( \CPU|Reg_O|out [2] & ( (!\CPU|Reg_O|out [1] & (!\CPU|Reg_O|out [3] & !\CPU|Reg_O|out [0])) # (\CPU|Reg_O|out [1] & (!\CPU|Reg_O|out [3] $ (!\CPU|Reg_O|out [0]))) ) ) # ( !\CPU|Reg_O|out [2] & ( (\CPU|Reg_O|out [0] & 
// ((!\CPU|Reg_O|out [1]) # (\CPU|Reg_O|out [3]))) ) )

	.dataa(!\CPU|Reg_O|out [1]),
	.datab(gnd),
	.datac(!\CPU|Reg_O|out [3]),
	.datad(!\CPU|Reg_O|out [0]),
	.datae(gnd),
	.dataf(!\CPU|Reg_O|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[3] .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[3] .lut_mask = 64'h00AF00AFA550A550;
defparam \CPU|Display_A|U_G|Display[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[4] (
// Equation(s):
// \CPU|Display_A|U_G|Display [4] = ( \CPU|Reg_O|out [3] & ( \CPU|Reg_O|out [2] & ( (\CPU|Reg_O|out[0]~DUPLICATE_q ) # (\CPU|Reg_O|out [1]) ) ) ) # ( !\CPU|Reg_O|out [3] & ( \CPU|Reg_O|out [2] & ( (!\CPU|Reg_O|out [1]) # (\CPU|Reg_O|out[0]~DUPLICATE_q ) ) ) 
// ) # ( \CPU|Reg_O|out [3] & ( !\CPU|Reg_O|out [2] & ( \CPU|Reg_O|out[0]~DUPLICATE_q  ) ) ) # ( !\CPU|Reg_O|out [3] & ( !\CPU|Reg_O|out [2] & ( \CPU|Reg_O|out[0]~DUPLICATE_q  ) ) )

	.dataa(!\CPU|Reg_O|out [1]),
	.datab(gnd),
	.datac(!\CPU|Reg_O|out[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|Reg_O|out [3]),
	.dataf(!\CPU|Reg_O|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[4] .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[4] .lut_mask = 64'h0F0F0F0FAFAF5F5F;
defparam \CPU|Display_A|U_G|Display[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[5]~1 (
// Equation(s):
// \CPU|Display_A|U_G|Display[5]~1_combout  = ( \CPU|Reg_O|out [3] & ( \CPU|Reg_O|out [2] & ( !\CPU|Reg_O|out [1] ) ) ) # ( !\CPU|Reg_O|out [3] & ( \CPU|Reg_O|out [2] & ( (\CPU|Reg_O|out[0]~DUPLICATE_q  & \CPU|Reg_O|out [1]) ) ) ) # ( \CPU|Reg_O|out [3] & ( 
// !\CPU|Reg_O|out [2] & ( (\CPU|Reg_O|out[0]~DUPLICATE_q  & \CPU|Reg_O|out [1]) ) ) ) # ( !\CPU|Reg_O|out [3] & ( !\CPU|Reg_O|out [2] & ( (\CPU|Reg_O|out [1]) # (\CPU|Reg_O|out[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Reg_O|out[0]~DUPLICATE_q ),
	.datac(!\CPU|Reg_O|out [1]),
	.datad(gnd),
	.datae(!\CPU|Reg_O|out [3]),
	.dataf(!\CPU|Reg_O|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[5]~1 .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[5]~1 .lut_mask = 64'h3F3F03030303F0F0;
defparam \CPU|Display_A|U_G|Display[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \CPU|Display_A|U_G|Display[6]~2 (
// Equation(s):
// \CPU|Display_A|U_G|Display[6]~2_combout  = ( \CPU|Reg_O|out[0]~DUPLICATE_q  & ( (!\CPU|Reg_O|out [1] & (!\CPU|Reg_O|out [2] & !\CPU|Reg_O|out [3])) # (\CPU|Reg_O|out [1] & (!\CPU|Reg_O|out [2] $ (!\CPU|Reg_O|out [3]))) ) ) # ( 
// !\CPU|Reg_O|out[0]~DUPLICATE_q  & ( (!\CPU|Reg_O|out [2] & (!\CPU|Reg_O|out [1] $ (\CPU|Reg_O|out [3]))) ) )

	.dataa(!\CPU|Reg_O|out [1]),
	.datab(!\CPU|Reg_O|out [2]),
	.datac(gnd),
	.datad(!\CPU|Reg_O|out [3]),
	.datae(gnd),
	.dataf(!\CPU|Reg_O|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_G|Display[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_G|Display[6]~2 .extended_lut = "off";
defparam \CPU|Display_A|U_G|Display[6]~2 .lut_mask = 64'h8844884499449944;
defparam \CPU|Display_A|U_G|Display[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N15
cyclonev_lcell_comb \CPU|Display_A|U_C|out~0 (
// Equation(s):
// \CPU|Display_A|U_C|out~0_combout  = (\CPU|Reg_O|out [3] & ((\CPU|Reg_O|out [2]) # (\CPU|Reg_O|out [1])))

	.dataa(!\CPU|Reg_O|out [1]),
	.datab(!\CPU|Reg_O|out [2]),
	.datac(gnd),
	.datad(!\CPU|Reg_O|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_A|U_C|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_A|U_C|out~0 .extended_lut = "off";
defparam \CPU|Display_A|U_C|out~0 .lut_mask = 64'h0077007700770077;
defparam \CPU|Display_A|U_C|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N9
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[0]~0 (
// Equation(s):
// \CPU|Display_B|U_G|Display[0]~0_combout  = ( \CPU|PC|out [0] & ( (!\CPU|PC|out [2] & (!\CPU|PC|out [1] $ (\CPU|PC|out [3]))) ) ) # ( !\CPU|PC|out [0] & ( (\CPU|PC|out [2] & (!\CPU|PC|out [1] $ (\CPU|PC|out [3]))) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [3]),
	.datac(!\CPU|PC|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[0]~0 .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[0]~0 .lut_mask = 64'h0909090990909090;
defparam \CPU|Display_B|U_G|Display[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N30
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[1] (
// Equation(s):
// \CPU|Display_B|U_G|Display [1] = (\CPU|PC|out [2] & ((!\CPU|PC|out [1] & (\CPU|PC|out [0] & !\CPU|PC|out [3])) # (\CPU|PC|out [1] & (!\CPU|PC|out [0] $ (\CPU|PC|out [3])))))

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|PC|out [0]),
	.datad(!\CPU|PC|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[1] .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[1] .lut_mask = 64'h1201120112011201;
defparam \CPU|Display_B|U_G|Display[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N33
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[2] (
// Equation(s):
// \CPU|Display_B|U_G|Display [2] = ( !\CPU|PC|out [0] & ( (!\CPU|PC|out [1] & (\CPU|PC|out [2] & \CPU|PC|out [3])) # (\CPU|PC|out [1] & (!\CPU|PC|out [2] & !\CPU|PC|out [3])) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(gnd),
	.datad(!\CPU|PC|out [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[2] .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[2] .lut_mask = 64'h4422442200000000;
defparam \CPU|Display_B|U_G|Display[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N33
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[3] (
// Equation(s):
// \CPU|Display_B|U_G|Display [3] = ( \CPU|PC|out [3] & ( (!\CPU|PC|out [2] & ((\CPU|PC|out [0]))) # (\CPU|PC|out [2] & (\CPU|PC|out [1] & !\CPU|PC|out [0])) ) ) # ( !\CPU|PC|out [3] & ( (!\CPU|PC|out [1] & (!\CPU|PC|out [2] $ (!\CPU|PC|out [0]))) # 
// (\CPU|PC|out [1] & (\CPU|PC|out [2] & \CPU|PC|out [0])) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|PC|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[3] .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[3] .lut_mask = 64'h292929291C1C1C1C;
defparam \CPU|Display_B|U_G|Display[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N45
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[4] (
// Equation(s):
// \CPU|Display_B|U_G|Display [4] = ( \CPU|PC|out [2] & ( (!\CPU|PC|out [3] $ (\CPU|PC|out [1])) # (\CPU|PC|out [0]) ) ) # ( !\CPU|PC|out [2] & ( \CPU|PC|out [0] ) )

	.dataa(!\CPU|PC|out [0]),
	.datab(gnd),
	.datac(!\CPU|PC|out [3]),
	.datad(!\CPU|PC|out [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[4] .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[4] .lut_mask = 64'h55555555F55FF55F;
defparam \CPU|Display_B|U_G|Display[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[5]~1 (
// Equation(s):
// \CPU|Display_B|U_G|Display[5]~1_combout  = ( \CPU|PC|out [0] & ( (!\CPU|PC|out [1] & (!\CPU|PC|out [3] $ (\CPU|PC|out [2]))) # (\CPU|PC|out [1] & ((!\CPU|PC|out [3]) # (!\CPU|PC|out [2]))) ) ) # ( !\CPU|PC|out [0] & ( (!\CPU|PC|out [1] & (\CPU|PC|out [3] 
// & \CPU|PC|out [2])) # (\CPU|PC|out [1] & (!\CPU|PC|out [3] & !\CPU|PC|out [2])) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [3]),
	.datac(!\CPU|PC|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[5]~1 .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[5]~1 .lut_mask = 64'h42424242D6D6D6D6;
defparam \CPU|Display_B|U_G|Display[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N51
cyclonev_lcell_comb \CPU|Display_B|U_G|Display[6]~2 (
// Equation(s):
// \CPU|Display_B|U_G|Display[6]~2_combout  = ( \CPU|PC|out [0] & ( (!\CPU|PC|out [1] & (!\CPU|PC|out [3] & !\CPU|PC|out [2])) # (\CPU|PC|out [1] & (!\CPU|PC|out [3] $ (!\CPU|PC|out [2]))) ) ) # ( !\CPU|PC|out [0] & ( (!\CPU|PC|out [2] & (!\CPU|PC|out [1] $ 
// (\CPU|PC|out [3]))) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(gnd),
	.datac(!\CPU|PC|out [3]),
	.datad(!\CPU|PC|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_G|Display[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_G|Display[6]~2 .extended_lut = "off";
defparam \CPU|Display_B|U_G|Display[6]~2 .lut_mask = 64'hA500A500A550A550;
defparam \CPU|Display_B|U_G|Display[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N54
cyclonev_lcell_comb \CPU|Display_B|U_C|out~0 (
// Equation(s):
// \CPU|Display_B|U_C|out~0_combout  = ( \CPU|PC|out [2] & ( \CPU|PC|out [3] ) ) # ( !\CPU|PC|out [2] & ( (\CPU|PC|out [1] & \CPU|PC|out [3]) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Display_B|U_C|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Display_B|U_C|out~0 .extended_lut = "off";
defparam \CPU|Display_B|U_C|out~0 .lut_mask = 64'h1111111133333333;
defparam \CPU|Display_B|U_C|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \CPU|RAM_A|Decoder0~0 (
// Equation(s):
// \CPU|RAM_A|Decoder0~0_combout  = ( !\CPU|PC|out [3] & ( (!\CPU|PC|out [2] & (!\CPU|PC|out [1] & \CPU|PC|out [0])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|PC|out [1]),
	.datad(!\CPU|PC|out [0]),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|Decoder0~0 .extended_lut = "off";
defparam \CPU|RAM_A|Decoder0~0 .lut_mask = 64'h00C000C000000000;
defparam \CPU|RAM_A|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N12
cyclonev_lcell_comb \CPU|RAM_A|Decoder0~1 (
// Equation(s):
// \CPU|RAM_A|Decoder0~1_combout  = ( \CPU|PC|out [3] & ( (!\CPU|PC|out [1] & (!\CPU|PC|out [2] & !\CPU|PC|out [0])) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(!\CPU|PC|out [2]),
	.datac(!\CPU|PC|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|Decoder0~1 .extended_lut = "off";
defparam \CPU|RAM_A|Decoder0~1 .lut_mask = 64'h0000000080808080;
defparam \CPU|RAM_A|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N36
cyclonev_lcell_comb \CPU|RAM_A|Decoder0~3 (
// Equation(s):
// \CPU|RAM_A|Decoder0~3_combout  = ( !\CPU|PC|out [3] & ( \CPU|PC|out [2] & ( (!\CPU|PC|out [1] & !\CPU|PC|out [0]) ) ) )

	.dataa(!\CPU|PC|out [1]),
	.datab(gnd),
	.datac(!\CPU|PC|out [0]),
	.datad(gnd),
	.datae(!\CPU|PC|out [3]),
	.dataf(!\CPU|PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|RAM_A|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|RAM_A|Decoder0~3 .extended_lut = "off";
defparam \CPU|RAM_A|Decoder0~3 .lut_mask = 64'h00000000A0A00000;
defparam \CPU|RAM_A|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
