{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1520318717963 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1520318717963 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1520318717963 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1520318718046 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1520318718178 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "/home/phung/Documents/fpga_overlay/riffa/fpga/ " "Using common directory /home/phung/Documents/fpga_overlay/riffa/fpga/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1520318718200 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1520318718438 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1520318718439 ""}
{ "Info" "0" "" "Generated archive '/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/dse/dse1/DE4Gen2x8If128.qar'" {  } {  } 0 0 "Generated archive '/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/dse/dse1/DE4Gen2x8If128.qar'" 0 0 "Shell" 0 0 1520318718439 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1520318718439 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1520318718439 ""}
{ "Info" "0" "" "Generated report 'DE4Gen2x8If128.archive.rpt'" {  } {  } 0 0 "Generated report 'DE4Gen2x8If128.archive.rpt'" 0 0 "Shell" 0 0 1520318718463 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/17.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script /opt/intelFPGA/17.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1520318718546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520318718547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  6 14:45:18 2018 " "Processing ended: Tue Mar  6 14:45:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520318718547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520318718547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520318718547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1520318718547 ""}
