
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP1 for linux64 - Jan 13, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
###### DC Synthesis Script #######
## Give the path to the verilog files and define the WORK directory
lappend search_path ../src/
. /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver ../src/
define_design_lib WORK -path "work"
1
## Define the library location
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
## read the verilog files
analyze -library WORK -format verilog [list s1238.v dff.v]
Running PRESTO HDLC
Compiling source file ../src/s1238.v
Compiling source file ../src/dff.v
Presto compilation completed successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
1
elaborate   -architecture verilog -library WORK s1238
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 's1238'.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 6 in file
		'../src/dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
## Check if design is consistent
check_design  > reports/synth_check_design_s1238_500M.rpt
## Create Constraints 
create_clock CK -name ideal_clock1 -period 2
1
set_input_delay 2.0 [ remove_from_collection [all_inputs] CK ] -clock ideal_clock1
1
set_output_delay 2.0 [all_outputs ] -clock ideal_clock1
1
set_max_area 0 
1
set_load 0.3 [ all_outputs ]
1
set_clock_latency 0.4 [get_clocks ideal_clock1]
1
set_clock_uncertainty 0.05 [get_clocks ideal_clock1]
1
set_clock_transition 0.1 [get_clocks ideal_clock1]
1
## Compilation 
## you can change medium to either low or high 
compile -area_effort medium -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_0'
  Processing 's1238'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 159 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    1251.4     10.58     260.2       0.0                          
    0:00:11    1251.4     10.58     260.2       0.0                          
    0:00:11    1251.4     10.58     260.2       0.0                          
    0:00:11    1251.4     10.58     260.2       0.0                          
    0:00:11    1251.4     10.58     260.2       0.0                          
    0:00:11    1120.0     18.70     339.7       0.0                          
    0:00:11    1114.7     11.13     262.3       0.0                          
    0:00:11    1091.0     10.42     257.4       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1093.1     10.38     255.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12    1093.1     10.38     255.8       0.0                          
    0:00:12    1120.8     10.20     252.5       0.0 G551                     
    0:00:12    1118.2     10.09     246.1       0.0 G552                     
    0:00:12    1155.6      7.97     176.1       0.0 G542                     
    0:00:12    1186.6      6.60     143.4       0.0 G551                     
    0:00:13    1206.2      6.33     140.8       0.0 G535                     
    0:00:13    1221.9      6.12     132.0       0.0 G549                     
    0:00:13    1223.2      5.72     125.1       0.0 G535                     
    0:00:13    1228.8      5.56     120.8       0.0 G539                     
    0:00:13    1233.1      5.38     114.5       0.0 G532                     
    0:00:13    1244.8      4.99     104.4       0.0 G539                     
    0:00:14    1258.5      4.93     103.2       0.0 G551                     
    0:00:14    1261.3      4.88     100.5       0.0 G539                     
    0:00:14    1263.9      4.69      96.2       0.0 G539                     
    0:00:14    1274.5      4.57      93.8       0.0 G552                     
    0:00:14    1276.8      4.52      92.9       0.0 G530                     
    0:00:14    1283.9      4.45      87.0       0.0 G539                     
    0:00:14    1274.5      4.24      82.4       0.0 G551                     
    0:00:14    1284.7      4.14      81.2       0.0 G537                     
    0:00:14    1286.5      4.11      78.0       0.0 G532                     
    0:00:15    1300.2      4.02      77.6       0.0 G535                     
    0:00:15    1307.1      3.89      73.8       0.0 G539                     
    0:00:15    1311.1      3.83      72.6       0.0 G539                     
    0:00:15    1304.3      3.78      71.3       0.0 G535                     
    0:00:15    1302.0      3.75      70.4       0.0 G532                     
    0:00:15    1309.9      3.73      70.1       0.0 G539                     
    0:00:15    1316.5      3.70      69.6       0.0 G551                     
    0:00:15    1318.5      3.66      68.9       0.0 G539                     
    0:00:16    1320.5      3.65      68.5       0.0 G539                     
    0:00:16    1320.5      3.63      68.4       0.0 G537                     
    0:00:16    1322.6      3.63      68.2       0.0 G537                     
    0:00:16    1328.4      3.61      67.3       0.0 G532                     
    0:00:16    1328.4      3.60      67.2       0.0 G532                     
    0:00:16    1328.9      3.59      66.9       0.0 G532                     
    0:00:16    1329.7      3.57      66.2       0.0 G551                     
    0:00:16    1330.2      3.56      66.2       0.0 G549                     
    0:00:17    1332.7      3.55      66.1       0.0 G532                     
    0:00:17    1334.3      3.54      65.8       0.0 G532                     
    0:00:17    1336.3      3.53      65.8       0.0 G549                     
    0:00:17    1337.1      3.53      65.5       0.0 G537                     
    0:00:17    1340.1      3.52      65.5       0.0 G537                     
    0:00:17    1344.4      3.51      65.3       0.0 G551                     
    0:00:18    1341.9      3.49      64.8       0.0 G551                     
    0:00:18    1348.0      3.48      64.6       0.0 G535                     
    0:00:18    1351.3      3.47      64.5       0.0                          
    0:00:18    1351.3      3.47      64.5       0.0                          
    0:00:18    1351.3      3.47      64.5       0.0                          
    0:00:18    1351.3      3.47      64.4       0.0                          
    0:00:19    1347.0      3.47      64.3       0.0                          
    0:00:19    1350.8      3.47      64.4       0.0                          
    0:00:19    1353.1      3.47      64.3       0.0                          
    0:00:19    1351.0      3.47      64.2       0.0                          
    0:00:19    1353.3      3.47      64.2       0.0                          
    0:00:19    1353.3      3.47      64.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19    1353.3      3.47      64.2       0.0                          
    0:00:19    1353.3      3.47      64.2       0.0                          
    0:00:19    1329.7      3.48      64.1       0.0                          
    0:00:19    1317.2      3.48      63.9       0.0                          
    0:00:19    1310.1      3.48      63.9       0.0                          
    0:00:19    1304.3      3.48      63.9       0.0                          
    0:00:19    1301.7      3.48      63.9       0.0                          
    0:00:19    1301.7      3.48      63.9       0.0                          
    0:00:19    1301.7      3.48      63.9       0.0                          
    0:00:19    1273.5      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1272.2      3.48      63.8       0.0                          
    0:00:19    1275.5      3.47      63.7       0.0 G551                     
    0:00:20    1281.9      3.46      63.5       0.0 G551                     
    0:00:20    1286.0      3.44      63.4       0.0 G551                     
    0:00:20    1281.4      3.44      63.4       0.0                          
    0:00:21    1259.8      3.44      63.3       0.0                          
    0:00:21    1259.8      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.3       0.0                          
    0:00:21    1258.3      3.44      63.2       0.0                          
    0:00:21    1262.1      3.44      63.2       0.0                          
    0:00:21    1266.1      3.44      63.2       0.0                          
    0:00:21    1267.9      3.44      63.2       0.0                          
    0:00:21    1267.9      3.44      63.1       0.0                          
    0:00:22    1269.2      3.43      63.1       0.0 G532                     
    0:00:22    1268.9      3.43      63.0       0.0 G532                     
    0:00:22    1273.0      3.42      62.7       0.0 G535                     
    0:00:22    1276.1      3.42      62.6       0.0 G532                     
    0:00:22    1280.4      3.41      62.6       0.0 G532                     
    0:00:22    1282.4      3.41      62.5       0.0 G532                     
    0:00:23    1284.2      3.41      62.1       0.0 G532                     
    0:00:23    1285.5      3.41      62.1       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
## Below commands report area , cell, qor, resources, and timing information needed to analyze the design. 
report_area > reports/synth_area_s1238_500M.rpt
report_cell > reports/synth_cells_s1238_500M.rpt
report_qor  > reports/synth_qor_s1238_500M.rpt
report_resources > reports/synth_resources_s1238_500M.rpt
report_timing -max_paths 10 > reports/synth_timing_s1238_500M.rpt
report_power > reports/synth_power_s1238_500M.rpt
## Dump out the constraints in an SDC file
write_sdc  const/s1238_500M.sdc
1
## Dump out the synthesized database and gate-level-netlist
write -f ddc -hierarchy -output output/s1238_500M.ddc
Writing ddc file 'output/s1238_500M.ddc'.
1
write -hierarchy -format verilog -output  output/s1238_500M.v
Writing verilog file '/home/mgk39@drexel.edu/ecec574/Assignment_1/dc_synth/output/s1238_500M.v'.
1
exit

Thank you...
