#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9334a98 .scope module, "Noand" "Noand" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x9336fdc .functor BUFZ 1, C4<z>; HiZ drive
v0x9328b78_0 .net "A", 0 0, o0x9336fdc;  0 drivers
o0x9336ff4 .functor BUFZ 1, C4<z>; HiZ drive
v0x935b4b0_0 .net "B", 0 0, o0x9336ff4;  0 drivers
v0x935b518_0 .var/real "CL", 0 0;
v0x935b588_0 .var/i "VDD", 31 0;
v0x935b600_0 .var "Y", 0 0;
v0x935b690_0 .var/i "counter", 31 0;
v0x935b708_0 .var/real "power", 0 0;
E_0x93349f0 .event edge, v0x935b588_0, v0x935b518_0, v0x935b690_0;
E_0x93357a8 .event edge, v0x935b600_0;
E_0x92bc930 .event edge, v0x9328b78_0, v0x935b4b0_0;
S_0x9324600 .scope module, "Not" "Not" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x93370cc .functor BUFZ 1, C4<z>; HiZ drive
v0x935b858_0 .net "A", 0 0, o0x93370cc;  0 drivers
v0x935b8d0_0 .var/real "CL", 0 0;
v0x935b938_0 .var/i "VDD", 31 0;
v0x935b9a0_0 .var "Y", 0 0;
v0x935ba08_0 .var/i "counter", 31 0;
v0x935baa8_0 .var/real "power", 0 0;
E_0x935b7b0 .event edge, v0x935b938_0, v0x935b8d0_0, v0x935ba08_0;
E_0x935b7e8 .event edge, v0x935b9a0_0;
E_0x935b820 .event edge, v0x935b858_0;
S_0x93356e0 .scope module, "register_tb" "register_tb" 4 2;
 .timescale -9 -12;
v0x9363a50_0 .net "CLK", 0 0, v0x935bca0_0;  1 drivers
v0x9363ab8_0 .net "D", 3 0, v0x935bd18_0;  1 drivers
v0x9363b58_0 .net "DIR", 0 0, v0x935bd90_0;  1 drivers
v0x9361598_0 .net "ENB", 0 0, v0x935bde8_0;  1 drivers
v0x9363cb0_0 .net "MODE", 1 0, v0x935be50_0;  1 drivers
v0x9363d40_0 .net "Q", 3 0, L_0x9364a68;  1 drivers
v0x9363d98_0 .net "S_IN", 0 0, v0x935bef0_0;  1 drivers
v0x9363e58_0 .net "S_OUT", 0 0, v0x935dae0_0;  1 drivers
S_0x935bb40 .scope module, "p1" "probador" 4 9, 5 2 0, S_0x93356e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "ENB"
    .port_info 2 /OUTPUT 1 "DIR"
    .port_info 3 /OUTPUT 1 "S_IN"
    .port_info 4 /OUTPUT 2 "MODE"
    .port_info 5 /OUTPUT 4 "D"
v0x935bca0_0 .var "CLK", 0 0;
v0x935bd18_0 .var "D", 3 0;
v0x935bd90_0 .var "DIR", 0 0;
v0x935bde8_0 .var "ENB", 0 0;
v0x935be50_0 .var "MODE", 1 0;
v0x935bef0_0 .var "S_IN", 0 0;
S_0x935bfd8 .scope module, "reg1" "register" 4 10, 6 8 0, S_0x93356e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "S_OUT"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "ENB"
    .port_info 3 /INPUT 1 "DIR"
    .port_info 4 /INPUT 1 "S_IN"
    .port_info 5 /INPUT 2 "MODE"
    .port_info 6 /INPUT 4 "D"
    .port_info 7 /OUTPUT 4 "Q"
v0x9362ca8_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x9362d00_0 .net "D", 3 0, v0x935bd18_0;  alias, 1 drivers
v0x9362d88_0 .net "DIR", 0 0, v0x935bd90_0;  alias, 1 drivers
v0x9362de0_0 .net "ENB", 0 0, v0x935bde8_0;  alias, 1 drivers
v0x9362e58_0 .net "FD0", 0 0, v0x9361a50_0;  1 drivers
v0x9362f10_0 .net "FD1", 0 0, v0x93608e8_0;  1 drivers
v0x9362fa0_0 .net "FD2", 0 0, v0x935fd78_0;  1 drivers
v0x9363030_0 .net "FD3", 0 0, v0x935f1d0_0;  1 drivers
v0x93630c0_0 .net "FDS", 0 0, v0x9362610_0;  1 drivers
v0x9363198_0 .net "M0", 0 0, L_0x9363eb0;  1 drivers
v0x93631f0_0 .net "MODE", 1 0, v0x935be50_0;  alias, 1 drivers
v0x9363248_0 .net "Q", 3 0, L_0x9364a68;  alias, 1 drivers
v0x93632a0_0 .net "Q0", 0 0, L_0x9363f08;  1 drivers
v0x9363308_0 .net "S0", 0 0, v0x935e630_0;  1 drivers
v0x9363398_0 .net "S1", 0 0, v0x935ec20_0;  1 drivers
v0x9363428_0 .net "S2", 0 0, v0x935f7b0_0;  1 drivers
v0x93634b8_0 .net "S3", 0 0, v0x9360338_0;  1 drivers
v0x9363598_0 .net "S6", 0 0, v0x9360ed0_0;  1 drivers
v0x9363628_0 .net "S7", 0 0, v0x9361470_0;  1 drivers
v0x93636b8_0 .net "S9", 0 0, v0x9362010_0;  1 drivers
v0x9363748_0 .net "SN", 0 0, v0x9362af8_0;  1 drivers
v0x93637d8_0 .net "S_IN", 0 0, v0x935bef0_0;  alias, 1 drivers
v0x9363830_0 .net "S_OUT", 0 0, v0x935dae0_0;  alias, 1 drivers
v0x9363888_0 .net "contadorFF", 7 0, L_0x9365778;  1 drivers
v0x93638e0_0 .net "contadorM", 7 0, L_0x9365350;  1 drivers
v0x9363958_0 .net "contadorN", 7 0, L_0x9365438;  1 drivers
L_0x9363eb0 .part v0x935be50_0, 0, 1;
L_0x9363f08 .part L_0x9364a68, 0, 1;
L_0x9363f98 .part v0x935be50_0, 0, 1;
L_0x9364058 .part L_0x9364a68, 0, 1;
L_0x93640b0 .part L_0x9364a68, 2, 1;
L_0x9364170 .part v0x935be50_0, 1, 1;
L_0x93641c8 .part v0x935bd18_0, 3, 1;
L_0x9364220 .part L_0x9364a68, 1, 1;
L_0x93642a0 .part L_0x9364a68, 3, 1;
L_0x93642f8 .part v0x935be50_0, 1, 1;
L_0x9364380 .part v0x935bd18_0, 2, 1;
L_0x9364440 .part L_0x9364a68, 0, 1;
L_0x9364498 .part L_0x9364a68, 2, 1;
L_0x9364108 .part v0x935be50_0, 1, 1;
L_0x93645f8 .part v0x935bd18_0, 1, 1;
L_0x9364650 .part v0x935be50_0, 0, 1;
L_0x9364790 .part L_0x9364a68, 3, 1;
L_0x93647e8 .part L_0x9364a68, 1, 1;
L_0x93648b0 .part v0x935be50_0, 1, 1;
L_0x9364908 .part v0x935bd18_0, 0, 1;
L_0x93649b8 .part L_0x9364a68, 3, 1;
L_0x9364a10 .part L_0x9364a68, 0, 1;
L_0x9364960 .part v0x935be50_0, 0, 1;
L_0x9364ae8 .part v0x935be50_0, 1, 1;
L_0x9364a68 .concat8 [ 1 1 1 1], v0x935d5d0_0, v0x935d080_0, v0x935cb90_0, v0x935c480_0;
S_0x935c168 .scope module, "F1" "flipflop" 6 45, 7 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x935c348_0 .var/real "CL", 0 0;
v0x935c3c0_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x935c428_0 .net "D", 0 0, v0x935f1d0_0;  alias, 1 drivers
v0x935c480_0 .var "Q", 0 0;
v0x935c4d8_0 .var/i "Vdd", 31 0;
v0x935c568_0 .net/s *"_s10", 31 0, L_0x9365568;  1 drivers
v0x935c5e0_0 .net/s *"_s12", 31 0, L_0x9365618;  1 drivers
v0x935c658_0 .net/s *"_s14", 31 0, L_0x93656c8;  1 drivers
v0x935c6d0_0 .net/s *"_s8", 31 0, L_0x93654b0;  1 drivers
v0x935c790_0 .var/i "counter", 31 0;
v0x935c808_0 .var/real "potencia", 0 0;
E_0x935c290 .event edge, v0x935c4d8_0, v0x935c348_0, v0x935c790_0;
E_0x935c2d8 .event edge, v0x935c480_0;
E_0x935c310 .event posedge, v0x935bca0_0;
L_0x93654b0 .arith/sum 32, v0x935c790_0, v0x935cc88_0;
L_0x9365568 .arith/sum 32, L_0x93654b0, v0x935d178_0;
L_0x9365618 .arith/sum 32, L_0x9365568, v0x935d6c8_0;
L_0x93656c8 .arith/sum 32, L_0x9365618, v0x935dbd8_0;
L_0x9365778 .part L_0x93656c8, 0, 8;
S_0x935c8b0 .scope module, "F2" "flipflop" 6 46, 7 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x935ca20_0 .var/real "CL", 0 0;
v0x935ca98_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x935cb38_0 .net "D", 0 0, v0x935fd78_0;  alias, 1 drivers
v0x935cb90_0 .var "Q", 0 0;
v0x935cbe8_0 .var/i "Vdd", 31 0;
v0x935cc88_0 .var/i "counter", 31 0;
v0x935cd00_0 .var/real "potencia", 0 0;
E_0x935c9a0 .event edge, v0x935cbe8_0, v0x935ca20_0, v0x935cc88_0;
E_0x935c9e8 .event edge, v0x935cb90_0;
S_0x935cda8 .scope module, "F3" "flipflop" 6 47, 7 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x935cf30_0 .var/real "CL", 0 0;
v0x935cfa8_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x935d010_0 .net "D", 0 0, v0x93608e8_0;  alias, 1 drivers
v0x935d080_0 .var "Q", 0 0;
v0x935d0d8_0 .var/i "Vdd", 31 0;
v0x935d178_0 .var/i "counter", 31 0;
v0x935d1f0_0 .var/real "potencia", 0 0;
E_0x935cec0 .event edge, v0x935d0d8_0, v0x935cf30_0, v0x935d178_0;
E_0x935cef8 .event edge, v0x935d080_0;
S_0x935d298 .scope module, "F4" "flipflop" 6 48, 7 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x935d430_0 .var/real "CL", 0 0;
v0x935d4a8_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x935d578_0 .net "D", 0 0, v0x9361a50_0;  alias, 1 drivers
v0x935d5d0_0 .var "Q", 0 0;
v0x935d628_0 .var/i "Vdd", 31 0;
v0x935d6c8_0 .var/i "counter", 31 0;
v0x935d740_0 .var/real "potencia", 0 0;
E_0x935d3b0 .event edge, v0x935d628_0, v0x935d430_0, v0x935d6c8_0;
E_0x935d3f8 .event edge, v0x935d5d0_0;
S_0x935d7e8 .scope module, "FS" "flipflop" 6 49, 7 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x935d9a8_0 .var/real "CL", 0 0;
v0x935da20_0 .net "CLK", 0 0, v0x935bca0_0;  alias, 1 drivers
v0x935da88_0 .net "D", 0 0, v0x9362610_0;  alias, 1 drivers
v0x935dae0_0 .var "Q", 0 0;
v0x935db38_0 .var/i "Vdd", 31 0;
v0x935dbd8_0 .var/i "counter", 31 0;
v0x935dc50_0 .var/real "potencia", 0 0;
E_0x935d928 .event edge, v0x935db38_0, v0x935d9a8_0, v0x935dbd8_0;
E_0x935d970 .event edge, v0x935dae0_0;
S_0x935dcf8 .scope module, "m0" "mux" 6 27, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x935de90_0 .var/real "CL", 0 0;
v0x935df08_0 .var/i "VDD", 31 0;
v0x935df80_0 .net/s *"_s10", 31 0, L_0x9364d78;  1 drivers
v0x935dfe8_0 .net/s *"_s12", 31 0, L_0x9364df0;  1 drivers
v0x935e060_0 .net/s *"_s14", 31 0, L_0x9364e80;  1 drivers
v0x935e100_0 .net/s *"_s16", 31 0, L_0x9364f30;  1 drivers
v0x935e178_0 .net/s *"_s18", 31 0, L_0x9365000;  1 drivers
v0x935e1f0_0 .net/s *"_s20", 31 0, L_0x93650b0;  1 drivers
v0x935e268_0 .net/s *"_s22", 31 0, L_0x9365160;  1 drivers
v0x935e328_0 .net/s *"_s24", 31 0, L_0x93651f0;  1 drivers
v0x935e3a0_0 .net/s *"_s26", 31 0, L_0x93652a0;  1 drivers
v0x935e418_0 .net/s *"_s6", 31 0, L_0x9364c48;  1 drivers
v0x935e490_0 .net/s *"_s8", 31 0, L_0x9364d00;  1 drivers
v0x935e508_0 .var/i "counter", 31 0;
v0x935e580_0 .net "din_0", 0 0, v0x935bef0_0;  alias, 1 drivers
v0x935e5d8_0 .net "din_1", 0 0, L_0x9364058;  1 drivers
v0x935e630_0 .var "muxOut", 0 0;
v0x935e710_0 .var/real "power", 0 0;
v0x935e768_0 .net "sel", 0 0, L_0x9363f98;  1 drivers
E_0x935dde8 .event edge, v0x935df08_0, v0x935de90_0, v0x935e508_0;
E_0x935de20 .event edge, v0x935e630_0;
E_0x935de58 .event edge, v0x935e768_0, v0x935bef0_0, v0x935e5d8_0;
L_0x9364c48 .arith/sum 32, v0x935e508_0, v0x935ea98_0;
L_0x9364d00 .arith/sum 32, L_0x9364c48, v0x935f058_0;
L_0x9364d78 .arith/sum 32, L_0x9364d00, v0x935f638_0;
L_0x9364df0 .arith/sum 32, L_0x9364d78, v0x935fc20_0;
L_0x9364e80 .arith/sum 32, L_0x9364df0, v0x93601c0_0;
L_0x9364f30 .arith/sum 32, L_0x9364e80, v0x9360770_0;
L_0x9365000 .arith/sum 32, L_0x9364f30, v0x9360d30_0;
L_0x93650b0 .arith/sum 32, L_0x9365000, v0x9361318_0;
L_0x9365160 .arith/sum 32, L_0x93650b0, v0x93618d8_0;
L_0x93651f0 .arith/sum 32, L_0x9365160, v0x9361e98_0;
L_0x93652a0 .arith/sum 32, L_0x93651f0, v0x9362488_0;
L_0x9365350 .part L_0x93652a0, 0, 8;
S_0x935e7f0 .scope module, "m1" "mux" 6 28, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x935e9a8_0 .var/real "CL", 0 0;
v0x935ea20_0 .var/i "VDD", 31 0;
v0x935ea98_0 .var/i "counter", 31 0;
v0x935eb18_0 .net "din_0", 0 0, L_0x93640b0;  1 drivers
v0x935eb80_0 .net "din_1", 0 0, v0x935e630_0;  alias, 1 drivers
v0x935ec20_0 .var "muxOut", 0 0;
v0x935ec78_0 .var/real "power", 0 0;
v0x935ece0_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x935e8f0 .event edge, v0x935ea20_0, v0x935e9a8_0, v0x935ea98_0;
E_0x935e938 .event edge, v0x935ec20_0;
E_0x935e970 .event edge, v0x935bd90_0, v0x935eb18_0, v0x935e630_0;
S_0x935ed88 .scope module, "m2" "mux" 6 29, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x935ef68_0 .var/real "CL", 0 0;
v0x935efe0_0 .var/i "VDD", 31 0;
v0x935f058_0 .var/i "counter", 31 0;
v0x935f0d8_0 .net "din_0", 0 0, v0x935ec20_0;  alias, 1 drivers
v0x935f150_0 .net "din_1", 0 0, L_0x93641c8;  1 drivers
v0x935f1d0_0 .var "muxOut", 0 0;
v0x935f248_0 .var/real "power", 0 0;
v0x935f2a0_0 .net "sel", 0 0, L_0x9364170;  1 drivers
E_0x935eeb0 .event edge, v0x935efe0_0, v0x935ef68_0, v0x935f058_0;
E_0x935eef8 .event edge, v0x935c428_0;
E_0x935ef30 .event edge, v0x935f2a0_0, v0x935ec20_0, v0x935f150_0;
S_0x935f348 .scope module, "m3" "mux" 6 31, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x935f548_0 .var/real "CL", 0 0;
v0x935f5c0_0 .var/i "VDD", 31 0;
v0x935f638_0 .var/i "counter", 31 0;
v0x935f6b8_0 .net "din_0", 0 0, L_0x9364220;  1 drivers
v0x935f720_0 .net "din_1", 0 0, L_0x93642a0;  1 drivers
v0x935f7b0_0 .var "muxOut", 0 0;
v0x935f818_0 .var/real "power", 0 0;
v0x935f880_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x935d8d8 .event edge, v0x935f5c0_0, v0x935f548_0, v0x935f638_0;
E_0x935f4d8 .event edge, v0x935f7b0_0;
E_0x935f510 .event edge, v0x935bd90_0, v0x935f6b8_0, v0x935f720_0;
S_0x935f950 .scope module, "m3A" "mux" 6 32, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x935fb30_0 .var/real "CL", 0 0;
v0x935fba8_0 .var/i "VDD", 31 0;
v0x935fc20_0 .var/i "counter", 31 0;
v0x935fca0_0 .net "din_0", 0 0, v0x935f7b0_0;  alias, 1 drivers
v0x935fcf8_0 .net "din_1", 0 0, L_0x9364380;  1 drivers
v0x935fd78_0 .var "muxOut", 0 0;
v0x935fdf0_0 .var/real "power", 0 0;
v0x935fe48_0 .net "sel", 0 0, L_0x93642f8;  1 drivers
E_0x935fa78 .event edge, v0x935fba8_0, v0x935fb30_0, v0x935fc20_0;
E_0x935fac0 .event edge, v0x935cb38_0;
E_0x935faf8 .event edge, v0x935fe48_0, v0x935f7b0_0, v0x935fcf8_0;
S_0x935fef0 .scope module, "m4" "mux" 6 34, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x93600d0_0 .var/real "CL", 0 0;
v0x9360148_0 .var/i "VDD", 31 0;
v0x93601c0_0 .var/i "counter", 31 0;
v0x9360240_0 .net "din_0", 0 0, L_0x9364440;  1 drivers
v0x93602a8_0 .net "din_1", 0 0, L_0x9364498;  1 drivers
v0x9360338_0 .var "muxOut", 0 0;
v0x93603a0_0 .var/real "power", 0 0;
v0x9360408_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x9360018 .event edge, v0x9360148_0, v0x93600d0_0, v0x93601c0_0;
E_0x9360060 .event edge, v0x9360338_0;
E_0x9360098 .event edge, v0x935bd90_0, v0x9360240_0, v0x93602a8_0;
S_0x93604a0 .scope module, "m4A" "mux" 6 35, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x9360680_0 .var/real "CL", 0 0;
v0x93606f8_0 .var/i "VDD", 31 0;
v0x9360770_0 .var/i "counter", 31 0;
v0x93607f0_0 .net "din_0", 0 0, v0x9360338_0;  alias, 1 drivers
v0x9360868_0 .net "din_1", 0 0, L_0x93645f8;  1 drivers
v0x93608e8_0 .var "muxOut", 0 0;
v0x9360960_0 .var/real "power", 0 0;
v0x93609b8_0 .net "sel", 0 0, L_0x9364108;  1 drivers
E_0x93605c8 .event edge, v0x93606f8_0, v0x9360680_0, v0x9360770_0;
E_0x9360610 .event edge, v0x935d010_0;
E_0x9360648 .event edge, v0x93609b8_0, v0x9360338_0, v0x9360868_0;
S_0x9360a60 .scope module, "m5" "mux" 6 37, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x9360c40_0 .var/real "CL", 0 0;
v0x9360cb8_0 .var/i "VDD", 31 0;
v0x9360d30_0 .var/i "counter", 31 0;
v0x9360db0_0 .net "din_0", 0 0, v0x935bef0_0;  alias, 1 drivers
v0x9360e40_0 .net "din_1", 0 0, L_0x9364790;  1 drivers
v0x9360ed0_0 .var "muxOut", 0 0;
v0x9360f38_0 .var/real "power", 0 0;
v0x9360fa0_0 .net "sel", 0 0, L_0x9364650;  1 drivers
E_0x9360b88 .event edge, v0x9360cb8_0, v0x9360c40_0, v0x9360d30_0;
E_0x9360bd0 .event edge, v0x9360ed0_0;
E_0x9360c08 .event edge, v0x9360fa0_0, v0x935bef0_0, v0x9360e40_0;
S_0x9361048 .scope module, "m6" "mux" 6 38, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x9361228_0 .var/real "CL", 0 0;
v0x93612a0_0 .var/i "VDD", 31 0;
v0x9361318_0 .var/i "counter", 31 0;
v0x9361398_0 .net "din_0", 0 0, v0x9360ed0_0;  alias, 1 drivers
v0x93613f0_0 .net "din_1", 0 0, L_0x93647e8;  1 drivers
v0x9361470_0 .var "muxOut", 0 0;
v0x93614d8_0 .var/real "power", 0 0;
v0x9361540_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x9361170 .event edge, v0x93612a0_0, v0x9361228_0, v0x9361318_0;
E_0x93611b8 .event edge, v0x9361470_0;
E_0x93611f0 .event edge, v0x935bd90_0, v0x9360ed0_0, v0x93613f0_0;
S_0x9361640 .scope module, "m7" "mux" 6 39, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x93617e8_0 .var/real "CL", 0 0;
v0x9361860_0 .var/i "VDD", 31 0;
v0x93618d8_0 .var/i "counter", 31 0;
v0x9361958_0 .net "din_0", 0 0, v0x9361470_0;  alias, 1 drivers
v0x93619d0_0 .net "din_1", 0 0, L_0x9364908;  1 drivers
v0x9361a50_0 .var "muxOut", 0 0;
v0x9361ac8_0 .var/real "power", 0 0;
v0x9361b20_0 .net "sel", 0 0, L_0x93648b0;  1 drivers
E_0x9361730 .event edge, v0x9361860_0, v0x93617e8_0, v0x93618d8_0;
E_0x9361778 .event edge, v0x935d578_0;
E_0x93617b0 .event edge, v0x9361b20_0, v0x9361470_0, v0x93619d0_0;
S_0x9361bc8 .scope module, "m8" "mux" 6 41, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x9361da8_0 .var/real "CL", 0 0;
v0x9361e20_0 .var/i "VDD", 31 0;
v0x9361e98_0 .var/i "counter", 31 0;
v0x9361f18_0 .net "din_0", 0 0, L_0x93649b8;  1 drivers
v0x9361f80_0 .net "din_1", 0 0, L_0x9364a10;  1 drivers
v0x9362010_0 .var "muxOut", 0 0;
v0x9362078_0 .var/real "power", 0 0;
v0x93620e0_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x9361cf0 .event edge, v0x9361e20_0, v0x9361da8_0, v0x9361e98_0;
E_0x9361d38 .event edge, v0x9362010_0;
E_0x9361d70 .event edge, v0x935bd90_0, v0x9361f18_0, v0x9361f80_0;
S_0x9362178 .scope module, "m9" "mux" 6 43, 8 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v0x9362398_0 .var/real "CL", 0 0;
v0x9362410_0 .var/i "VDD", 31 0;
v0x9362488_0 .var/i "counter", 31 0;
v0x9362508_0 .net "din_0", 0 0, v0x9362af8_0;  alias, 1 drivers
v0x9362570_0 .net "din_1", 0 0, v0x9362010_0;  alias, 1 drivers
v0x9362610_0 .var "muxOut", 0 0;
v0x9362688_0 .var/real "power", 0 0;
v0x93626e0_0 .net "sel", 0 0, v0x935bd90_0;  alias, 1 drivers
E_0x93622f0 .event edge, v0x9362410_0, v0x9362398_0, v0x9362488_0;
E_0x9362328 .event edge, v0x935da88_0;
E_0x9362360 .event edge, v0x935bd90_0, v0x9362508_0, v0x9362010_0;
S_0x9362768 .scope module, "n1" "Noor" 6 42, 9 2 0, S_0x935bfd8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
v0x9362948_0 .net "A", 0 0, L_0x9364960;  1 drivers
v0x93629c0_0 .net "B", 0 0, L_0x9364ae8;  1 drivers
v0x9362a28_0 .var/real "CL", 0 0;
v0x9362a80_0 .var/i "VDD", 31 0;
v0x9362af8_0 .var "Y", 0 0;
v0x9362b98_0 .var/i "counter", 31 0;
v0x9362c00_0 .var/real "power", 0 0;
E_0x9362890 .event edge, v0x9362a80_0, v0x9362a28_0, v0x9362b98_0;
E_0x93628d8 .event edge, v0x9362508_0;
E_0x9362910 .event edge, v0x9362948_0, v0x93629c0_0;
L_0x9365438 .part v0x9362b98_0, 0, 8;
    .scope S_0x9334a98;
T_0 ;
    %wait E_0x92bc930;
    %load/vec4 v0x9328b78_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x935b4b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x935b600_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x935b600_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x9334a98;
T_1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935b588_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x9334a98;
T_2 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935b518_0;
    %end;
    .thread T_2;
    .scope S_0x9334a98;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935b690_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x9334a98;
T_4 ;
    %wait E_0x93357a8;
    %load/vec4 v0x935b690_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935b690_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x9334a98;
T_5 ;
    %wait E_0x93349f0;
    %load/vec4 v0x935b588_0;
    %load/vec4 v0x935b588_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935b518_0;
    %mul/wr;
    %load/vec4 v0x935b690_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935b708_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x9324600;
T_6 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935b938_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x9324600;
T_7 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935b8d0_0;
    %end;
    .thread T_7;
    .scope S_0x9324600;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935ba08_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x9324600;
T_9 ;
    %wait E_0x935b820;
    %load/vec4 v0x935b858_0;
    %inv;
    %store/vec4 v0x935b9a0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x9324600;
T_10 ;
    %wait E_0x935b7e8;
    %load/vec4 v0x935ba08_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935ba08_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x9324600;
T_11 ;
    %wait E_0x935b7b0;
    %load/vec4 v0x935b938_0;
    %load/vec4 v0x935b938_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935b8d0_0;
    %mul/wr;
    %load/vec4 v0x935ba08_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935baa8_0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x935bb40;
T_12 ;
    %delay 4000, 0;
    %load/vec4 v0x935bca0_0;
    %inv;
    %assign/vec4 v0x935bca0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x935bb40;
T_13 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x935bd18_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x935bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x935bd90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x935bde8_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x935bef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x935bde8_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x935bd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x935bef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x935bde8_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x935bd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x935bef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x935bde8_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x935bd90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x935bd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x935bef0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x935be50_0, 0;
    %delay 32000, 0;
    %vpi_call 5 57 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x935dcf8;
T_14 ;
    %wait E_0x935de58;
    %load/vec4 v0x935e768_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x935e580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x935e580_0;
    %assign/vec4 v0x935e630_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x935e580_0;
    %assign/vec4 v0x935e630_0, 0;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x935e768_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x935e5d8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x935e5d8_0;
    %assign/vec4 v0x935e630_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x935e5d8_0;
    %assign/vec4 v0x935e630_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x935dcf8;
T_15 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x935df08_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x935dcf8;
T_16 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x935de90_0;
    %end;
    .thread T_16;
    .scope S_0x935dcf8;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935e508_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x935dcf8;
T_18 ;
    %wait E_0x935de20;
    %load/vec4 v0x935e508_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935e508_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x935dcf8;
T_19 ;
    %wait E_0x935dde8;
    %load/vec4 v0x935df08_0;
    %load/vec4 v0x935df08_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935de90_0;
    %mul/wr;
    %load/vec4 v0x935e508_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935e710_0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x935e7f0;
T_20 ;
    %wait E_0x935e970;
    %load/vec4 v0x935ece0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x935eb18_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x935eb18_0;
    %assign/vec4 v0x935ec20_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x935eb18_0;
    %assign/vec4 v0x935ec20_0, 0;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x935ece0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x935eb80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x935eb80_0;
    %assign/vec4 v0x935ec20_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x935eb80_0;
    %assign/vec4 v0x935ec20_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x935e7f0;
T_21 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x935ea20_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x935e7f0;
T_22 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x935e9a8_0;
    %end;
    .thread T_22;
    .scope S_0x935e7f0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935ea98_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x935e7f0;
T_24 ;
    %wait E_0x935e938;
    %load/vec4 v0x935ea98_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935ea98_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x935e7f0;
T_25 ;
    %wait E_0x935e8f0;
    %load/vec4 v0x935ea20_0;
    %load/vec4 v0x935ea20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935e9a8_0;
    %mul/wr;
    %load/vec4 v0x935ea98_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935ec78_0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x935ed88;
T_26 ;
    %wait E_0x935ef30;
    %load/vec4 v0x935f2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x935f0d8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x935f0d8_0;
    %assign/vec4 v0x935f1d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x935f0d8_0;
    %assign/vec4 v0x935f1d0_0, 0;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x935f2a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x935f150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x935f150_0;
    %assign/vec4 v0x935f1d0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x935f150_0;
    %assign/vec4 v0x935f1d0_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x935ed88;
T_27 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x935efe0_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x935ed88;
T_28 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x935ef68_0;
    %end;
    .thread T_28;
    .scope S_0x935ed88;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935f058_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x935ed88;
T_30 ;
    %wait E_0x935eef8;
    %load/vec4 v0x935f058_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935f058_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x935ed88;
T_31 ;
    %wait E_0x935eeb0;
    %load/vec4 v0x935efe0_0;
    %load/vec4 v0x935efe0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935ef68_0;
    %mul/wr;
    %load/vec4 v0x935f058_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935f248_0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x935f348;
T_32 ;
    %wait E_0x935f510;
    %load/vec4 v0x935f880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x935f6b8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x935f6b8_0;
    %assign/vec4 v0x935f7b0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x935f6b8_0;
    %assign/vec4 v0x935f7b0_0, 0;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x935f880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x935f720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x935f720_0;
    %assign/vec4 v0x935f7b0_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x935f720_0;
    %assign/vec4 v0x935f7b0_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x935f348;
T_33 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x935f5c0_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x935f348;
T_34 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x935f548_0;
    %end;
    .thread T_34;
    .scope S_0x935f348;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935f638_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x935f348;
T_36 ;
    %wait E_0x935f4d8;
    %load/vec4 v0x935f638_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935f638_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x935f348;
T_37 ;
    %wait E_0x935d8d8;
    %load/vec4 v0x935f5c0_0;
    %load/vec4 v0x935f5c0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935f548_0;
    %mul/wr;
    %load/vec4 v0x935f638_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935f818_0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x935f950;
T_38 ;
    %wait E_0x935faf8;
    %load/vec4 v0x935fe48_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x935fca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0x935fca0_0;
    %assign/vec4 v0x935fd78_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x935fca0_0;
    %assign/vec4 v0x935fd78_0, 0;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x935fe48_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x935fcf8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.6, 4;
    %load/vec4 v0x935fcf8_0;
    %assign/vec4 v0x935fd78_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x935fcf8_0;
    %assign/vec4 v0x935fd78_0, 0;
T_38.7 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x935f950;
T_39 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x935fba8_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x935f950;
T_40 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x935fb30_0;
    %end;
    .thread T_40;
    .scope S_0x935f950;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935fc20_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x935f950;
T_42 ;
    %wait E_0x935fac0;
    %load/vec4 v0x935fc20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935fc20_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x935f950;
T_43 ;
    %wait E_0x935fa78;
    %load/vec4 v0x935fba8_0;
    %load/vec4 v0x935fba8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935fb30_0;
    %mul/wr;
    %load/vec4 v0x935fc20_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935fdf0_0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x935fef0;
T_44 ;
    %wait E_0x9360098;
    %load/vec4 v0x9360408_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x9360240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x9360240_0;
    %assign/vec4 v0x9360338_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x9360240_0;
    %assign/vec4 v0x9360338_0, 0;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x9360408_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x93602a8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0x93602a8_0;
    %assign/vec4 v0x9360338_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x93602a8_0;
    %assign/vec4 v0x9360338_0, 0;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x935fef0;
T_45 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9360148_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x935fef0;
T_46 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x93600d0_0;
    %end;
    .thread T_46;
    .scope S_0x935fef0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x93601c0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x935fef0;
T_48 ;
    %wait E_0x9360060;
    %load/vec4 v0x93601c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x93601c0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x935fef0;
T_49 ;
    %wait E_0x9360018;
    %load/vec4 v0x9360148_0;
    %load/vec4 v0x9360148_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x93600d0_0;
    %mul/wr;
    %load/vec4 v0x93601c0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x93603a0_0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x93604a0;
T_50 ;
    %wait E_0x9360648;
    %load/vec4 v0x93609b8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x93607f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %load/vec4 v0x93607f0_0;
    %assign/vec4 v0x93608e8_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x93607f0_0;
    %assign/vec4 v0x93608e8_0, 0;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x93609b8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %load/vec4 v0x9360868_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %load/vec4 v0x9360868_0;
    %assign/vec4 v0x93608e8_0, 0;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x9360868_0;
    %assign/vec4 v0x93608e8_0, 0;
T_50.7 ;
T_50.4 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x93604a0;
T_51 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x93606f8_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x93604a0;
T_52 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x9360680_0;
    %end;
    .thread T_52;
    .scope S_0x93604a0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9360770_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x93604a0;
T_54 ;
    %wait E_0x9360610;
    %load/vec4 v0x9360770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9360770_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x93604a0;
T_55 ;
    %wait E_0x93605c8;
    %load/vec4 v0x93606f8_0;
    %load/vec4 v0x93606f8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9360680_0;
    %mul/wr;
    %load/vec4 v0x9360770_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9360960_0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x9360a60;
T_56 ;
    %wait E_0x9360c08;
    %load/vec4 v0x9360fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x9360db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x9360db0_0;
    %assign/vec4 v0x9360ed0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x9360db0_0;
    %assign/vec4 v0x9360ed0_0, 0;
T_56.3 ;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x9360fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x9360e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.6, 4;
    %load/vec4 v0x9360e40_0;
    %assign/vec4 v0x9360ed0_0, 0;
    %jmp T_56.7;
T_56.6 ;
    %load/vec4 v0x9360e40_0;
    %assign/vec4 v0x9360ed0_0, 0;
T_56.7 ;
T_56.4 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x9360a60;
T_57 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9360cb8_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x9360a60;
T_58 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x9360c40_0;
    %end;
    .thread T_58;
    .scope S_0x9360a60;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9360d30_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x9360a60;
T_60 ;
    %wait E_0x9360bd0;
    %load/vec4 v0x9360d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9360d30_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x9360a60;
T_61 ;
    %wait E_0x9360b88;
    %load/vec4 v0x9360cb8_0;
    %load/vec4 v0x9360cb8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9360c40_0;
    %mul/wr;
    %load/vec4 v0x9360d30_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9360f38_0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x9361048;
T_62 ;
    %wait E_0x93611f0;
    %load/vec4 v0x9361540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x9361398_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %load/vec4 v0x9361398_0;
    %assign/vec4 v0x9361470_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x9361398_0;
    %assign/vec4 v0x9361470_0, 0;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x9361540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %load/vec4 v0x93613f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %load/vec4 v0x93613f0_0;
    %assign/vec4 v0x9361470_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0x93613f0_0;
    %assign/vec4 v0x9361470_0, 0;
T_62.7 ;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x9361048;
T_63 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x93612a0_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0x9361048;
T_64 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x9361228_0;
    %end;
    .thread T_64;
    .scope S_0x9361048;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9361318_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x9361048;
T_66 ;
    %wait E_0x93611b8;
    %load/vec4 v0x9361318_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9361318_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x9361048;
T_67 ;
    %wait E_0x9361170;
    %load/vec4 v0x93612a0_0;
    %load/vec4 v0x93612a0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9361228_0;
    %mul/wr;
    %load/vec4 v0x9361318_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x93614d8_0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x9361640;
T_68 ;
    %wait E_0x93617b0;
    %load/vec4 v0x9361b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x9361958_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.2, 4;
    %load/vec4 v0x9361958_0;
    %assign/vec4 v0x9361a50_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x9361958_0;
    %assign/vec4 v0x9361a50_0, 0;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x9361b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.4, 4;
    %load/vec4 v0x93619d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.6, 4;
    %load/vec4 v0x93619d0_0;
    %assign/vec4 v0x9361a50_0, 0;
    %jmp T_68.7;
T_68.6 ;
    %load/vec4 v0x93619d0_0;
    %assign/vec4 v0x9361a50_0, 0;
T_68.7 ;
T_68.4 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x9361640;
T_69 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9361860_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x9361640;
T_70 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x93617e8_0;
    %end;
    .thread T_70;
    .scope S_0x9361640;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x93618d8_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0x9361640;
T_72 ;
    %wait E_0x9361778;
    %load/vec4 v0x93618d8_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x93618d8_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x9361640;
T_73 ;
    %wait E_0x9361730;
    %load/vec4 v0x9361860_0;
    %load/vec4 v0x9361860_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x93617e8_0;
    %mul/wr;
    %load/vec4 v0x93618d8_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9361ac8_0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x9361bc8;
T_74 ;
    %wait E_0x9361d70;
    %load/vec4 v0x93620e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v0x9361f18_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.2, 4;
    %load/vec4 v0x9361f18_0;
    %assign/vec4 v0x9362010_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0x9361f18_0;
    %assign/vec4 v0x9362010_0, 0;
T_74.3 ;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x93620e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.4, 4;
    %load/vec4 v0x9361f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.6, 4;
    %load/vec4 v0x9361f80_0;
    %assign/vec4 v0x9362010_0, 0;
    %jmp T_74.7;
T_74.6 ;
    %load/vec4 v0x9361f80_0;
    %assign/vec4 v0x9362010_0, 0;
T_74.7 ;
T_74.4 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x9361bc8;
T_75 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9361e20_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0x9361bc8;
T_76 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x9361da8_0;
    %end;
    .thread T_76;
    .scope S_0x9361bc8;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9361e98_0, 0, 32;
    %end;
    .thread T_77;
    .scope S_0x9361bc8;
T_78 ;
    %wait E_0x9361d38;
    %load/vec4 v0x9361e98_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9361e98_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x9361bc8;
T_79 ;
    %wait E_0x9361cf0;
    %load/vec4 v0x9361e20_0;
    %load/vec4 v0x9361e20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9361da8_0;
    %mul/wr;
    %load/vec4 v0x9361e98_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9362078_0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x9362768;
T_80 ;
    %wait E_0x9362910;
    %load/vec4 v0x9362948_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x93629c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9362af8_0, 0, 1;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9362af8_0, 0, 1;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x9362768;
T_81 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x9362a80_0, 0, 32;
    %end;
    .thread T_81;
    .scope S_0x9362768;
T_82 ;
    %pushi/real 2029141848, 4031; load=5.50000e-11
    %pushi/real 453197, 4009; load=5.50000e-11
    %add/wr;
    %store/real v0x9362a28_0;
    %end;
    .thread T_82;
    .scope S_0x9362768;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9362b98_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0x9362768;
T_84 ;
    %wait E_0x93628d8;
    %load/vec4 v0x9362b98_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9362b98_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x9362768;
T_85 ;
    %wait E_0x9362890;
    %load/vec4 v0x9362a80_0;
    %load/vec4 v0x9362a80_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9362a28_0;
    %mul/wr;
    %load/vec4 v0x9362b98_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9362c00_0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x9362178;
T_86 ;
    %wait E_0x9362360;
    %load/vec4 v0x93626e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0x9362508_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.2, 4;
    %load/vec4 v0x9362508_0;
    %assign/vec4 v0x9362610_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x9362508_0;
    %assign/vec4 v0x9362610_0, 0;
T_86.3 ;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x93626e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_86.4, 4;
    %load/vec4 v0x9362570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v0x9362570_0;
    %assign/vec4 v0x9362610_0, 0;
    %jmp T_86.7;
T_86.6 ;
    %load/vec4 v0x9362570_0;
    %assign/vec4 v0x9362610_0, 0;
T_86.7 ;
T_86.4 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x9362178;
T_87 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x9362410_0, 0, 32;
    %end;
    .thread T_87;
    .scope S_0x9362178;
T_88 ;
    %pushi/real 1291272085, 4031; load=3.50000e-11
    %pushi/real 669699, 4009; load=3.50000e-11
    %add/wr;
    %store/real v0x9362398_0;
    %end;
    .thread T_88;
    .scope S_0x9362178;
T_89 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9362488_0, 0, 32;
    %end;
    .thread T_89;
    .scope S_0x9362178;
T_90 ;
    %wait E_0x9362328;
    %load/vec4 v0x9362488_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9362488_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x9362178;
T_91 ;
    %wait E_0x93622f0;
    %load/vec4 v0x9362410_0;
    %load/vec4 v0x9362410_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x9362398_0;
    %mul/wr;
    %load/vec4 v0x9362488_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x9362688_0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x935c168;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935c790_0, 0, 32;
    %end;
    .thread T_92;
    .scope S_0x935c168;
T_93 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935c4d8_0, 0, 32;
    %end;
    .thread T_93;
    .scope S_0x935c168;
T_94 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935c348_0;
    %end;
    .thread T_94;
    .scope S_0x935c168;
T_95 ;
    %wait E_0x935c310;
    %load/vec4 v0x935c428_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_95.0, 4;
    %load/vec4 v0x935c428_0;
    %assign/vec4 v0x935c480_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x935c428_0;
    %assign/vec4 v0x935c480_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x935c168;
T_96 ;
    %wait E_0x935c310;
    %delay 1, 0;
    %load/vec4 v0x935c428_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %delay 3500, 0;
    %load/vec4 v0x935c428_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %vpi_call 7 34 "$monitor", "Tiempo de setup irrespetado en alto %g\011", $time {0 0 0};
T_96.2 ;
T_96.0 ;
    %load/vec4 v0x935c428_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %delay 3000, 0;
    %load/vec4 v0x935c428_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_96.6, 4;
    %vpi_call 7 39 "$monitor", "Tiempo de setup irrespetado %g\011", $time {0 0 0};
T_96.6 ;
T_96.4 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x935c168;
T_97 ;
    %wait E_0x935c2d8;
    %load/vec4 v0x935c790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935c790_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x935c168;
T_98 ;
    %wait E_0x935c290;
    %load/vec4 v0x935c4d8_0;
    %load/vec4 v0x935c4d8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935c348_0;
    %mul/wr;
    %load/vec4 v0x935c790_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935c808_0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x935c8b0;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935cc88_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0x935c8b0;
T_100 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935cbe8_0, 0, 32;
    %end;
    .thread T_100;
    .scope S_0x935c8b0;
T_101 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935ca20_0;
    %end;
    .thread T_101;
    .scope S_0x935c8b0;
T_102 ;
    %wait E_0x935c310;
    %load/vec4 v0x935cb38_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v0x935cb38_0;
    %assign/vec4 v0x935cb90_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x935cb38_0;
    %assign/vec4 v0x935cb90_0, 0;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x935c8b0;
T_103 ;
    %wait E_0x935c310;
    %delay 1, 0;
    %load/vec4 v0x935cb38_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_103.0, 4;
    %delay 3500, 0;
    %load/vec4 v0x935cb38_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %vpi_call 7 34 "$monitor", "Tiempo de setup irrespetado en alto %g\011", $time {0 0 0};
T_103.2 ;
T_103.0 ;
    %load/vec4 v0x935cb38_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %delay 3000, 0;
    %load/vec4 v0x935cb38_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_103.6, 4;
    %vpi_call 7 39 "$monitor", "Tiempo de setup irrespetado %g\011", $time {0 0 0};
T_103.6 ;
T_103.4 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x935c8b0;
T_104 ;
    %wait E_0x935c9e8;
    %load/vec4 v0x935cc88_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935cc88_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x935c8b0;
T_105 ;
    %wait E_0x935c9a0;
    %load/vec4 v0x935cbe8_0;
    %load/vec4 v0x935cbe8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935ca20_0;
    %mul/wr;
    %load/vec4 v0x935cc88_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935cd00_0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x935cda8;
T_106 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935d178_0, 0, 32;
    %end;
    .thread T_106;
    .scope S_0x935cda8;
T_107 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935d0d8_0, 0, 32;
    %end;
    .thread T_107;
    .scope S_0x935cda8;
T_108 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935cf30_0;
    %end;
    .thread T_108;
    .scope S_0x935cda8;
T_109 ;
    %wait E_0x935c310;
    %load/vec4 v0x935d010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_109.0, 4;
    %load/vec4 v0x935d010_0;
    %assign/vec4 v0x935d080_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x935d010_0;
    %assign/vec4 v0x935d080_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x935cda8;
T_110 ;
    %wait E_0x935c310;
    %delay 1, 0;
    %load/vec4 v0x935d010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %delay 3500, 0;
    %load/vec4 v0x935d010_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_110.2, 4;
    %vpi_call 7 34 "$monitor", "Tiempo de setup irrespetado en alto %g\011", $time {0 0 0};
T_110.2 ;
T_110.0 ;
    %load/vec4 v0x935d010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.4, 4;
    %delay 3000, 0;
    %load/vec4 v0x935d010_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_110.6, 4;
    %vpi_call 7 39 "$monitor", "Tiempo de setup irrespetado %g\011", $time {0 0 0};
T_110.6 ;
T_110.4 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x935cda8;
T_111 ;
    %wait E_0x935cef8;
    %load/vec4 v0x935d178_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935d178_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x935cda8;
T_112 ;
    %wait E_0x935cec0;
    %load/vec4 v0x935d0d8_0;
    %load/vec4 v0x935d0d8_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935cf30_0;
    %mul/wr;
    %load/vec4 v0x935d178_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935d1f0_0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x935d298;
T_113 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935d6c8_0, 0, 32;
    %end;
    .thread T_113;
    .scope S_0x935d298;
T_114 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935d628_0, 0, 32;
    %end;
    .thread T_114;
    .scope S_0x935d298;
T_115 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935d430_0;
    %end;
    .thread T_115;
    .scope S_0x935d298;
T_116 ;
    %wait E_0x935c310;
    %load/vec4 v0x935d578_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_116.0, 4;
    %load/vec4 v0x935d578_0;
    %assign/vec4 v0x935d5d0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x935d578_0;
    %assign/vec4 v0x935d5d0_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x935d298;
T_117 ;
    %wait E_0x935c310;
    %delay 1, 0;
    %load/vec4 v0x935d578_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_117.0, 4;
    %delay 3500, 0;
    %load/vec4 v0x935d578_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_117.2, 4;
    %vpi_call 7 34 "$monitor", "Tiempo de setup irrespetado en alto %g\011", $time {0 0 0};
T_117.2 ;
T_117.0 ;
    %load/vec4 v0x935d578_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %delay 3000, 0;
    %load/vec4 v0x935d578_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_117.6, 4;
    %vpi_call 7 39 "$monitor", "Tiempo de setup irrespetado %g\011", $time {0 0 0};
T_117.6 ;
T_117.4 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x935d298;
T_118 ;
    %wait E_0x935d3f8;
    %load/vec4 v0x935d6c8_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935d6c8_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x935d298;
T_119 ;
    %wait E_0x935d3b0;
    %load/vec4 v0x935d628_0;
    %load/vec4 v0x935d628_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935d430_0;
    %mul/wr;
    %load/vec4 v0x935d6c8_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935d740_0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x935d7e8;
T_120 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x935dbd8_0, 0, 32;
    %end;
    .thread T_120;
    .scope S_0x935d7e8;
T_121 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x935db38_0, 0, 32;
    %end;
    .thread T_121;
    .scope S_0x935d7e8;
T_122 ;
    %pushi/real 1844674407, 4031; load=5.00000e-11
    %pushi/real 1555899, 4009; load=5.00000e-11
    %add/wr;
    %store/real v0x935d9a8_0;
    %end;
    .thread T_122;
    .scope S_0x935d7e8;
T_123 ;
    %wait E_0x935c310;
    %load/vec4 v0x935da88_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.0, 4;
    %load/vec4 v0x935da88_0;
    %assign/vec4 v0x935dae0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x935da88_0;
    %assign/vec4 v0x935dae0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x935d7e8;
T_124 ;
    %wait E_0x935c310;
    %delay 1, 0;
    %load/vec4 v0x935da88_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_124.0, 4;
    %delay 3500, 0;
    %load/vec4 v0x935da88_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_124.2, 4;
    %vpi_call 7 34 "$monitor", "Tiempo de setup irrespetado en alto %g\011", $time {0 0 0};
T_124.2 ;
T_124.0 ;
    %load/vec4 v0x935da88_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_124.4, 4;
    %delay 3000, 0;
    %load/vec4 v0x935da88_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_124.6, 4;
    %vpi_call 7 39 "$monitor", "Tiempo de setup irrespetado %g\011", $time {0 0 0};
T_124.6 ;
T_124.4 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x935d7e8;
T_125 ;
    %wait E_0x935d970;
    %load/vec4 v0x935dbd8_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x935dbd8_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x935d7e8;
T_126 ;
    %wait E_0x935d928;
    %load/vec4 v0x935db38_0;
    %load/vec4 v0x935db38_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x935d9a8_0;
    %mul/wr;
    %load/vec4 v0x935dbd8_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v0x935dc50_0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x93356e0;
T_127 ;
    %vpi_call 4 14 "$dumpfile", "desplazador.vcd" {0 0 0};
    %vpi_call 4 15 "$dumpvars" {0 0 0};
    %vpi_call 4 16 "$display", "time\011 CLK   ENB  DIR   MODE    D     S_IN    S_OUT    Q" {0 0 0};
    %vpi_call 4 17 "$monitor", "%g\011    %b   %b    %b   %b      %b     %b      %b      %b", $time, v0x9363a50_0, v0x9361598_0, v0x9363b58_0, v0x9363cb0_0, v0x9363ab8_0, v0x9363d98_0, v0x9363e58_0, v0x9363d40_0 {0 0 0};
    %end;
    .thread T_127;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./nand.v";
    "./not.v";
    "register4B-est_tb.v";
    "tester4B.v";
    "register4B-est.v";
    "./flipflop.v";
    "./mux.v";
    "./nor.v";
