m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Program Files/Modeltech_pe_edu_10.4a/examples
vAC_AddSub
Z0 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
!s110 1496107115
!i10b 1
!s100 PNb0HjzQE=faj0_;hRR`V0
IE`UB@3R38h>k@YEo]=5o]0
Z1 VDg1SIo80bB@j0V0VzS_@n1
!s105 AddSub_sv_unit
S1
Z2 dD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns
w1492813139
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddSub.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddSub.sv
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
!s108 1496107114.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddSub.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddSub.sv|
!s101 -O0
!i113 1
Z4 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@a@c_@add@sub
vAC_And
R0
Z5 !s110 1496107112
!i10b 1
!s100 4OE6]jEIiBHZ^GI>QgH<j2
ISAG2m`z]3IAQi7Hlf?1S12
R1
!s105 AC_And_sv_unit
S1
R2
w1492490863
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_And.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_And.sv
L0 1
R3
r1
!s85 0
31
Z6 !s108 1496107112.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_And.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_And.sv|
!s101 -O0
!i113 1
R4
n@a@c_@and
vAC_CLU
R0
Z7 !s110 1496107113
!i10b 1
!s100 4ijTPUTHm=1D]YHnQM[OZ1
I]8z7PdlK[10J96Xd0XMm<1
R1
!s105 AC_CLU_sv_unit
S1
R2
w1492463636
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_CLU.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_CLU.sv
L0 1
R3
r1
!s85 0
31
Z8 !s108 1496107113.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_CLU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_CLU.sv|
!s101 -O0
!i113 1
R4
n@a@c_@c@l@u
vAC_Not
R0
R5
!i10b 1
!s100 Wn3OkiH^OfgoM:Kl;<A8H0
IKSR33nUe4P=lBK7n3U@8M0
R1
!s105 AC_Not_sv_unit
S1
R2
w1492457241
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Not.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Not.sv
L0 1
R3
r1
!s85 0
31
R6
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Not.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Not.sv|
!s101 -O0
!i113 1
R4
n@a@c_@not
vAC_Or
R0
R7
!i10b 1
!s100 J9a?i?]LoY`doLNio=D^22
IH>>B3D>Nbg54XK0UDhWFK0
R1
!s105 AC_Or_sv_unit
S1
R2
w1492457240
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Or.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Or.sv
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Or.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Or.sv|
!s101 -O0
!i113 1
R4
n@a@c_@or
vAC_Output_Mux
R0
Z9 !s110 1496107117
!i10b 1
!s100 ^of]763Tc7ZfLc0Gaci820
Ik<Pld8;CSKK@RF;EP7JbU1
R1
!s105 AC_Output_Mux_sv_unit
S1
R2
w1492807811
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux.sv
L0 1
R3
r1
!s85 0
31
Z10 !s108 1496107117.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux.sv|
!s101 -O0
!i113 1
R4
n@a@c_@output_@mux
vAC_Output_Mux_Blk
R0
R9
!i10b 1
!s100 AiQAZeRL9U;MG5bH]_Lka1
I[Lf:KJLBTQJARd072aRYo1
R1
!s105 AC_Output_Mux_Blk_sv_unit
S1
R2
w1492471154
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux_Blk.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux_Blk.sv
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux_Blk.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Output_Mux_Blk.sv|
!s101 -O0
!i113 1
R4
n@a@c_@output_@mux_@blk
vAC_Xor
R0
R7
!i10b 1
!s100 7jia`Fd5OR`T5a`NZa3@53
I?4ZA1hFQ9a8Z7Ve9;FUO^1
R1
!s105 AC_Xor_sv_unit
S1
R2
w1492457370
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Xor.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Xor.sv
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Xor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AC_Xor.sv|
!s101 -O0
!i113 1
R4
n@a@c_@xor
vAddCard
R0
R7
!i10b 1
!s100 W5FP5oKR]mRkC]N;On7IZ3
I?F=bb5efEboaai1e7mHRN2
R1
!s105 AddCard_sv_unit
S1
R2
w1492808030
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddCard.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddCard.sv
L0 1
R3
r1
!s85 0
31
R6
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddCard.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/AddCard.sv|
!s101 -O0
!i113 1
R4
n@add@card
vand16
R0
Z11 !s110 1496107127
!i10b 1
!s100 mKkPgLG=g5T9U:ji4EmYo1
I`2?JP[fPPZPn5NGGceohX3
R1
!s105 and16_sv_unit
S1
R2
w1492592903
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and16.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and16.sv
L0 1
R3
r1
!s85 0
31
Z12 !s108 1496107127.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and16.sv|
!s101 -O0
!i113 1
R4
vAnd3_mod
R0
Z13 !s110 1492711334
!i10b 1
!s100 F=>2aN<DW[CQQDA3SaChC3
IJcZzQ9YjXKNQ8GImZQj061
R1
Z14 !s105 And3_mod_sv_unit
S1
R2
w1492469442
Z15 8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And3_mod.sv
Z16 FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And3_mod.sv
L0 1
R3
r1
!s85 0
31
Z17 !s108 1492711334.000000
Z18 !s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And3_mod.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And3_mod.sv|
!s101 -O0
!i113 1
R4
n@and3_mod
vand3_mod
R0
R9
!i10b 1
!s100 Fl@nR7MV6EMz5[;2SQLMP0
IO1ac;ViBm:lHL^dnSDPdK0
R1
R14
S1
R2
w1492713899
R15
R16
L0 1
R3
r1
!s85 0
31
R10
R18
R19
!s101 -O0
!i113 1
R4
vand5_mod
R0
Z20 !s110 1496107126
!i10b 1
!s100 ?A`1BTc`1`JU=WSKD8oXG1
IXPZ5WkQ^ZAUMcIhBHSoiU0
R1
!s105 and5_mod_sv_unit
S1
R2
w1492713151
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and5_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and5_mod.sv
L0 1
R3
r1
!s85 0
31
Z21 !s108 1496107126.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and5_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and5_mod.sv|
!s101 -O0
!i113 1
R4
vand8
R0
!s110 1492589540
!i10b 1
!s100 KB`;do?U5F5PUHC29>4gZ0
IU1iZMRoC9n`k<i>k11SbI3
R1
!s105 and8_sv_unit
S1
R2
w1492589042
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and8.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and8.sv
L0 1
R3
r1
!s85 0
31
!s108 1492589540.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and8.sv|
!s101 -O0
!i113 1
R4
vand_k
R0
R20
!i10b 1
!s100 d:L1XfW:F;8_fiikzKeIT0
IA^n5OJ=MGOnW;F@W^K>j61
R1
!s105 and_k_sv_unit
S1
R2
w1492594771
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and_k.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and_k.sv
L0 1
R3
r1
!s85 0
31
R21
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and_k.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/and_k.sv|
!s101 -O0
!i113 1
R4
vAnd_mod
R0
Z22 !s110 1496107116
!i10b 1
!s100 <6X_geFAMaU4T7;b@Q2Wg2
IDoE_gBMHLD4EFSZ>9ko:D2
R1
!s105 And_mod_sv_unit
S1
R2
w1492465876
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And_mod.sv
L0 1
R3
r1
!s85 0
31
Z23 !s108 1496107116.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/And_mod.sv|
!s101 -O0
!i113 1
R4
n@and_mod
vBooth_Encoder
R0
Z24 !s110 1496107118
!i10b 1
!s100 zbKY_MMP6D03IN5lcNoIP0
IkgGZ:AkiER:HKP9b_9[j>1
R1
!s105 Booth_Encoder_sv_unit
S1
R2
w1492542864
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Encoder.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Encoder.sv
L0 1
R3
r1
!s85 0
31
Z25 !s108 1496107118.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Encoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Encoder.sv|
!s101 -O0
!i113 1
R4
n@booth_@encoder
vBooth_Selector
R0
R24
!i10b 1
!s100 ASNh@Ua57SY2QQLNmbJII1
Ii=hb>F[UhZ:>N@<;NYoa<0
R1
!s105 Booth_Selector_sv_unit
S1
R2
w1492564256
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector.sv
L0 1
R3
r1
!s85 0
31
R25
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector.sv|
!s101 -O0
!i113 1
R4
n@booth_@selector
vBooth_Selector_Blk
R0
R24
!i10b 1
!s100 Dofi^E=R>DDEzAOoW3Ldh1
IRz]Ckel;755=z<jcn:;C@0
R1
!s105 Booth_Selector_Blk_sv_unit
S1
R2
w1492542499
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk.sv
L0 1
R3
r1
!s85 0
31
R25
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk.sv|
!s101 -O0
!i113 1
R4
n@booth_@selector_@blk
vBooth_Selector_Blk0
R0
Z26 !s110 1496107119
!i10b 1
!s100 IU<necXTLk[XTEgni25e:2
IzL1fNd=LOhhD8z6YLDRXe1
R1
!s105 Booth_Selector_Blk0_sv_unit
S1
R2
w1492542495
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk0.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk0.sv
L0 1
R3
r1
!s85 0
31
Z27 !s108 1496107119.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk0.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Booth_Selector_Blk0.sv|
!s101 -O0
!i113 1
R4
n@booth_@selector_@blk0
vCLU16
R0
Z28 !s110 1496107123
!i10b 1
!s100 9YIndzFN2WHD?]dTmgS9O2
I8eV0^j`K;3XaZG^`R`lSY3
R1
!s105 CLU16_sv_unit
S1
R2
w1492589897
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/CLU16.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/CLU16.sv
L0 1
R3
r1
!s85 0
31
Z29 !s108 1496107123.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/CLU16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/CLU16.sv|
!s101 -O0
!i113 1
R4
n@c@l@u16
vcompare
R0
R9
!i10b 1
!s100 Wm3QJ4FLonaW8^N@>YZT<3
IJ3UdTQ6=YSX@k]BlBlDZe2
R1
!s105 compare_sv_unit
S1
R2
w1492754430
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/compare.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/compare.sv
L0 1
R3
r1
!s85 0
31
R10
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/compare.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/compare.sv|
!s101 -O0
!i113 1
R4
vDATA_MUX
R0
R20
!i10b 1
!s100 @4GUITjC5@FN@GWaTU_RW1
I^Sh;0lQ4mN11Zg<od[eO53
R1
!s105 DATA_MUX_sv_unit
S1
R2
w1492711323
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX.sv
L0 1
R3
r1
!s85 0
31
R21
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX.sv|
!s101 -O0
!i113 1
R4
n@d@a@t@a_@m@u@x
vDATA_MUX_BLK
R0
R20
!i10b 1
!s100 ^LWa>n^^ggmVKELLRAh8I1
IozzgD[kUPBgCaHnkGQ_9N2
R1
!s105 DATA_MUX_BLK_sv_unit
S1
R2
w1492710978
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX_BLK.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX_BLK.sv
L0 1
R3
r1
!s85 0
31
R21
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX_BLK.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/DATA_MUX_BLK.sv|
!s101 -O0
!i113 1
R4
n@d@a@t@a_@m@u@x_@b@l@k
vFA
R0
R26
!i10b 1
!s100 <o:E19c`Lg49@h1?`RnJg0
IJciB_a3n26>^W@1cDLQ9h3
R1
!s105 FA_sv_unit
S1
R2
w1492535900
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA.sv
L0 1
R3
r1
!s85 0
31
R27
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA.sv|
!s101 -O0
!i113 1
R4
n@f@a
vFA_0B
R0
Z30 !s110 1496107121
!i10b 1
!s100 Q;JX8oX1bO2bB50:QzYKh3
I@O;9FAE2D6[dn_?>nIz7H3
R1
!s105 FA_0B_sv_unit
S1
R2
w1492559266
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_0B.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_0B.sv
L0 1
R3
r1
!s85 0
31
Z31 !s108 1496107121.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_0B.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_0B.sv|
!s101 -O0
!i113 1
R4
n@f@a_0@b
vFA_1B
R0
R30
!i10b 1
!s100 Xf2lnB5K>P=Nn1G?R7If`2
I_gaCDmCn30RERoUTQeP8Y0
R1
!s105 FA_1B_sv_unit
S1
R2
w1492560581
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_1B.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_1B.sv
L0 1
R3
r1
!s85 0
31
R31
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_1B.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_1B.sv|
!s101 -O0
!i113 1
R4
n@f@a_1@b
vFA_NP
R0
Z32 !s110 1496107124
!i10b 1
!s100 YhAAefTS0NlTVNObGfgiY2
If9>A>9D4Gl=cYaeD[UQ1[0
R1
!s105 FA_NP_sv_unit
S1
R2
w1492575697
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_NP.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_NP.sv
L0 1
R3
r1
!s85 0
31
Z33 !s108 1496107124.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_NP.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/FA_NP.sv|
!s101 -O0
!i113 1
R4
n@f@a_@n@p
vHA
R0
R26
!i10b 1
!s100 [fnB5O2jPo@^Rc1QJa_I82
ImHP57hh;>Me;K@O6UAI`[3
R1
!s105 HA_sv_unit
S1
R2
w1492505826
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA.sv
L0 1
R3
r1
!s85 0
31
R27
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA.sv|
!s101 -O0
!i113 1
R4
n@h@a
vHA_1B
R0
R26
!i10b 1
!s100 W:8A2L6e8;[RNag6;Fo@f3
IBEP^B?foW1eI@7OiWaT`o2
R1
!s105 HA_1B_sv_unit
S1
R2
w1492537012
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA_1B.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA_1B.sv
L0 1
R3
r1
!s85 0
31
R27
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA_1B.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/HA_1B.sv|
!s101 -O0
!i113 1
R4
n@h@a_1@b
vJMP_CTRL
R0
!s110 1496113100
!i10b 1
!s100 NX7j^JNIGJ4IZbIbcglA]0
I:@gM]ToY@DzU[kF3]I?4K3
R1
!s105 JMP_CTRL_sv_unit
S1
R2
w1496113095
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/JMP_CTRL.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/JMP_CTRL.sv
L0 1
R3
r1
!s85 0
31
!s108 1496113100.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/JMP_CTRL.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/JMP_CTRL.sv|
!s101 -O0
!i113 1
R4
n@j@m@p_@c@t@r@l
vM_CLA
R0
R30
!i10b 1
!s100 U?EVhaZZ3aZ7=6nK8f5zQ3
IH9Rn0AOe@8zl3Lb3]U7LP3
R1
!s105 M_CLA_sv_unit
S1
R2
w1492560284
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLA.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLA.sv
L0 1
R3
r1
!s85 0
31
R31
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLA.sv|
!s101 -O0
!i113 1
R4
n@m_@c@l@a
vM_CLU
R0
R30
!i10b 1
!s100 nSa8ENcBI^7TRP;NHAmHQ3
IDUG64aa>@S64bP;kA@_UA0
R1
!s105 M_CLU_sv_unit
S1
R2
w1492560471
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLU.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLU.sv
L0 1
R3
r1
!s85 0
31
R31
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_CLU.sv|
!s101 -O0
!i113 1
R4
n@m_@c@l@u
vM_Stage0
R0
Z34 !s110 1496107120
!i10b 1
!s100 76K;gFZJCCodENVRLjfmE2
IbPjYaFzh`P>ePG17dAaXS2
R1
!s105 M_STAGE0_sv_unit
S1
R2
w1492542526
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE0.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE0.sv
L0 1
R3
r1
!s85 0
31
Z35 !s108 1496107120.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE0.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE0.sv|
!s101 -O0
!i113 1
R4
n@m_@stage0
vM_Stage1
R0
R34
!i10b 1
!s100 V?cd@8`^Jkab^A<7hHNe_0
I@TnEH>YFbk^?AO70OSUJi3
R1
!s105 M_STAGE1_sv_unit
S1
R2
w1492542690
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE1.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE1.sv
L0 1
R3
r1
!s85 0
31
R35
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE1.sv|
!s101 -O0
!i113 1
R4
n@m_@stage1
vM_Stage2
R0
R34
!i10b 1
!s100 Yc0<;H4EEBZnjXjDU0gSH2
I9NVV:21K>VE6:8SJ:]F;o1
R1
!s105 M_STAGE2_sv_unit
S1
R2
w1492542724
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE2.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE2.sv
L0 1
R3
r1
!s85 0
31
R35
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/M_STAGE2.sv|
!s101 -O0
!i113 1
R4
n@m_@stage2
vmain_op_interp
R0
Z36 !s110 1496107125
!i10b 1
!s100 SE1Aja<S9@am5H;:[J0^k2
IeZQZHN6>F5Ll9_j]YHj5`1
R1
!s105 main_op_interp_sv_unit
S1
R2
w1492762253
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp.sv
L0 1
R3
r1
!s85 0
31
R33
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp.sv|
!s101 -O0
!i113 1
R4
vmain_op_interp_blk
R0
R36
!i10b 1
!s100 PjgUdJ56KHIb`W3[PQ<5Q3
IG0nfB<d7TPHM]a0gcG:`o3
R1
!s105 main_op_interp_blk_sv_unit
S1
R2
w1492761787
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp_blk.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp_blk.sv
L0 1
R3
r1
!s85 0
31
Z37 !s108 1496107125.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp_blk.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/main_op_interp_blk.sv|
!s101 -O0
!i113 1
R4
vmainboard
R0
!s110 1496118051
!i10b 1
!s100 gWYSNi_3QceXgIzSd:`Ri3
I2:_VmL4Y5gNkEQzL^3bmj0
R1
!s105 mainboard_sv_unit
S1
R2
w1496118041
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv
L0 1
R3
r1
!s85 0
31
!s108 1496118051.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv|
!s101 -O0
!i113 1
R4
vmemory
R0
!s110 1496113514
!i10b 1
!s100 LmX[QVm5D5flDCCgZVh`k3
I>ccBi9ZIj_D[EAL=H6?Th2
R1
!s105 memory_sv_unit
S1
R2
w1496113503
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/memory.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/memory.sv
L0 1
R3
r1
!s85 0
31
!s108 1496113514.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/memory.sv|
!s101 -O0
!i113 1
R4
vMultiplier
R0
R34
!i10b 1
!s100 VfUJea0zmoUmd;omI1cJa0
I<`c7QA3QhcXB<kE>aG9g_0
R1
!s105 Multiplier_sv_unit
S1
R2
w1492560493
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Multiplier.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Multiplier.sv
L0 1
R3
r1
!s85 0
31
R35
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Multiplier.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Multiplier.sv|
!s101 -O0
!i113 1
R4
n@multiplier
vmux21
R0
R22
!i10b 1
!s100 JZX^0GHFfFZUBNLMczM:?3
IE`[c1ocjh^>;;Lzo3@hCz3
R1
!s105 mux21_sv_unit
S1
R2
w1492458135
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21.sv
L0 1
R3
r1
!s85 0
31
R23
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21.sv|
!s101 -O0
!i113 1
R4
vmux21_16
R0
Z38 !s110 1496107128
!i10b 1
!s100 nFZiP36YHj6=^2n2dIbfk2
I3Cch:Y:mONHB2=<ho6lj>2
R1
!s105 mux21_16_sv_unit
S1
R2
w1493491682
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_16.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_16.sv
L0 1
R3
r1
!s85 0
31
Z39 !s108 1496107128.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_16.sv|
!s101 -O0
!i113 1
R4
vmux21_8
R0
R38
!i10b 1
!s100 l6f7?FJeH5ihE0I_f2]gH2
IhFzl5MIkh7XF`@edELcYl3
R1
!s105 mux21_8_sv_unit
S1
R2
w1493492208
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_8.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_8.sv
L0 1
R3
r1
!s85 0
31
R39
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mux21_8.sv|
!s101 -O0
!i113 1
R4
vmuxcomb161
R0
R36
!i10b 1
!s100 AV7HA`ddVLKTWh8K<@2jn2
I?01@6kCcJH>06dM?HQP`02
R1
!s105 muxcomb161_sv_unit
S1
R2
w1492644831
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcomb161.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcomb161.sv
L0 1
R3
r1
!s85 0
31
R37
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcomb161.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcomb161.sv|
!s101 -O0
!i113 1
R4
vmuxcomb161blk
R0
R36
!i10b 1
!s100 Ib[V7kz96M=S<cCUe1<WA2
IG5^6JeQUWYbg41lQ46SGU0
R1
!s105 muxcom161blk_sv_unit
S1
R2
w1492644643
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcom161blk.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcom161blk.sv
L0 1
R3
r1
!s85 0
31
R37
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcom161blk.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/muxcom161blk.sv|
!s101 -O0
!i113 1
R4
vnand3_mod
R0
R11
!i10b 1
!s100 R==B;P=l?<62J8oaQ_NBG2
IT>B@ao?YcEgOIZEIJ3hgd2
R1
!s105 nand3_mod_sv_unit
S1
R2
w1492714233
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand3_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand3_mod.sv
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand3_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand3_mod.sv|
!s101 -O0
!i113 1
R4
vNand3_mod
R0
R13
!i10b 1
!s100 >ToKoJZGTR[Yl6a>i0iG10
IVhVCndTR`LdRgAJn@DWJG3
R1
!s105 Nand3_mod_sv_unit
S1
R2
w1492490406
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Nand3_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Nand3_mod.sv
L0 1
R3
r1
!s85 0
31
R17
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Nand3_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Nand3_mod.sv|
!s101 -O0
!i113 1
R4
n@nand3_mod
vnand4_mod
R0
R11
!i10b 1
!s100 NG:B>OBaOzibLf[jWYW_W3
ID;D[fPUA;_Iaf58RoRg6I3
R1
!s105 nand4_mod_sv_unit
S1
R2
w1492714199
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand4_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand4_mod.sv
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand4_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand4_mod.sv|
!s101 -O0
!i113 1
R4
vnand_k
R0
!s110 1492593740
!i10b 1
!s100 3j:b0X9cHk7f7E`oY1Imh1
IWLNVPD]>nQjc_aEMYgC4z2
R1
!s105 nand_k_sv_unit
S1
R2
w1492593734
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand_k.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand_k.sv
L0 1
R3
r1
!s85 0
31
!s108 1492593740.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand_k.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/nand_k.sv|
!s101 -O0
!i113 1
R4
vor_k
R0
!s110 1492594062
!i10b 1
!s100 PCkGfV`_^SRZK`Iz@Q4zh1
Ijcg]`nQ51k<OaaMWKZR^D1
R1
!s105 or_k_sv_unit
S1
R2
w1492594032
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/or_k.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/or_k.sv
L0 1
R3
r1
!s85 0
31
!s108 1492594062.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/or_k.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/or_k.sv|
!s101 -O0
!i113 1
R4
vPC_ADDER
R0
Z40 !s110 1496107122
!i10b 1
!s100 80ze442VFDC=mmlGQ<OmH0
IW?P478l=[NmNXI[A>I5TA1
R1
!s105 PC_ADDER_sv_unit
S1
R2
w1492588090
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_ADDER.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_ADDER.sv
L0 1
R3
r1
!s85 0
31
Z41 !s108 1496107122.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_ADDER.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_ADDER.sv|
!s101 -O0
!i113 1
R4
n@p@c_@a@d@d@e@r
vPC_JMP_MUX
R0
R40
!i10b 1
!s100 =mUK@>V01Q^[]H?5PYB`Y0
IU<imo^iBi9PoaA9ziP>A<2
R1
!s105 PC_JMP_MUX_sv_unit
S1
R2
w1492652297
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_JMP_MUX.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_JMP_MUX.sv
L0 1
R3
r1
!s85 0
31
R41
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_JMP_MUX.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PC_JMP_MUX.sv|
!s101 -O0
!i113 1
R4
n@p@c_@j@m@p_@m@u@x
vPFA
R0
R22
!i10b 1
!s100 8BF;V?Fe1FL9kY;L]1`>:1
IKY1`G7M0fRdn`a3Dg^JzI0
R1
!s105 PFA_sv_unit
S1
R2
w1492468710
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PFA.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PFA.sv
L0 1
R3
r1
!s85 0
31
R23
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PFA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PFA.sv|
!s101 -O0
!i113 1
R4
n@p@f@a
vPHA
R0
R40
!i10b 1
!s100 SOYbXO0eF19[WT@TANMlH1
I<ORl0Z09T?Q_74C2g>EGC1
R1
!s105 PHA_sv_unit
S1
R2
w1492575360
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA.sv
L0 1
R3
r1
!s85 0
31
R41
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA.sv|
!s101 -O0
!i113 1
R4
n@p@h@a
vPHA_NP
R0
R40
!i10b 1
!s100 Qm0_UfSXM7W1dV2nNO1om3
I@]f9EG4b;KDeaYZNU2B5H3
R1
!s105 PHA_NP_sv_unit
S1
R2
w1492557653
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA_NP.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA_NP.sv
L0 1
R3
r1
!s85 0
31
R41
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA_NP.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/PHA_NP.sv|
!s101 -O0
!i113 1
R4
n@p@h@a_@n@p
vREG16
R0
!s110 1496118026
!i10b 1
!s100 =4Hd^_?b@@<K>:@A<gE^i2
IhI<P3PV9POLU0JacLcl8>0
R1
!s105 REG16_sv_unit
S1
R2
w1496118021
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
L0 1
R3
r1
!s85 0
31
!s108 1496118026.000000
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv|
!s101 -O0
!i113 1
R4
n@r@e@g16
vreg_limit_k
R0
R32
!i10b 1
!s100 h0JD8J3Q<X;42MX;li`962
IfRdIb5^>ciFz5NgbJdn290
R1
!s105 reg_limit_k_sv_unit
S1
R2
w1492594356
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/reg_limit_k.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/reg_limit_k.sv
L0 1
R3
r1
!s85 0
31
R33
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/reg_limit_k.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/reg_limit_k.sv|
!s101 -O0
!i113 1
R4
vREG_RD_SELECT
R0
R36
!i10b 1
!s100 E_ec:6nj_e57^bkh8fGaT1
IGNMU9_Z7fEZH[P1ohMYfn2
R1
!s105 REG_RD_SEL_sv_unit
S1
R2
w1492621829
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_RD_SEL.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_RD_SEL.sv
L0 1
R3
r1
!s85 0
31
R37
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_RD_SEL.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_RD_SEL.sv|
!s101 -O0
!i113 1
R4
n@r@e@g_@r@d_@s@e@l@e@c@t
vREG_SEL_BLK
R0
R28
!i10b 1
!s100 _l;^YUgWAhK3Wj[9bafIG1
I[9>YkJe8ze51CHHQcP<D52
R1
!s105 REG_SEL_BLK_sv_unit
S1
R2
w1492574269
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_SEL_BLK.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_SEL_BLK.sv
L0 1
R3
r1
!s85 0
31
R29
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_SEL_BLK.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_SEL_BLK.sv|
!s101 -O0
!i113 1
R4
n@r@e@g_@s@e@l_@b@l@k
vREG_WR_SELECT
R0
R28
!i10b 1
!s100 M[WUCideJMMQ4<Y5KRP0<3
I`0QSmJb@a0fh@?Zo:F[Em1
R1
!s105 REG_WR_SELECT_sv_unit
S1
R2
w1492712447
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_WR_SELECT.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_WR_SELECT.sv
L0 1
R3
r1
!s85 0
31
R29
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_WR_SELECT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG_WR_SELECT.sv|
!s101 -O0
!i113 1
R4
n@r@e@g_@w@r_@s@e@l@e@c@t
vtri_state_16
R0
R38
!i10b 1
!s100 Oe9nc_dP0aOiZ9=[XVY[K1
IE`_34Qc8I]ZO]WHbF]8Uc2
R1
!s105 tri_state_16_sv_unit
S1
R2
w1493493438
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_16.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_16.sv
L0 1
R3
r1
!s85 0
31
R39
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/tri_state_16.sv|
!s101 -O0
!i113 1
R4
vXor_mod
R0
R22
!i10b 1
!s100 jT8LhgS:WMDY^zPYn<bbd1
InXU8U4ezSRAXFECDf`NBU2
R1
!s105 Xor_mod_sv_unit
S1
R2
w1492458700
8D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Xor_mod.sv
FD:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Xor_mod.sv
L0 1
R3
r1
!s85 0
31
R23
!s107 D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Xor_mod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/Xor_mod.sv|
!s101 -O0
!i113 1
R4
n@xor_mod
