<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jan  2 15:43:43 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_2" PACKAGE="ftg256" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="a_0" SIGIS="undef" SIGNAME="External_Ports_a_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="b_0" SIGIS="undef" SIGNAME="External_Ports_b_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cin" SIGIS="undef" SIGNAME="External_Ports_cin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sum" SIGIS="undef" SIGNAME="adder_1_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adder_1" PORT="s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="cout" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/adder_0" HWVERSION="1.0" INSTANCE="adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:user:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_a_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_b_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="adder_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="adder_0_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/adder_1" HWVERSION="1.0" INSTANCE="adder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:user:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_adder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adder_0_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="s"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="adder_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="adder_1_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="adder_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="adder_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adder_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
