// Seed: 3369504607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout tri id_2;
  output wire id_1;
  struct packed {
    logic [1 : -1] id_5;
    logic id_6;
  } [-1 'h0 : -1  <->  (  1  )] id_7;
  assign id_2 = 1;
  assign id_7.id_5[1'b0] = id_2;
  logic id_8;
  parameter id_9 = 1;
  assign id_7.id_6 = id_3;
  assign id_4 = id_7.id_5;
  assign id_2 = id_7.id_5;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input tri1 id_2,
    output supply0 id_3
);
  logic [7:0] id_5 = ~id_5[1];
  assign id_0 = 1;
  always @(posedge id_5) begin : LABEL_0
    id_5[-1] <= id_1;
  end
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
