{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713500175901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713500175901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 22:16:15 2024 " "Processing started: Thu Apr 18 22:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713500175901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500175901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500175901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713500176151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713500176151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_unos_operador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contar_unos_operador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contar_unos_operador " "Found entity 1: contar_unos_operador" {  } { { "contar_unos_operador.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador " "Found entity 1: tb_contador" {  } { { "output_files/tb_contador.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/seven_segment_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_lose " "Found entity 1: you_lose" {  } { { "you_lose.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_win " "Found entity 1: you_win" {  } { { "you_win.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/you_win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verify_shots.sv 1 1 " "Found 1 design units, including 1 entities, in source file verify_shots.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verify_shots " "Found entity 1: verify_shots" {  } { { "verify_shots.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/verify_shots.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_ships_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_ships_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_ships_left " "Found entity 1: count_ships_left" {  } { { "count_ships_left.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/count_ships_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_tb " "Found entity 1: random_tb" {  } { { "random_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shot_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file shot_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shot_PC " "Found entity 1: shot_PC" {  } { { "shot_PC.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shot_pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shot_pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shot_PC_tb " "Found entity 1: shot_PC_tb" {  } { { "shot_PC_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cambiarindices.sv 1 1 " "Found 1 design units, including 1 entities, in source file cambiarindices.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cambiarIndices " "Found entity 1: cambiarIndices" {  } { { "cambiarIndices.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/cambiarIndices.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colocar_barcos.sv 1 1 " "Found 1 design units, including 1 entities, in source file colocar_barcos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colocar_barcos " "Found entity 1: colocar_barcos" {  } { { "colocar_barcos.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/colocar_barcos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file gestion_turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gestion_turnos " "Found entity 1: gestion_turnos" {  } { { "gestion_turnos.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/gestion_turnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manejo_matrices_seleccionar.sv 1 1 " "Found 1 design units, including 1 entities, in source file manejo_matrices_seleccionar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manejo_matrices_seleccionar " "Found entity 1: manejo_matrices_seleccionar" {  } { { "manejo_matrices_seleccionar.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/manejo_matrices_seleccionar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713500181779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500181779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_ms Battleship.sv(62) " "Verilog HDL Implicit Net warning at Battleship.sv(62): created implicit net for \"clk_ms\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713500181779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Battleship.sv(62) " "Verilog HDL Implicit Net warning at Battleship.sv(62): created implicit net for \"rst\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713500181779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position Battleship.sv(121) " "Verilog HDL Implicit Net warning at Battleship.sv(121): created implicit net for \"position\"" {  } { { "Battleship.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713500181779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shot_PC " "Elaborating entity \"shot_PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713500181797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:random_i " "Elaborating entity \"random\" for hierarchy \"random:random_i\"" {  } { { "shot_PC.sv" "random_i" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713500181798 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_i\|data\[0\] random:random_i\|data\[0\]~_emulated random:random_i\|data\[0\]~1 " "Register \"random:random_i\|data\[0\]\" is converted into an equivalent circuit using register \"random:random_i\|data\[0\]~_emulated\" and latch \"random:random_i\|data\[0\]~1\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_i|data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_i\|data\[1\] random:random_i\|data\[1\]~_emulated random:random_i\|data\[1\]~5 " "Register \"random:random_i\|data\[1\]\" is converted into an equivalent circuit using register \"random:random_i\|data\[1\]~_emulated\" and latch \"random:random_i\|data\[1\]~5\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_i|data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_i\|data\[2\] random:random_i\|data\[2\]~_emulated random:random_i\|data\[2\]~9 " "Register \"random:random_i\|data\[2\]\" is converted into an equivalent circuit using register \"random:random_i\|data\[2\]~_emulated\" and latch \"random:random_i\|data\[2\]~9\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_i|data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_j\|data\[0\] random:random_j\|data\[0\]~_emulated random:random_j\|data\[0\]~1 " "Register \"random:random_j\|data\[0\]\" is converted into an equivalent circuit using register \"random:random_j\|data\[0\]~_emulated\" and latch \"random:random_j\|data\[0\]~1\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_j|data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_j\|data\[1\] random:random_j\|data\[1\]~_emulated random:random_j\|data\[1\]~5 " "Register \"random:random_j\|data\[1\]\" is converted into an equivalent circuit using register \"random:random_j\|data\[1\]~_emulated\" and latch \"random:random_j\|data\[1\]~5\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_j|data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "random:random_j\|data\[2\] random:random_j\|data\[2\]~_emulated random:random_j\|data\[2\]~9 " "Register \"random:random_j\|data\[2\]\" is converted into an equivalent circuit using register \"random:random_j\|data\[2\]~_emulated\" and latch \"random:random_j\|data\[2\]~9\"" {  } { { "random.sv" "" { Text "C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713500182050 "|shot_PC|random:random_j|data[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713500182050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713500182102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713500182305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713500182305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713500182324 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713500182324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713500182324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713500182324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713500182335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 22:16:22 2024 " "Processing ended: Thu Apr 18 22:16:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713500182335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713500182335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713500182335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713500182335 ""}
