# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/uart_interface.vhd" \
"../../../../final_project.srcs/sources_1/new/uart_interface_tb.vhd" \

# Do not sort compile order
nosort
