<!--
 DO NOT EDIT THIS FILE!
 File automatically generated by
   /home/rsuresh/cs757/gem5/src/mem/slicc/symbols/StateMachine.py:1894
-->

<HTML><BODY><BIG>
State: M - L2 cache entry Modified, not present in any L1s
</BIG></BODY></HTML>
