// Seed: 40538889
module module_0;
  localparam id_1 = 1;
  wire  id_2;
  logic id_3;
  assign id_3[-1] = 1;
  assign module_1.id_2 = 0;
  wire module_0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd97
) (
    inout tri1 id_0,
    input wire id_1,
    input supply0 _id_2,
    input tri0 id_3,
    output logic id_4
);
  initial begin : LABEL_0
    id_4 <= -1;
    $unsigned(40);
    ;
  end
  assign id_4 = id_3;
  module_0 modCall_1 ();
  wire id_6;
  assign id_4 = -1;
  parameter id_7 = -1;
  wire id_8[1 : ""];
  ;
  id_9 :
  assert property (@(negedge id_7) 1)
  else $signed(11);
  ;
endmodule
