OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 550240 550240 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     44598
Number of terminals:      264
Number of snets:          2
Number of nets:           15190

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 457.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 538231.
[INFO DRT-0033] mcon shape region query size = 497280.
[INFO DRT-0033] met1 shape region query size = 125981.
[INFO DRT-0033] via shape region query size = 20100.
[INFO DRT-0033] met2 shape region query size = 12230.
[INFO DRT-0033] via2 shape region query size = 16080.
[INFO DRT-0033] met3 shape region query size = 12154.
[INFO DRT-0033] via3 shape region query size = 16080.
[INFO DRT-0033] met4 shape region query size = 4860.
[INFO DRT-0033] via4 shape region query size = 800.
[INFO DRT-0033] met5 shape region query size = 840.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1920 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 447 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0084]   Complete 9558 groups.
#scanned instances     = 44598
#unique  instances     = 457
#stdCellGenAp          = 15663
#stdCellValidPlanarAp  = 196
#stdCellValidViaAp     = 11174
#stdCellPinNoAp        = 2
#stdCellPinCnt         = 57002
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:13, elapsed time = 00:00:28, memory = 277.24 (MB), peak = 280.55 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     135623

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 79 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 43260.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 34609.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20516.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3094.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1080.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 28.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 64856 vertical wires in 2 frboxes and 37731 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 10585 vertical wires in 2 frboxes and 13682 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 609.39 (MB), peak = 609.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.39 (MB), peak = 609.39 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 1238.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 1367.75 (MB).
    Completing 30% with 3971 violations.
    elapsed time = 00:00:38, memory = 1442.17 (MB).
    Completing 40% with 3971 violations.
    elapsed time = 00:00:51, memory = 1596.65 (MB).
    Completing 50% with 3971 violations.
    elapsed time = 00:01:11, memory = 1597.96 (MB).
    Completing 60% with 8143 violations.
    elapsed time = 00:01:29, memory = 1654.07 (MB).
    Completing 70% with 8143 violations.
    elapsed time = 00:01:45, memory = 1691.29 (MB).
    Completing 80% with 12685 violations.
    elapsed time = 00:02:05, memory = 1720.65 (MB).
    Completing 90% with 12685 violations.
    elapsed time = 00:02:19, memory = 1810.84 (MB).
    Completing 100% with 17741 violations.
    elapsed time = 00:02:51, memory = 1744.32 (MB).
[INFO DRT-0199]   Number of violations = 26401.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   met5
Cut Spacing          0     26      0      1      0      0      0      0      0
Metal Spacing      117      0   2656      0   1165     42      0      6      0
Min Hole             0      0     94      0      0      0      0      0      0
NS Metal             1      0      2      0      0      0      0      0      0
Recheck              1      0   4968      0   3085    495      0    108      3
Short                0      0  11141     31   2333    102      2     18      4
[INFO DRT-0267] cpu time = 00:32:15, elapsed time = 00:02:51, memory = 1925.45 (MB), peak = 1943.66 (MB)
Total wire length = 659862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 257056 um.
Total wire length on LAYER met2 = 269613 um.
Total wire length on LAYER met3 = 84076 um.
Total wire length on LAYER met4 = 47487 um.
Total wire length on LAYER met5 = 1628 um.
Total number of vias = 126856.
Up-via summary (total 126856):.

-------------------------
 FR_MASTERSLICE         0
            li1     55349
           met1     64174
           met2      5382
           met3      1909
           met4        42
-------------------------
                   126856


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 26401 violations.
    elapsed time = 00:00:08, memory = 1950.29 (MB).
    Completing 20% with 26401 violations.
    elapsed time = 00:00:20, memory = 1985.61 (MB).
    Completing 30% with 23243 violations.
    elapsed time = 00:00:33, memory = 1995.41 (MB).
    Completing 40% with 23243 violations.
    elapsed time = 00:00:45, memory = 2036.65 (MB).
    Completing 50% with 23243 violations.
    elapsed time = 00:01:00, memory = 2017.06 (MB).
    Completing 60% with 20141 violations.
    elapsed time = 00:01:15, memory = 2042.84 (MB).
    Completing 70% with 20141 violations.
    elapsed time = 00:01:29, memory = 2057.74 (MB).
    Completing 80% with 16607 violations.
    elapsed time = 00:01:47, memory = 2081.70 (MB).
    Completing 90% with 16607 violations.
    elapsed time = 00:02:00, memory = 2097.94 (MB).
    Completing 100% with 12397 violations.
    elapsed time = 00:02:20, memory = 2073.45 (MB).
[INFO DRT-0199]   Number of violations = 15628.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         25      0      1      0      0      0
Metal Spacing        0   1874      0    540     13      3
Min Hole             0     36      0      1      0      0
Recheck              0     57      0     15   2606    553
Short                0   8819      4   1062     17      2
[INFO DRT-0267] cpu time = 00:27:23, elapsed time = 00:02:20, memory = 1980.32 (MB), peak = 2101.81 (MB)
Total wire length = 653527 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 254119 um.
Total wire length on LAYER met2 = 267241 um.
Total wire length on LAYER met3 = 83426 um.
Total wire length on LAYER met4 = 47241 um.
Total wire length on LAYER met5 = 1498 um.
Total number of vias = 125922.
Up-via summary (total 125922):.

-------------------------
 FR_MASTERSLICE         0
            li1     55332
           met1     63482
           met2      5247
           met3      1829
           met4        32
-------------------------
                   125922


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 15628 violations.
    elapsed time = 00:00:10, memory = 1982.66 (MB).
    Completing 20% with 15628 violations.
    elapsed time = 00:00:25, memory = 1999.68 (MB).
    Completing 30% with 15241 violations.
    elapsed time = 00:00:33, memory = 1999.94 (MB).
    Completing 40% with 15241 violations.
    elapsed time = 00:00:55, memory = 2002.77 (MB).
    Completing 50% with 15241 violations.
    elapsed time = 00:01:05, memory = 2010.51 (MB).
    Completing 60% with 14540 violations.
    elapsed time = 00:01:17, memory = 2013.34 (MB).
    Completing 70% with 14540 violations.
    elapsed time = 00:01:34, memory = 2024.01 (MB).
    Completing 80% with 14374 violations.
    elapsed time = 00:01:54, memory = 2062.68 (MB).
    Completing 90% with 14374 violations.
    elapsed time = 00:02:07, memory = 2037.68 (MB).
    Completing 100% with 12328 violations.
    elapsed time = 00:02:22, memory = 2044.89 (MB).
[INFO DRT-0199]   Number of violations = 13763.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         27      0      0      0      0      0
Metal Spacing        0   1757      0    488     24      0
Min Hole             0     52      0      0      0      0
Recheck              0     43      0     16    841    535
Short                0   8892      1   1076      8      3
[INFO DRT-0267] cpu time = 00:28:17, elapsed time = 00:02:22, memory = 2048.76 (MB), peak = 2101.81 (MB)
Total wire length = 650981 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 253714 um.
Total wire length on LAYER met2 = 266002 um.
Total wire length on LAYER met3 = 82914 um.
Total wire length on LAYER met4 = 46908 um.
Total wire length on LAYER met5 = 1441 um.
Total number of vias = 125437.
Up-via summary (total 125437):.

-------------------------
 FR_MASTERSLICE         0
            li1     55328
           met1     63087
           met2      5219
           met3      1773
           met4        30
-------------------------
                   125437


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 13763 violations.
    elapsed time = 00:00:07, memory = 2048.76 (MB).
    Completing 20% with 13763 violations.
    elapsed time = 00:00:24, memory = 2088.20 (MB).
    Completing 30% with 11552 violations.
    elapsed time = 00:00:41, memory = 2088.45 (MB).
    Completing 40% with 11552 violations.
    elapsed time = 00:00:56, memory = 2109.59 (MB).
    Completing 50% with 11552 violations.
    elapsed time = 00:01:18, memory = 2115.52 (MB).
    Completing 60% with 8736 violations.
    elapsed time = 00:01:32, memory = 2117.07 (MB).
    Completing 70% with 8736 violations.
    elapsed time = 00:01:48, memory = 2118.61 (MB).
    Completing 80% with 6281 violations.
    elapsed time = 00:02:04, memory = 2119.25 (MB).
    Completing 90% with 6281 violations.
    elapsed time = 00:02:12, memory = 2162.30 (MB).
    Completing 100% with 3028 violations.
    elapsed time = 00:02:49, memory = 2184.73 (MB).
[INFO DRT-0199]   Number of violations = 3050.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          4      0      0      0      0
Metal Spacing        0   1022      0    101      2
Min Hole             0     13      0      0      0
Recheck              0     18      0      4      0
Short                0   1762      1    123      0
[INFO DRT-0267] cpu time = 00:29:07, elapsed time = 00:02:50, memory = 2152.76 (MB), peak = 2187.83 (MB)
Total wire length = 649747 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234770 um.
Total wire length on LAYER met2 = 262771 um.
Total wire length on LAYER met3 = 100588 um.
Total wire length on LAYER met4 = 50169 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129180.
Up-via summary (total 129180):.

-------------------------
 FR_MASTERSLICE         0
            li1     55333
           met1     63816
           met2      7925
           met3      2076
           met4        30
-------------------------
                   129180


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3050 violations.
    elapsed time = 00:00:00, memory = 2155.96 (MB).
    Completing 20% with 3050 violations.
    elapsed time = 00:00:09, memory = 2155.96 (MB).
    Completing 30% with 2564 violations.
    elapsed time = 00:00:14, memory = 2138.10 (MB).
    Completing 40% with 2564 violations.
    elapsed time = 00:00:18, memory = 2143.84 (MB).
    Completing 50% with 2564 violations.
    elapsed time = 00:00:24, memory = 2143.84 (MB).
    Completing 60% with 2183 violations.
    elapsed time = 00:00:27, memory = 2153.64 (MB).
    Completing 70% with 2183 violations.
    elapsed time = 00:00:34, memory = 2153.64 (MB).
    Completing 80% with 1624 violations.
    elapsed time = 00:00:47, memory = 2155.45 (MB).
    Completing 90% with 1624 violations.
    elapsed time = 00:00:51, memory = 2155.45 (MB).
    Completing 100% with 975 violations.
    elapsed time = 00:01:09, memory = 2157.98 (MB).
[INFO DRT-0199]   Number of violations = 996.
Viol/Layer        mcon   met1   met2
Cut Spacing          7      0      0
Metal Spacing        0    338     34
Min Hole             0      5      0
NS Metal             0      1      0
Recheck              0     17      4
Short                0    527     63
[INFO DRT-0267] cpu time = 00:09:41, elapsed time = 00:01:09, memory = 2140.59 (MB), peak = 2187.83 (MB)
Total wire length = 649807 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 233134 um.
Total wire length on LAYER met2 = 262272 um.
Total wire length on LAYER met3 = 102291 um.
Total wire length on LAYER met4 = 50661 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129530.
Up-via summary (total 129530):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63908
           met2      8133
           met3      2123
           met4        30
-------------------------
                   129530


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 996 violations.
    elapsed time = 00:00:00, memory = 2140.59 (MB).
    Completing 20% with 996 violations.
    elapsed time = 00:00:02, memory = 2140.71 (MB).
    Completing 30% with 840 violations.
    elapsed time = 00:00:06, memory = 2140.71 (MB).
    Completing 40% with 840 violations.
    elapsed time = 00:00:07, memory = 2140.71 (MB).
    Completing 50% with 840 violations.
    elapsed time = 00:00:10, memory = 2140.71 (MB).
    Completing 60% with 699 violations.
    elapsed time = 00:00:10, memory = 2140.71 (MB).
    Completing 70% with 699 violations.
    elapsed time = 00:00:14, memory = 2141.43 (MB).
    Completing 80% with 507 violations.
    elapsed time = 00:00:22, memory = 2141.43 (MB).
    Completing 90% with 507 violations.
    elapsed time = 00:00:22, memory = 2141.43 (MB).
    Completing 100% with 315 violations.
    elapsed time = 00:00:34, memory = 2143.30 (MB).
[INFO DRT-0199]   Number of violations = 315.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0    123      9
Min Hole             0      2      0
Recheck              0      4      1
Short                0    166      9
[INFO DRT-0267] cpu time = 00:03:08, elapsed time = 00:00:35, memory = 2143.30 (MB), peak = 2187.83 (MB)
Total wire length = 649799 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232578 um.
Total wire length on LAYER met2 = 262179 um.
Total wire length on LAYER met3 = 102829 um.
Total wire length on LAYER met4 = 50764 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129595.
Up-via summary (total 129595):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63872
           met2      8224
           met3      2133
           met4        30
-------------------------
                   129595


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 315 violations.
    elapsed time = 00:00:00, memory = 2143.30 (MB).
    Completing 20% with 315 violations.
    elapsed time = 00:00:00, memory = 2143.30 (MB).
    Completing 30% with 267 violations.
    elapsed time = 00:00:01, memory = 2143.30 (MB).
    Completing 40% with 267 violations.
    elapsed time = 00:00:01, memory = 2143.30 (MB).
    Completing 50% with 267 violations.
    elapsed time = 00:00:03, memory = 2143.30 (MB).
    Completing 60% with 251 violations.
    elapsed time = 00:00:03, memory = 2143.30 (MB).
    Completing 70% with 251 violations.
    elapsed time = 00:00:04, memory = 2143.30 (MB).
    Completing 80% with 102 violations.
    elapsed time = 00:00:14, memory = 2143.30 (MB).
    Completing 90% with 102 violations.
    elapsed time = 00:00:14, memory = 2143.30 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:22, memory = 2163.74 (MB).
[INFO DRT-0199]   Number of violations = 93.
Viol/Layer        met1   met2
Metal Spacing       39     13
Recheck              5      1
Short               22     13
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:22, memory = 2123.97 (MB), peak = 2187.83 (MB)
Total wire length = 649684 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232412 um.
Total wire length on LAYER met2 = 262184 um.
Total wire length on LAYER met3 = 102861 um.
Total wire length on LAYER met4 = 50778 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129590.
Up-via summary (total 129590):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63856
           met2      8234
           met3      2134
           met4        30
-------------------------
                   129590


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 93 violations.
    elapsed time = 00:00:00, memory = 2123.97 (MB).
    Completing 20% with 93 violations.
    elapsed time = 00:00:00, memory = 2123.97 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:00, memory = 2123.97 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:00, memory = 2123.97 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:07, memory = 2123.97 (MB).
    Completing 60% with 75 violations.
    elapsed time = 00:00:07, memory = 2123.97 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:07, memory = 2123.97 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:17, memory = 2123.97 (MB).
    Completing 90% with 74 violations.
    elapsed time = 00:00:17, memory = 2123.97 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:24, memory = 2127.99 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1   met2
Metal Spacing       19     10
Short                9     13
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:24, memory = 2127.99 (MB), peak = 2187.83 (MB)
Total wire length = 649686 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232262 um.
Total wire length on LAYER met2 = 262141 um.
Total wire length on LAYER met3 = 102944 um.
Total wire length on LAYER met4 = 50890 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129603.
Up-via summary (total 129603):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63861
           met2      8230
           met3      2146
           met4        30
-------------------------
                   129603


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:08, memory = 2127.99 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:08, memory = 2127.99 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:08, memory = 2127.99 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing       11      1
Short                9      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:08, memory = 2127.99 (MB), peak = 2187.83 (MB)
Total wire length = 649713 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232326 um.
Total wire length on LAYER met2 = 262114 um.
Total wire length on LAYER met3 = 102905 um.
Total wire length on LAYER met4 = 50919 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129624.
Up-via summary (total 129624):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63883
           met2      8228
           met3      2147
           met4        30
-------------------------
                   129624


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:04, memory = 2127.99 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:14, memory = 2127.99 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:14, memory = 2127.99 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:17, memory = 2127.99 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        5      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:17, memory = 2127.99 (MB), peak = 2210.48 (MB)
Total wire length = 649700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232310 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102907 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129623.
Up-via summary (total 129623):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63887
           met2      8223
           met3      2147
           met4        30
-------------------------
                   129623


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 2127.99 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:01, memory = 2127.99 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:08, memory = 2144.85 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        4      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2144.85 (MB), peak = 2210.48 (MB)
Total wire length = 649708 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232314 um.
Total wire length on LAYER met2 = 262107 um.
Total wire length on LAYER met3 = 102912 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129625.
Up-via summary (total 129625):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63887
           met2      8225
           met3      2147
           met4        30
-------------------------
                   129625


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 2144.85 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:04, memory = 2145.09 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        4      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 2145.09 (MB), peak = 2227.65 (MB)
Total wire length = 649708 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232314 um.
Total wire length on LAYER met2 = 262107 um.
Total wire length on LAYER met3 = 102912 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129625.
Up-via summary (total 129625):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63887
           met2      8225
           met3      2147
           met4        30
-------------------------
                   129625


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 2145.09 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 2145.09 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 2145.09 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 2145.09 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 2145.09 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649711 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232315 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102913 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129628.
Up-via summary (total 129628):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63888
           met2      8227
           met3      2147
           met4        30
-------------------------
                   129628


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:03, memory = 2145.31 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649711 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232315 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102913 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129628.
Up-via summary (total 129628):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63888
           met2      8227
           met3      2147
           met4        30
-------------------------
                   129628


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649711 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232315 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102913 um.
Total wire length on LAYER met4 = 50926 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129628.
Up-via summary (total 129628):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63888
           met2      8227
           met3      2147
           met4        30
-------------------------
                   129628


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232332 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102903 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129626.
Up-via summary (total 129626):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63890
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129626


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 2145.31 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 2145.31 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232332 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102903 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129626.
Up-via summary (total 129626):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63890
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129626


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:05, memory = 2145.31 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:05, memory = 2145.31 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:10, memory = 2145.31 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 2145.31 (MB), peak = 2227.65 (MB)
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232332 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102903 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129626.
Up-via summary (total 129626):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63890
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129626


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2145.31 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:02, memory = 2145.56 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 2145.56 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 2145.56 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2145.56 (MB), peak = 2227.65 (MB)
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232330 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102905 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129625.
Up-via summary (total 129625):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63889
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129625


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2145.56 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2145.56 (MB), peak = 2227.65 (MB)
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232330 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102905 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129625.
Up-via summary (total 129625):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63889
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129625


[INFO DRT-0198] Complete detail routing.
Total wire length = 649715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 232330 um.
Total wire length on LAYER met2 = 262108 um.
Total wire length on LAYER met3 = 102905 um.
Total wire length on LAYER met4 = 50924 um.
Total wire length on LAYER met5 = 1447 um.
Total number of vias = 129625.
Up-via summary (total 129625):.

-------------------------
 FR_MASTERSLICE         0
            li1     55336
           met1     63889
           met2      8225
           met3      2145
           met4        30
-------------------------
                   129625


[INFO DRT-0267] cpu time = 02:13:44, elapsed time = 00:14:03, memory = 2145.56 (MB), peak = 2227.65 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 14:36.14[h:]min:sec. CPU time: user 8463.17 sys 1.79 (966%). Peak memory: 2281112KB.
