Listing 1.5 An Example of Switch-Level Description. a) VHDL. b) Verilog
a) VHDL Description
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Inverter is
    Port (y : out std_logic; a: in std_logic );
end Inverter;

architecture Invert_switch of Inverter is
component nmos
--nmos is one of the key words for switch-level.
port (O1: out std_logic; I1, I2 : in std_logic);
end component;

component pmos
--pmos is one of the key words for switch-level.

port (O1: out std_logic ;I1, I2 : in std_logic);
end component;

for all: pmos use entity work. mos (pmos_behavioral);
for all: nmos use entity work. mos (nmos_behavioral);
--The above two statements are referring to a package mos
--See details in Chapter 5
constant vdd: std_logic := '1';
constant gnd : std_logic:= '0';
begin
p1 : pmos port map (y, vdd, a);
n1:  nmos port map (y, gnd, a);
end Invert_switch;

b) Verilog Description

module invert(y,a);
input a;
output y;
supply1 vdd; 
supply0 gnd;
pmos p1(y, vdd, a);
nmos n1(y, gnd, a);
--The above two statement are using the two primitives pmos and nmos
endmodule

