--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml noiseTestBringup.twx noiseTestBringup.ncd -o
noiseTestBringup.twr noiseTestBringup.pcf

Design file:              noiseTestBringup.ncd
Physical constraint file: noiseTestBringup.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
gpioBank2<0>|    9.977(R)|clk_BUFGP         |   0.000|
gpioBank2<1>|   10.305(R)|clk_BUFGP         |   0.000|
gpioBank2<2>|   10.016(R)|clk_BUFGP         |   0.000|
gpioBank2<3>|   10.571(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.594|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |gpioBank2<3>   |   10.108|
btn<1>         |gpioBank2<2>   |    8.830|
btn<2>         |gpioBank2<1>   |    9.008|
btn<3>         |gpioBank2<0>   |    8.351|
sw<4>          |gpioBank1<0>   |    7.416|
sw<5>          |gpioBank1<1>   |    6.476|
sw<6>          |gpioBank1<2>   |    6.297|
sw<7>          |gpioBank1<3>   |    7.123|
---------------+---------------+---------+


Analysis completed Sat Dec 13 12:30:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



