---------------------------------------
Begin Slurm Prolog: Apr-04-2023 01:47:21
Job ID:    1527775
User ID:   asaxena317
Account:   gts-mqureshi4
Job name:  16C_base_DDR
Partition: cpu-small
QOS:       inferno
---------------------------------------
Init LLC
Init cpu0_L2C
Init cpu1_L2C
Init cpu2_L2C
Init cpu3_L2C
Init cpu4_L2C
Init cpu5_L2C
Init cpu6_L2C
Init cpu7_L2C
Init cpu8_L2C
Init cpu9_L2C
Init cpu10_L2C
Init cpu11_L2C
Init cpu12_L2C
Init cpu13_L2C
Init cpu14_L2C
Init cpu15_L2C
Init cpu0_L1D
Init cpu1_L1D
Init cpu2_L1D
Init cpu3_L1D
Init cpu4_L1D
Init cpu5_L1D
Init cpu6_L1D
Init cpu7_L1D
Init cpu8_L1D
Init cpu9_L1D
Init cpu10_L1D
Init cpu11_L1D
Init cpu12_L1D
Init cpu13_L1D
Init cpu14_L1D
Init cpu15_L1D
Init cpu0_STLB
Init cpu1_STLB
Init cpu2_STLB
Init cpu3_STLB
Init cpu4_STLB
Init cpu5_STLB
Init cpu6_STLB
Init cpu7_STLB
Init cpu8_STLB
Init cpu9_STLB
Init cpu10_STLB
Init cpu11_STLB
Init cpu12_STLB
Init cpu13_STLB
Init cpu14_STLB
Init cpu15_STLB
Init cpu0_L1I
Init cpu0_ITLB
Init cpu0_DTLB
Init cpu1_L1I
Init cpu1_ITLB
Init cpu1_DTLB
Init cpu2_L1I
Init cpu2_ITLB
Init cpu2_DTLB
Init cpu3_L1I
Init cpu3_ITLB
Init cpu3_DTLB
Init cpu4_L1I
Init cpu4_ITLB
Init cpu4_DTLB
Init cpu5_L1I
Init cpu5_ITLB
Init cpu5_DTLB
Init cpu6_L1I
Init cpu6_ITLB
Init cpu6_DTLB
Init cpu7_L1I
Init cpu7_ITLB
Init cpu7_DTLB
Init cpu8_L1I
Init cpu8_ITLB
Init cpu8_DTLB
Init cpu9_L1I
Init cpu9_ITLB
Init cpu9_DTLB
Init cpu10_L1I
Init cpu10_ITLB
Init cpu10_DTLB
Init cpu11_L1I
Init cpu11_ITLB
Init cpu11_DTLB
Init cpu12_L1I
Init cpu12_ITLB
Init cpu12_DTLB
Init cpu13_L1I
Init cpu13_ITLB
Init cpu13_DTLB
Init cpu14_L1I
Init cpu14_ITLB
Init cpu14_DTLB
Init cpu15_L1I
Init cpu15_ITLB
Init cpu15_DTLB

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 16

VirtualMemory physical capacity: 274876854272 num_ppages: 67108607
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 1 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 2 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 3 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 4 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 5 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 6 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 7 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 8 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 9 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 10 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 11 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 12 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 13 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 14 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
CPU 15 runs ../Pythia/traces/ligra_PageRankDelta.com-lj.ungraph.gcc_6.3.0_O3.drop_1250M.length_250M.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
Basic BTB sets: 1024 ways: 8 indirect buffer size: 1536 RAS size: 32
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
CPU 0 next line instruction prefetcher
cpu15_L2C IP-based stride prefetcher
cpu14_L2C IP-based stride prefetcher
cpu13_L2C IP-based stride prefetcher
cpu12_L2C IP-based stride prefetcher
cpu11_L2C IP-based stride prefetcher
cpu10_L2C IP-based stride prefetcher
cpu9_L2C IP-based stride prefetcher
cpu8_L2C IP-based stride prefetcher
cpu7_L2C IP-based stride prefetcher
cpu6_L2C IP-based stride prefetcher
cpu5_L2C IP-based stride prefetcher
cpu4_L2C IP-based stride prefetcher
cpu3_L2C IP-based stride prefetcher
cpu2_L2C IP-based stride prefetcher
cpu1_L2C IP-based stride prefetcher
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.

Warmup complete CPU 0 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 1 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 2 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 3 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 4 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 5 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 6 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 7 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 8 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 9 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 10 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 11 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 12 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 13 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 14 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 
Warmup complete CPU 15 instructions: 1000001 cycles: 320254 (Simulation time: 0 hr 0 min 48 sec) 

Finished CPU 12 instructions: 1000004 cycles: 537943 cumulative IPC: 1.85894 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 11 instructions: 1000004 cycles: 538326 cumulative IPC: 1.85762 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 4 instructions: 1000004 cycles: 538462 cumulative IPC: 1.85715 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 5 instructions: 1000004 cycles: 538470 cumulative IPC: 1.85712 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 6 instructions: 1000004 cycles: 538578 cumulative IPC: 1.85675 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 7 instructions: 1000004 cycles: 538707 cumulative IPC: 1.8563 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 8 instructions: 1000004 cycles: 538715 cumulative IPC: 1.85628 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 9 instructions: 1000004 cycles: 538843 cumulative IPC: 1.85584 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 10 instructions: 1000004 cycles: 538866 cumulative IPC: 1.85576 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 13 instructions: 1000004 cycles: 538994 cumulative IPC: 1.85532 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 14 instructions: 1000004 cycles: 539002 cumulative IPC: 1.85529 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 15 instructions: 1000004 cycles: 539018 cumulative IPC: 1.85523 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 0 instructions: 1000004 cycles: 539121 cumulative IPC: 1.85488 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 1 instructions: 1000004 cycles: 539221 cumulative IPC: 1.85453 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 2 instructions: 1000004 cycles: 539343 cumulative IPC: 1.85412 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 3 instructions: 1000004 cycles: 539370 cumulative IPC: 1.85402 (Simulation time: 0 hr 2 min 32 sec) 

ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.85518 instructions: 1000629 cycles: 539370
cpu0_DTLB TOTAL     ACCESS:      96417  HIT:      96380  MISS:         37
cpu0_DTLB LOAD      ACCESS:      79854  HIT:      79825  MISS:         29
cpu0_DTLB RFO       ACCESS:      16563  HIT:      16555  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      93358  HIT:      93358  MISS:          0
cpu0_ITLB LOAD      ACCESS:      93358  HIT:      93358  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu0_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      36370  HIT:      34019  MISS:       2351
cpu0_L1D LOAD      ACCESS:      16799  HIT:      14448  MISS:       2351
cpu0_L1D RFO       ACCESS:      19571  HIT:      19571  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:      11333  HIT:       8874  MISS:       2459
cpu0_L2C LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:       6631  HIT:       6523  MISS:        108
cpu0_L2C WRITEBACK ACCESS:       2351  HIT:       2351  MISS:          0
LLC TOTAL     ACCESS:       2556  HIT:         97  MISS:       2459
LLC LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:         97  HIT:         97  MISS:          0

CPU 1 cumulative IPC: 1.85445 instructions: 1000233 cycles: 539370
cpu1_DTLB TOTAL     ACCESS:      96404  HIT:      96367  MISS:         37
cpu1_DTLB LOAD      ACCESS:      79846  HIT:      79817  MISS:         29
cpu1_DTLB RFO       ACCESS:      16558  HIT:      16550  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      93352  HIT:      93352  MISS:          0
cpu1_ITLB LOAD      ACCESS:      93352  HIT:      93352  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu1_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu1_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      36355  HIT:      34005  MISS:       2350
cpu1_L1D LOAD      ACCESS:      16792  HIT:      14442  MISS:       2350
cpu1_L1D RFO       ACCESS:      19563  HIT:      19563  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:      11393  HIT:       8934  MISS:       2459
cpu1_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:       6693  HIT:       6584  MISS:        109
cpu1_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
LLC TOTAL     ACCESS:       2459  HIT:          0  MISS:       2459
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        109  HIT:          0  MISS:        109
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.85439 instructions: 1000200 cycles: 539370
cpu2_DTLB TOTAL     ACCESS:      96381  HIT:      96344  MISS:         37
cpu2_DTLB LOAD      ACCESS:      79828  HIT:      79799  MISS:         29
cpu2_DTLB RFO       ACCESS:      16553  HIT:      16545  MISS:          8
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      93318  HIT:      93318  MISS:          0
cpu2_ITLB LOAD      ACCESS:      93318  HIT:      93318  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu2_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu2_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      36353  HIT:      34003  MISS:       2350
cpu2_L1D LOAD      ACCESS:      16792  HIT:      14442  MISS:       2350
cpu2_L1D RFO       ACCESS:      19561  HIT:      19561  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:      11205  HIT:       8747  MISS:       2458
cpu2_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:       6505  HIT:       6397  MISS:        108
cpu2_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
LLC TOTAL     ACCESS:       2471  HIT:         13  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:         13  HIT:         13  MISS:          0

CPU 3 cumulative IPC: 1.85402 instructions: 1000004 cycles: 539370
cpu3_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu3_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu3_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu3_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu3_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu3_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      36344  HIT:      33994  MISS:       2350
cpu3_L1D LOAD      ACCESS:      16787  HIT:      14437  MISS:       2350
cpu3_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:      11333  HIT:       8875  MISS:       2458
cpu3_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:       6633  HIT:       6525  MISS:        108
cpu3_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
LLC TOTAL     ACCESS:       2466  HIT:          8  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:          8  HIT:          8  MISS:          0

CPU 4 cumulative IPC: 1.85729 instructions: 1001766 cycles: 539370
cpu4_DTLB TOTAL     ACCESS:      96634  HIT:      96597  MISS:         37
cpu4_DTLB LOAD      ACCESS:      79945  HIT:      79916  MISS:         29
cpu4_DTLB RFO       ACCESS:      16689  HIT:      16681  MISS:          8
cpu4_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB TOTAL     ACCESS:      93475  HIT:      93475  MISS:          0
cpu4_ITLB LOAD      ACCESS:      93475  HIT:      93475  MISS:          0
cpu4_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu4_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu4_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu4_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_L1D TOTAL     ACCESS:      36538  HIT:      34184  MISS:       2354
cpu4_L1D LOAD      ACCESS:      16946  HIT:      14592  MISS:       2354
cpu4_L1D RFO       ACCESS:      19592  HIT:      19592  MISS:          0
cpu4_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_L2C TOTAL     ACCESS:      11355  HIT:       8893  MISS:       2462
cpu4_L2C LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
cpu4_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu4_L2C PREFETCH  ACCESS:       6647  HIT:       6539  MISS:        108
cpu4_L2C WRITEBACK ACCESS:       2354  HIT:       2354  MISS:          0
LLC TOTAL     ACCESS:       2608  HIT:        146  MISS:       2462
LLC LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:        146  HIT:        146  MISS:          0

CPU 5 cumulative IPC: 1.85707 instructions: 1001646 cycles: 539370
cpu5_DTLB TOTAL     ACCESS:      96743  HIT:      96706  MISS:         37
cpu5_DTLB LOAD      ACCESS:      80162  HIT:      80133  MISS:         29
cpu5_DTLB RFO       ACCESS:      16581  HIT:      16573  MISS:          8
cpu5_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB TOTAL     ACCESS:      93474  HIT:      93474  MISS:          0
cpu5_ITLB LOAD      ACCESS:      93474  HIT:      93474  MISS:          0
cpu5_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu5_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu5_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu5_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_L1D TOTAL     ACCESS:      36520  HIT:      34166  MISS:       2354
cpu5_L1D LOAD      ACCESS:      16930  HIT:      14576  MISS:       2354
cpu5_L1D RFO       ACCESS:      19590  HIT:      19590  MISS:          0
cpu5_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_L2C TOTAL     ACCESS:      11228  HIT:       8768  MISS:       2460
cpu5_L2C LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
cpu5_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu5_L2C PREFETCH  ACCESS:       6520  HIT:       6414  MISS:        106
cpu5_L2C WRITEBACK ACCESS:       2354  HIT:       2354  MISS:          0
LLC TOTAL     ACCESS:       2494  HIT:         34  MISS:       2460
LLC LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        106  HIT:          0  MISS:        106
LLC WRITEBACK ACCESS:         34  HIT:         34  MISS:          0

CPU 6 cumulative IPC: 1.85681 instructions: 1001510 cycles: 539370
cpu6_DTLB TOTAL     ACCESS:      96525  HIT:      96488  MISS:         37
cpu6_DTLB LOAD      ACCESS:      79944  HIT:      79915  MISS:         29
cpu6_DTLB RFO       ACCESS:      16581  HIT:      16573  MISS:          8
cpu6_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB TOTAL     ACCESS:      93472  HIT:      93472  MISS:          0
cpu6_ITLB LOAD      ACCESS:      93472  HIT:      93472  MISS:          0
cpu6_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu6_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu6_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu6_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_L1D TOTAL     ACCESS:      36401  HIT:      34048  MISS:       2353
cpu6_L1D LOAD      ACCESS:      16813  HIT:      14460  MISS:       2353
cpu6_L1D RFO       ACCESS:      19588  HIT:      19588  MISS:          0
cpu6_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_L2C TOTAL     ACCESS:      11534  HIT:       9070  MISS:       2464
cpu6_L2C LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
cpu6_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu6_L2C PREFETCH  ACCESS:       6828  HIT:       6717  MISS:        111
cpu6_L2C WRITEBACK ACCESS:       2353  HIT:       2353  MISS:          0
LLC TOTAL     ACCESS:       2762  HIT:        298  MISS:       2464
LLC LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:        298  HIT:        298  MISS:          0

CPU 7 cumulative IPC: 1.85638 instructions: 1001278 cycles: 539370
cpu7_DTLB TOTAL     ACCESS:      97285  HIT:      97248  MISS:         37
cpu7_DTLB LOAD      ACCESS:      84350  HIT:      84321  MISS:         29
cpu7_DTLB RFO       ACCESS:      12935  HIT:      12927  MISS:          8
cpu7_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB TOTAL     ACCESS:      87012  HIT:      87012  MISS:          0
cpu7_ITLB LOAD      ACCESS:      87012  HIT:      87012  MISS:          0
cpu7_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu7_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu7_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu7_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_L1D TOTAL     ACCESS:      37493  HIT:      35140  MISS:       2353
cpu7_L1D LOAD      ACCESS:      17910  HIT:      15557  MISS:       2353
cpu7_L1D RFO       ACCESS:      19583  HIT:      19583  MISS:          0
cpu7_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_L2C TOTAL     ACCESS:      11530  HIT:       9066  MISS:       2464
cpu7_L2C LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
cpu7_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu7_L2C PREFETCH  ACCESS:       6824  HIT:       6713  MISS:        111
cpu7_L2C WRITEBACK ACCESS:       2353  HIT:       2353  MISS:          0
LLC TOTAL     ACCESS:       2486  HIT:         22  MISS:       2464
LLC LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:         22  HIT:         22  MISS:          0

CPU 8 cumulative IPC: 1.85615 instructions: 1001150 cycles: 539370
cpu8_DTLB TOTAL     ACCESS:      96486  HIT:      96449  MISS:         37
cpu8_DTLB LOAD      ACCESS:      79912  HIT:      79883  MISS:         29
cpu8_DTLB RFO       ACCESS:      16574  HIT:      16566  MISS:          8
cpu8_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB TOTAL     ACCESS:      93433  HIT:      93433  MISS:          0
cpu8_ITLB LOAD      ACCESS:      93433  HIT:      93433  MISS:          0
cpu8_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu8_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu8_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu8_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_L1D TOTAL     ACCESS:      36388  HIT:      34035  MISS:       2353
cpu8_L1D LOAD      ACCESS:      16807  HIT:      14454  MISS:       2353
cpu8_L1D RFO       ACCESS:      19581  HIT:      19581  MISS:          0
cpu8_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_L2C TOTAL     ACCESS:      11156  HIT:       8698  MISS:       2458
cpu8_L2C LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
cpu8_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu8_L2C PREFETCH  ACCESS:       6450  HIT:       6345  MISS:        105
cpu8_L2C WRITEBACK ACCESS:       2353  HIT:       2353  MISS:          0
LLC TOTAL     ACCESS:       2655  HIT:        197  MISS:       2458
LLC LOAD      ACCESS:       2353  HIT:          0  MISS:       2353
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        105  HIT:          0  MISS:        105
LLC WRITEBACK ACCESS:        197  HIT:        197  MISS:          0

CPU 9 cumulative IPC: 1.85603 instructions: 1001086 cycles: 539370
cpu9_DTLB TOTAL     ACCESS:      96485  HIT:      96448  MISS:         37
cpu9_DTLB LOAD      ACCESS:      79911  HIT:      79882  MISS:         29
cpu9_DTLB RFO       ACCESS:      16574  HIT:      16566  MISS:          8
cpu9_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB TOTAL     ACCESS:      93426  HIT:      93426  MISS:          0
cpu9_ITLB LOAD      ACCESS:      93426  HIT:      93426  MISS:          0
cpu9_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu9_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu9_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu9_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_L1D TOTAL     ACCESS:      36386  HIT:      34034  MISS:       2352
cpu9_L1D LOAD      ACCESS:      16806  HIT:      14454  MISS:       2352
cpu9_L1D RFO       ACCESS:      19580  HIT:      19580  MISS:          0
cpu9_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_L2C TOTAL     ACCESS:      11408  HIT:       8947  MISS:       2461
cpu9_L2C LOAD      ACCESS:       2352  HIT:          0  MISS:       2352
cpu9_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu9_L2C PREFETCH  ACCESS:       6704  HIT:       6595  MISS:        109
cpu9_L2C WRITEBACK ACCESS:       2352  HIT:       2352  MISS:          0
LLC TOTAL     ACCESS:       2742  HIT:        281  MISS:       2461
LLC LOAD      ACCESS:       2352  HIT:          0  MISS:       2352
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        109  HIT:          0  MISS:        109
LLC WRITEBACK ACCESS:        281  HIT:        281  MISS:          0

CPU 10 cumulative IPC: 1.85603 instructions: 1001086 cycles: 539370
cpu10_DTLB TOTAL     ACCESS:      96472  HIT:      96435  MISS:         37
cpu10_DTLB LOAD      ACCESS:      79899  HIT:      79870  MISS:         29
cpu10_DTLB RFO       ACCESS:      16573  HIT:      16565  MISS:          8
cpu10_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB TOTAL     ACCESS:      93415  HIT:      93415  MISS:          0
cpu10_ITLB LOAD      ACCESS:      93415  HIT:      93415  MISS:          0
cpu10_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu10_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu10_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu10_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_L1D TOTAL     ACCESS:      36386  HIT:      34034  MISS:       2352
cpu10_L1D LOAD      ACCESS:      16806  HIT:      14454  MISS:       2352
cpu10_L1D RFO       ACCESS:      19580  HIT:      19580  MISS:          0
cpu10_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_L2C TOTAL     ACCESS:      11472  HIT:       9010  MISS:       2462
cpu10_L2C LOAD      ACCESS:       2352  HIT:          0  MISS:       2352
cpu10_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu10_L2C PREFETCH  ACCESS:       6768  HIT:       6658  MISS:        110
cpu10_L2C WRITEBACK ACCESS:       2352  HIT:       2352  MISS:          0
LLC TOTAL     ACCESS:       2471  HIT:          9  MISS:       2462
LLC LOAD      ACCESS:       2352  HIT:          0  MISS:       2352
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        110  HIT:          0  MISS:        110
LLC WRITEBACK ACCESS:          9  HIT:          9  MISS:          0

CPU 11 cumulative IPC: 1.8576 instructions: 1001934 cycles: 539370
cpu11_DTLB TOTAL     ACCESS:      96562  HIT:      96525  MISS:         37
cpu11_DTLB LOAD      ACCESS:      79973  HIT:      79944  MISS:         29
cpu11_DTLB RFO       ACCESS:      16589  HIT:      16581  MISS:          8
cpu11_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB TOTAL     ACCESS:      93512  HIT:      93512  MISS:          0
cpu11_ITLB LOAD      ACCESS:      93512  HIT:      93512  MISS:          0
cpu11_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu11_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu11_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu11_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_L1D TOTAL     ACCESS:      36416  HIT:      34062  MISS:       2354
cpu11_L1D LOAD      ACCESS:      16820  HIT:      14466  MISS:       2354
cpu11_L1D RFO       ACCESS:      19596  HIT:      19596  MISS:          0
cpu11_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_L2C TOTAL     ACCESS:      11457  HIT:       8992  MISS:       2465
cpu11_L2C LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
cpu11_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu11_L2C PREFETCH  ACCESS:       6749  HIT:       6638  MISS:        111
cpu11_L2C WRITEBACK ACCESS:       2354  HIT:       2354  MISS:          0
LLC TOTAL     ACCESS:       2470  HIT:          5  MISS:       2465
LLC LOAD      ACCESS:       2354  HIT:          0  MISS:       2354
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:          5  HIT:          5  MISS:          0

CPU 12 cumulative IPC: 1.85918 instructions: 1002787 cycles: 539370
cpu12_DTLB TOTAL     ACCESS:      97262  HIT:      97225  MISS:         37
cpu12_DTLB LOAD      ACCESS:      80788  HIT:      80759  MISS:         29
cpu12_DTLB RFO       ACCESS:      16474  HIT:      16466  MISS:          8
cpu12_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB TOTAL     ACCESS:      93580  HIT:      93580  MISS:          0
cpu12_ITLB LOAD      ACCESS:      93580  HIT:      93580  MISS:          0
cpu12_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu12_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu12_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu12_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_L1D TOTAL     ACCESS:      36670  HIT:      34314  MISS:       2356
cpu12_L1D LOAD      ACCESS:      17057  HIT:      14701  MISS:       2356
cpu12_L1D RFO       ACCESS:      19613  HIT:      19613  MISS:          0
cpu12_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_L2C TOTAL     ACCESS:      11310  HIT:       8847  MISS:       2463
cpu12_L2C LOAD      ACCESS:       2356  HIT:          0  MISS:       2356
cpu12_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu12_L2C PREFETCH  ACCESS:       6598  HIT:       6491  MISS:        107
cpu12_L2C WRITEBACK ACCESS:       2356  HIT:       2356  MISS:          0
LLC TOTAL     ACCESS:       2466  HIT:          3  MISS:       2463
LLC LOAD      ACCESS:       2356  HIT:          0  MISS:       2356
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        107  HIT:          0  MISS:        107
LLC WRITEBACK ACCESS:          3  HIT:          3  MISS:          0

CPU 13 cumulative IPC: 1.85524 instructions: 1000662 cycles: 539370
cpu13_DTLB TOTAL     ACCESS:      96441  HIT:      96404  MISS:         37
cpu13_DTLB LOAD      ACCESS:      79873  HIT:      79844  MISS:         29
cpu13_DTLB RFO       ACCESS:      16568  HIT:      16560  MISS:          8
cpu13_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB TOTAL     ACCESS:      93392  HIT:      93392  MISS:          0
cpu13_ITLB LOAD      ACCESS:      93392  HIT:      93392  MISS:          0
cpu13_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu13_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu13_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu13_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_L1D TOTAL     ACCESS:      36371  HIT:      34020  MISS:       2351
cpu13_L1D LOAD      ACCESS:      16799  HIT:      14448  MISS:       2351
cpu13_L1D RFO       ACCESS:      19572  HIT:      19572  MISS:          0
cpu13_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_L2C TOTAL     ACCESS:      11089  HIT:       8634  MISS:       2455
cpu13_L2C LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
cpu13_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu13_L2C PREFETCH  ACCESS:       6387  HIT:       6283  MISS:        104
cpu13_L2C WRITEBACK ACCESS:       2351  HIT:       2351  MISS:          0
LLC TOTAL     ACCESS:       2455  HIT:          0  MISS:       2455
LLC LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        104  HIT:          0  MISS:        104
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 14 cumulative IPC: 1.85524 instructions: 1000662 cycles: 539370
cpu14_DTLB TOTAL     ACCESS:      96437  HIT:      96400  MISS:         37
cpu14_DTLB LOAD      ACCESS:      79870  HIT:      79841  MISS:         29
cpu14_DTLB RFO       ACCESS:      16567  HIT:      16559  MISS:          8
cpu14_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB TOTAL     ACCESS:      93392  HIT:      93392  MISS:          0
cpu14_ITLB LOAD      ACCESS:      93392  HIT:      93392  MISS:          0
cpu14_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu14_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu14_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu14_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_L1D TOTAL     ACCESS:      36371  HIT:      34020  MISS:       2351
cpu14_L1D LOAD      ACCESS:      16799  HIT:      14448  MISS:       2351
cpu14_L1D RFO       ACCESS:      19572  HIT:      19572  MISS:          0
cpu14_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_L2C TOTAL     ACCESS:      11529  HIT:       9067  MISS:       2462
cpu14_L2C LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
cpu14_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu14_L2C PREFETCH  ACCESS:       6827  HIT:       6716  MISS:        111
cpu14_L2C WRITEBACK ACCESS:       2351  HIT:       2351  MISS:          0
LLC TOTAL     ACCESS:       2607  HIT:        145  MISS:       2462
LLC LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:        145  HIT:        145  MISS:          0

CPU 15 cumulative IPC: 1.85524 instructions: 1000662 cycles: 539370
cpu15_DTLB TOTAL     ACCESS:      96438  HIT:      96401  MISS:         37
cpu15_DTLB LOAD      ACCESS:      79870  HIT:      79841  MISS:         29
cpu15_DTLB RFO       ACCESS:      16568  HIT:      16560  MISS:          8
cpu15_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB TOTAL     ACCESS:      93392  HIT:      93392  MISS:          0
cpu15_ITLB LOAD      ACCESS:      93392  HIT:      93392  MISS:          0
cpu15_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu15_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu15_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu15_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_L1D TOTAL     ACCESS:      36371  HIT:      34020  MISS:       2351
cpu15_L1D LOAD      ACCESS:      16799  HIT:      14448  MISS:       2351
cpu15_L1D RFO       ACCESS:      19572  HIT:      19572  MISS:          0
cpu15_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_L2C TOTAL     ACCESS:      11527  HIT:       9065  MISS:       2462
cpu15_L2C LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
cpu15_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu15_L2C PREFETCH  ACCESS:       6825  HIT:       6714  MISS:        111
cpu15_L2C WRITEBACK ACCESS:       2351  HIT:       2351  MISS:          0
LLC TOTAL     ACCESS:       2553  HIT:         91  MISS:       2462
LLC LOAD      ACCESS:       2351  HIT:          0  MISS:       2351
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:         91  HIT:         91  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.85488 instructions: 1000004 cycles: 539121
cpu0_DTLB TOTAL     ACCESS:      96365  HIT:      96328  MISS:         37
cpu0_DTLB LOAD      ACCESS:      79814  HIT:      79785  MISS:         29
cpu0_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.8649 cycles
cpu0_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu0_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu0_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 2.83784 cycles
cpu0_L1D TOTAL     ACCESS:      36344  HIT:      33994  MISS:       2350
cpu0_L1D LOAD      ACCESS:      16787  HIT:      14437  MISS:       2350
cpu0_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 180.159 cycles
cpu0_L2C TOTAL     ACCESS:      11328  HIT:       8870  MISS:       2458
cpu0_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:       6628  HIT:       6520  MISS:        108
cpu0_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:       6645  ISSUED:       6645  USEFUL:        108  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 169.802 cycles
LLC TOTAL     ACCESS:       2552  HIT:         94  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:         94  HIT:         94  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2218.27 cycles

CPU 1 cumulative IPC: 1.85453 instructions: 1000004 cycles: 539221
cpu1_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu1_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu1_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu1_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu1_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu1_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu1_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 3 cycles
cpu1_L1D TOTAL     ACCESS:      36344  HIT:      33994  MISS:       2350
cpu1_L1D LOAD      ACCESS:      16787  HIT:      14437  MISS:       2350
cpu1_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 180.126 cycles
cpu1_L2C TOTAL     ACCESS:      11390  HIT:       8931  MISS:       2459
cpu1_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:       6690  HIT:       6581  MISS:        109
cpu1_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:       6707  ISSUED:       6707  USEFUL:        109  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 169.656 cycles
LLC TOTAL     ACCESS:       2459  HIT:          0  MISS:       2459
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        109  HIT:          0  MISS:        109
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2217.37 cycles

CPU 2 cumulative IPC: 1.85412 instructions: 1000004 cycles: 539343
cpu2_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu2_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu2_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu2_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu2_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu2_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu2_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 3 cycles
cpu2_L1D TOTAL     ACCESS:      36344  HIT:      33994  MISS:       2350
cpu2_L1D LOAD      ACCESS:      16787  HIT:      14437  MISS:       2350
cpu2_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 180.178 cycles
cpu2_L2C TOTAL     ACCESS:      11205  HIT:       8747  MISS:       2458
cpu2_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:       6505  HIT:       6397  MISS:        108
cpu2_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:       6513  ISSUED:       6513  USEFUL:        105  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 169.642 cycles
LLC TOTAL     ACCESS:       2471  HIT:         13  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2218.27 cycles

CPU 3 cumulative IPC: 1.85402 instructions: 1000004 cycles: 539370
cpu3_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu3_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu3_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu3_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu3_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu3_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu3_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 3 cycles
cpu3_L1D TOTAL     ACCESS:      36344  HIT:      33994  MISS:       2350
cpu3_L1D LOAD      ACCESS:      16787  HIT:      14437  MISS:       2350
cpu3_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 180.19 cycles
cpu3_L2C TOTAL     ACCESS:      11333  HIT:       8875  MISS:       2458
cpu3_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:       6633  HIT:       6525  MISS:        108
cpu3_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:       6642  ISSUED:       6642  USEFUL:        105  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 169.625 cycles
LLC TOTAL     ACCESS:       2466  HIT:          8  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2218.27 cycles

CPU 4 cumulative IPC: 1.85715 instructions: 1000004 cycles: 538462
cpu4_DTLB TOTAL     ACCESS:      96466  HIT:      96429  MISS:         37
cpu4_DTLB LOAD      ACCESS:      79809  HIT:      79780  MISS:         29
cpu4_DTLB RFO       ACCESS:      16657  HIT:      16649  MISS:          8
cpu4_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu4_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu4_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu4_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu4_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu4_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu4_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu4_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu4_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu4_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu4_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu4_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu4_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu4_STLB AVERAGE MISS LATENCY: 3 cycles
cpu4_L1D TOTAL     ACCESS:      36474  HIT:      34124  MISS:       2350
cpu4_L1D LOAD      ACCESS:      16917  HIT:      14567  MISS:       2350
cpu4_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu4_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu4_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu4_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu4_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu4_L1D AVERAGE MISS LATENCY: 180.069 cycles
cpu4_L2C TOTAL     ACCESS:      11335  HIT:       8877  MISS:       2458
cpu4_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu4_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu4_L2C PREFETCH  ACCESS:       6635  HIT:       6527  MISS:        108
cpu4_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu4_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu4_L2C PREFETCH  REQUESTED:       6654  ISSUED:       6654  USEFUL:        108  USELESS:          0
cpu4_L2C AVERAGE MISS LATENCY: 169.499 cycles
LLC TOTAL     ACCESS:       2604  HIT:        146  MISS:       2458
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        108  HIT:          0  MISS:        108
LLC WRITEBACK ACCESS:        146  HIT:        146  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2218.27 cycles

CPU 5 cumulative IPC: 1.85712 instructions: 1000004 cycles: 538470
cpu5_DTLB TOTAL     ACCESS:      96583  HIT:      96546  MISS:         37
cpu5_DTLB LOAD      ACCESS:      80032  HIT:      80003  MISS:         29
cpu5_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu5_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu5_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu5_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu5_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu5_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu5_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu5_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu5_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu5_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu5_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu5_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu5_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu5_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu5_STLB AVERAGE MISS LATENCY: 3 cycles
cpu5_L1D TOTAL     ACCESS:      36460  HIT:      34110  MISS:       2350
cpu5_L1D LOAD      ACCESS:      16903  HIT:      14553  MISS:       2350
cpu5_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu5_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu5_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu5_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu5_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu5_L1D AVERAGE MISS LATENCY: 180.079 cycles
cpu5_L2C TOTAL     ACCESS:      11208  HIT:       8752  MISS:       2456
cpu5_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu5_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu5_L2C PREFETCH  ACCESS:       6508  HIT:       6402  MISS:        106
cpu5_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu5_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu5_L2C PREFETCH  REQUESTED:       6530  ISSUED:       6530  USEFUL:        106  USELESS:          0
cpu5_L2C AVERAGE MISS LATENCY: 169.439 cycles
LLC TOTAL     ACCESS:       2487  HIT:         31  MISS:       2456
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        106  HIT:          0  MISS:        106
LLC WRITEBACK ACCESS:         31  HIT:         31  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2220.08 cycles

CPU 6 cumulative IPC: 1.85675 instructions: 1000004 cycles: 538578
cpu6_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu6_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu6_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu6_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu6_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu6_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu6_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu6_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu6_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu6_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu6_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu6_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu6_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu6_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu6_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu6_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu6_STLB AVERAGE MISS LATENCY: 3 cycles
cpu6_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu6_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu6_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu6_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu6_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu6_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu6_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu6_L1D AVERAGE MISS LATENCY: 180.072 cycles
cpu6_L2C TOTAL     ACCESS:      11516  HIT:       9055  MISS:       2461
cpu6_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu6_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu6_L2C PREFETCH  ACCESS:       6816  HIT:       6705  MISS:        111
cpu6_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu6_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu6_L2C PREFETCH  REQUESTED:       6840  ISSUED:       6840  USEFUL:        111  USELESS:          0
cpu6_L2C AVERAGE MISS LATENCY: 169.58 cycles
LLC TOTAL     ACCESS:       2759  HIT:        298  MISS:       2461
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:        298  HIT:        298  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2215.57 cycles

CPU 7 cumulative IPC: 1.8563 instructions: 1000004 cycles: 538707
cpu7_DTLB TOTAL     ACCESS:      97161  HIT:      97124  MISS:         37
cpu7_DTLB LOAD      ACCESS:      84242  HIT:      84213  MISS:         29
cpu7_DTLB RFO       ACCESS:      12919  HIT:      12911  MISS:          8
cpu7_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu7_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu7_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu7_ITLB TOTAL     ACCESS:      86903  HIT:      86903  MISS:          0
cpu7_ITLB LOAD      ACCESS:      86903  HIT:      86903  MISS:          0
cpu7_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu7_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu7_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu7_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu7_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu7_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu7_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu7_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu7_STLB AVERAGE MISS LATENCY: 3 cycles
cpu7_L1D TOTAL     ACCESS:      37443  HIT:      35093  MISS:       2350
cpu7_L1D LOAD      ACCESS:      17886  HIT:      15536  MISS:       2350
cpu7_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu7_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu7_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu7_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu7_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu7_L1D AVERAGE MISS LATENCY: 180.254 cycles
cpu7_L2C TOTAL     ACCESS:      11515  HIT:       9054  MISS:       2461
cpu7_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu7_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu7_L2C PREFETCH  ACCESS:       6815  HIT:       6704  MISS:        111
cpu7_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu7_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu7_L2C PREFETCH  REQUESTED:       6837  ISSUED:       6837  USEFUL:        111  USELESS:          0
cpu7_L2C AVERAGE MISS LATENCY: 169.833 cycles
LLC TOTAL     ACCESS:       2483  HIT:         22  MISS:       2461
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:         22  HIT:         22  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2215.57 cycles

CPU 8 cumulative IPC: 1.85628 instructions: 1000004 cycles: 538715
cpu8_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu8_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu8_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu8_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu8_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu8_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu8_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu8_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu8_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu8_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu8_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu8_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu8_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu8_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu8_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu8_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu8_STLB AVERAGE MISS LATENCY: 3 cycles
cpu8_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu8_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu8_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu8_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu8_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu8_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu8_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu8_L1D AVERAGE MISS LATENCY: 180.134 cycles
cpu8_L2C TOTAL     ACCESS:      11141  HIT:       8686  MISS:       2455
cpu8_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu8_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu8_L2C PREFETCH  ACCESS:       6441  HIT:       6336  MISS:        105
cpu8_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu8_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu8_L2C PREFETCH  REQUESTED:       6465  ISSUED:       6465  USEFUL:        105  USELESS:          0
cpu8_L2C AVERAGE MISS LATENCY: 169.742 cycles
LLC TOTAL     ACCESS:       2652  HIT:        197  MISS:       2455
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        105  HIT:          0  MISS:        105
LLC WRITEBACK ACCESS:        197  HIT:        197  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2220.98 cycles

CPU 9 cumulative IPC: 1.85584 instructions: 1000004 cycles: 538843
cpu9_DTLB TOTAL     ACCESS:      96370  HIT:      96333  MISS:         37
cpu9_DTLB LOAD      ACCESS:      79819  HIT:      79790  MISS:         29
cpu9_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu9_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu9_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu9_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu9_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu9_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu9_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu9_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu9_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu9_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu9_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu9_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu9_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu9_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu9_STLB AVERAGE MISS LATENCY: 3 cycles
cpu9_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu9_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu9_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu9_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu9_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu9_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu9_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu9_L1D AVERAGE MISS LATENCY: 180.112 cycles
cpu9_L2C TOTAL     ACCESS:      11395  HIT:       8936  MISS:       2459
cpu9_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu9_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu9_L2C PREFETCH  ACCESS:       6695  HIT:       6586  MISS:        109
cpu9_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu9_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu9_L2C PREFETCH  REQUESTED:       6713  ISSUED:       6713  USEFUL:        109  USELESS:          0
cpu9_L2C AVERAGE MISS LATENCY: 169.501 cycles
LLC TOTAL     ACCESS:       2740  HIT:        281  MISS:       2459
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        109  HIT:          0  MISS:        109
LLC WRITEBACK ACCESS:        281  HIT:        281  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2217.37 cycles

CPU 10 cumulative IPC: 1.85576 instructions: 1000004 cycles: 538866
cpu10_DTLB TOTAL     ACCESS:      96366  HIT:      96329  MISS:         37
cpu10_DTLB LOAD      ACCESS:      79815  HIT:      79786  MISS:         29
cpu10_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu10_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu10_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu10_DTLB AVERAGE MISS LATENCY: 11.8649 cycles
cpu10_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu10_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu10_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu10_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu10_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu10_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu10_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu10_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu10_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu10_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu10_STLB AVERAGE MISS LATENCY: 2.94595 cycles
cpu10_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu10_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu10_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu10_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu10_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu10_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu10_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu10_L1D AVERAGE MISS LATENCY: 180.124 cycles
cpu10_L2C TOTAL     ACCESS:      11459  HIT:       8999  MISS:       2460
cpu10_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu10_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu10_L2C PREFETCH  ACCESS:       6759  HIT:       6649  MISS:        110
cpu10_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu10_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu10_L2C PREFETCH  REQUESTED:       6775  ISSUED:       6775  USEFUL:        110  USELESS:          0
cpu10_L2C AVERAGE MISS LATENCY: 169.32 cycles
LLC TOTAL     ACCESS:       2469  HIT:          9  MISS:       2460
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        110  HIT:          0  MISS:        110
LLC WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2216.47 cycles

CPU 11 cumulative IPC: 1.85762 instructions: 1000004 cycles: 538326
cpu11_DTLB TOTAL     ACCESS:      96366  HIT:      96329  MISS:         37
cpu11_DTLB LOAD      ACCESS:      79814  HIT:      79785  MISS:         29
cpu11_DTLB RFO       ACCESS:      16552  HIT:      16544  MISS:          8
cpu11_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu11_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu11_DTLB AVERAGE MISS LATENCY: 11.8378 cycles
cpu11_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu11_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu11_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu11_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu11_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu11_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu11_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu11_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu11_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu11_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu11_STLB AVERAGE MISS LATENCY: 3 cycles
cpu11_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu11_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu11_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu11_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu11_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu11_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu11_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu11_L1D AVERAGE MISS LATENCY: 180.041 cycles
cpu11_L2C TOTAL     ACCESS:      11434  HIT:       8974  MISS:       2460
cpu11_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu11_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu11_L2C PREFETCH  ACCESS:       6734  HIT:       6624  MISS:        110
cpu11_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu11_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu11_L2C PREFETCH  REQUESTED:       6757  ISSUED:       6757  USEFUL:        111  USELESS:          0
cpu11_L2C AVERAGE MISS LATENCY: 169.377 cycles
LLC TOTAL     ACCESS:       2462  HIT:          2  MISS:       2460
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        110  HIT:          0  MISS:        110
LLC WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2216.47 cycles

CPU 12 cumulative IPC: 1.85894 instructions: 1000004 cycles: 537943
cpu12_DTLB TOTAL     ACCESS:      96983  HIT:      96946  MISS:         37
cpu12_DTLB LOAD      ACCESS:      80558  HIT:      80529  MISS:         29
cpu12_DTLB RFO       ACCESS:      16425  HIT:      16417  MISS:          8
cpu12_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu12_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu12_DTLB AVERAGE MISS LATENCY: 11.7027 cycles
cpu12_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu12_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu12_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu12_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu12_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu12_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu12_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu12_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu12_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu12_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu12_STLB AVERAGE MISS LATENCY: 2.83784 cycles
cpu12_L1D TOTAL     ACCESS:      36568  HIT:      34218  MISS:       2350
cpu12_L1D LOAD      ACCESS:      17011  HIT:      14661  MISS:       2350
cpu12_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu12_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu12_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu12_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu12_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu12_L1D AVERAGE MISS LATENCY: 180.077 cycles
cpu12_L2C TOTAL     ACCESS:      11277  HIT:       8820  MISS:       2457
cpu12_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu12_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu12_L2C PREFETCH  ACCESS:       6577  HIT:       6470  MISS:        107
cpu12_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu12_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu12_L2C PREFETCH  REQUESTED:       6601  ISSUED:       6601  USEFUL:        107  USELESS:          0
cpu12_L2C AVERAGE MISS LATENCY: 168.838 cycles
LLC TOTAL     ACCESS:       2459  HIT:          2  MISS:       2457
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        107  HIT:          0  MISS:        107
LLC WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2219.17 cycles

CPU 13 cumulative IPC: 1.85532 instructions: 1000004 cycles: 538994
cpu13_DTLB TOTAL     ACCESS:      96366  HIT:      96329  MISS:         37
cpu13_DTLB LOAD      ACCESS:      79814  HIT:      79785  MISS:         29
cpu13_DTLB RFO       ACCESS:      16552  HIT:      16544  MISS:          8
cpu13_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu13_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu13_DTLB AVERAGE MISS LATENCY: 12.0541 cycles
cpu13_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu13_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu13_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu13_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu13_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu13_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu13_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu13_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu13_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu13_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu13_STLB AVERAGE MISS LATENCY: 3 cycles
cpu13_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu13_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu13_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu13_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu13_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu13_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu13_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu13_L1D AVERAGE MISS LATENCY: 180.102 cycles
cpu13_L2C TOTAL     ACCESS:      11081  HIT:       8627  MISS:       2454
cpu13_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu13_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu13_L2C PREFETCH  ACCESS:       6381  HIT:       6277  MISS:        104
cpu13_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu13_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu13_L2C PREFETCH  REQUESTED:       6400  ISSUED:       6400  USEFUL:        104  USELESS:          0
cpu13_L2C AVERAGE MISS LATENCY: 169.687 cycles
LLC TOTAL     ACCESS:       2454  HIT:          0  MISS:       2454
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        104  HIT:          0  MISS:        104
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2221.89 cycles

CPU 14 cumulative IPC: 1.85529 instructions: 1000004 cycles: 539002
cpu14_DTLB TOTAL     ACCESS:      96362  HIT:      96325  MISS:         37
cpu14_DTLB LOAD      ACCESS:      79811  HIT:      79782  MISS:         29
cpu14_DTLB RFO       ACCESS:      16551  HIT:      16543  MISS:          8
cpu14_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu14_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu14_DTLB AVERAGE MISS LATENCY: 12.0541 cycles
cpu14_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu14_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu14_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu14_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu14_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu14_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu14_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu14_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu14_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu14_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu14_STLB AVERAGE MISS LATENCY: 2.97297 cycles
cpu14_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu14_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu14_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu14_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu14_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu14_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu14_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu14_L1D AVERAGE MISS LATENCY: 180.106 cycles
cpu14_L2C TOTAL     ACCESS:      11521  HIT:       9060  MISS:       2461
cpu14_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu14_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu14_L2C PREFETCH  ACCESS:       6821  HIT:       6710  MISS:        111
cpu14_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu14_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu14_L2C PREFETCH  REQUESTED:       6834  ISSUED:       6834  USEFUL:        111  USELESS:          0
cpu14_L2C AVERAGE MISS LATENCY: 169.453 cycles
LLC TOTAL     ACCESS:       2604  HIT:        143  MISS:       2461
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:        143  HIT:        143  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2215.57 cycles

CPU 15 cumulative IPC: 1.85523 instructions: 1000004 cycles: 539018
cpu15_DTLB TOTAL     ACCESS:      96363  HIT:      96326  MISS:         37
cpu15_DTLB LOAD      ACCESS:      79811  HIT:      79782  MISS:         29
cpu15_DTLB RFO       ACCESS:      16552  HIT:      16544  MISS:          8
cpu15_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu15_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu15_DTLB AVERAGE MISS LATENCY: 12 cycles
cpu15_ITLB TOTAL     ACCESS:      93314  HIT:      93314  MISS:          0
cpu15_ITLB LOAD      ACCESS:      93314  HIT:      93314  MISS:          0
cpu15_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu15_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu15_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu15_STLB TOTAL     ACCESS:         37  HIT:          0  MISS:         37
cpu15_STLB LOAD      ACCESS:         29  HIT:          0  MISS:         29
cpu15_STLB RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu15_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu15_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu15_STLB AVERAGE MISS LATENCY: 3 cycles
cpu15_L1D TOTAL     ACCESS:      36345  HIT:      33995  MISS:       2350
cpu15_L1D LOAD      ACCESS:      16788  HIT:      14438  MISS:       2350
cpu15_L1D RFO       ACCESS:      19557  HIT:      19557  MISS:          0
cpu15_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu15_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu15_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu15_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu15_L1D AVERAGE MISS LATENCY: 180.113 cycles
cpu15_L2C TOTAL     ACCESS:      11519  HIT:       9058  MISS:       2461
cpu15_L2C LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
cpu15_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu15_L2C PREFETCH  ACCESS:       6819  HIT:       6708  MISS:        111
cpu15_L2C WRITEBACK ACCESS:       2350  HIT:       2350  MISS:          0
cpu15_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu15_L2C PREFETCH  REQUESTED:       6834  ISSUED:       6834  USEFUL:        111  USELESS:          0
cpu15_L2C AVERAGE MISS LATENCY: 169.448 cycles
LLC TOTAL     ACCESS:       2549  HIT:         88  MISS:       2461
LLC LOAD      ACCESS:       2350  HIT:          0  MISS:       2350
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:        111  HIT:          0  MISS:        111
LLC WRITEBACK ACCESS:         88  HIT:         88  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 2215.57 cycles
LLC_AVG_MISS_LAT_CYCLES 138.614
LLC_MISS_LAT_HIST (in ns):
0 : 0
10 : 0
20 : 0
30 : 0
40 : 0
50 : 35079
60 : 1385
70 : 1396
80 : 187
90 : 157
100 : 474
110 : 311
120 : 266
130 : 38
140 : 30
150 : 18
160 : 14
170 : 3
180 : 1
190 : 5
200 : 2
210 : 0
220 : 1
230 : 1
240 : 0
250 : 0
260 : 0
270 : 0
280 : 2
290 : 1
300 : 0
310 : 0
320 : 0
330 : 0
340 : 1
350 : 0
360 : 0
370 : 0
380 : 0
390 : 0
400 : 0
410 : 0
420 : 0
430 : 0
440 : 0
450 : 0
460 : 0
470 : 0
480 : 0
490 : 0
500 : 0
510 : 0
520 : 0
530 : 0
540 : 0
550 : 0
560 : 0
570 : 0
580 : 0
590 : 0
600 : 0
610 : 0
620 : 0
630 : 0
640 : 0
650 : 0
660 : 0
670 : 0
680 : 0
690 : 0
700 : 0
710 : 0
720 : 0
730 : 0
740 : 0
750 : 0
760 : 0
770 : 0
780 : 0
790 : 0
800 : 0
810 : 0
820 : 0
830 : 0
840 : 0
850 : 0
860 : 0
870 : 0
880 : 0
890 : 0
900 : 0
910 : 0
920 : 0
930 : 0
940 : 0
950 : 0
960 : 0
970 : 0
980 : 0
990 : 0
1000 : 0
1010 : 0
1020 : 0
1030 : 0
1040 : 0
1050 : 0
1060 : 0
1070 : 0
1080 : 0
1090 : 0
1100 : 0
1110 : 0
1120 : 0
1130 : 0
1140 : 0
1150 : 0
1160 : 0
1170 : 0
1180 : 0
1190 : 0
1200 : 0
1210 : 0
1220 : 0
1230 : 0
1240 : 0
1250 : 0
1260 : 0
1270 : 0
1280 : 0
1290 : 0
1300 : 0
1310 : 0
1320 : 0
1330 : 0
1340 : 0
1350 : 0
1360 : 0
1370 : 0
1380 : 0
1390 : 0
1400 : 0
1410 : 0
1420 : 0
1430 : 0
1440 : 0
1450 : 0
1460 : 0
1470 : 0
1480 : 0
1490 : 0
1500 : 0
1510 : 0
1520 : 0
1530 : 0
1540 : 0
1550 : 0
1560 : 0
1570 : 0
1580 : 0
1590 : 0
1600 : 0
1610 : 0
1620 : 0
1630 : 0
1640 : 0
1650 : 0
1660 : 0
1670 : 0
1680 : 0
1690 : 0
1700 : 0
1710 : 0
1720 : 0
1730 : 0
1740 : 0
1750 : 0
1760 : 0
1770 : 0
1780 : 0
1790 : 0
1800 : 0
1810 : 0
1820 : 0
1830 : 0
1840 : 0
1850 : 0
1860 : 0
1870 : 0
1880 : 0
1890 : 0
1900 : 0
1910 : 0
1920 : 0
1930 : 0
1940 : 0
1950 : 0
1960 : 0
1970 : 0
1980 : 0
1990 : 0
2000 : 0
2010 : 0
2020 : 0
2030 : 0
2040 : 0
2050 : 0
2060 : 0
2070 : 0
2080 : 0
2090 : 0
2100 : 0
2110 : 0
2120 : 0
2130 : 0
2140 : 0
2150 : 0
2160 : 0
2170 : 0
2180 : 0
2190 : 0
2200 : 0
2210 : 0
2220 : 0
2230 : 0
2240 : 0
2250 : 0
2260 : 0
2270 : 0
2280 : 0
2290 : 0
2300 : 0
2310 : 0
2320 : 0
2330 : 0
2340 : 0
2350 : 0
2360 : 0
2370 : 0
2380 : 0
2390 : 0
2400 : 0
2410 : 0
2420 : 0
2430 : 0
2440 : 0
2450 : 0
2460 : 0
2470 : 0
2480 : 0
2490 : 0
2500 : 0
2510 : 0
2520 : 0
2530 : 0
2540 : 0
2550 : 0
2560 : 0
2570 : 0
2580 : 0
2590 : 0
2600 : 0
2610 : 0
2620 : 0
2630 : 0
2640 : 0
2650 : 0
2660 : 0
2670 : 0
2680 : 0
2690 : 0
2700 : 0
2710 : 0
2720 : 0
2730 : 0
2740 : 0
2750 : 0
2760 : 0
2770 : 0
2780 : 0
2790 : 0
2800 : 0
2810 : 0
2820 : 0
2830 : 0
2840 : 0
2850 : 0
2860 : 0
2870 : 0
2880 : 0
2890 : 0
2900 : 0
2910 : 0
2920 : 0
2930 : 0
2940 : 0
2950 : 0
2960 : 0
2970 : 0
2980 : 0
2990 : 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:       9805
 DBUS AVG_CONGESTED_CYCLE:    7.16677
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 CHANNEL 1
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:       9845
 DBUS AVG_CONGESTED_CYCLE:    5.38298
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 CHANNEL 2
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:       9869
 DBUS AVG_CONGESTED_CYCLE:    6.50614
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 CHANNEL 3
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:       9853
 DBUS AVG_CONGESTED_CYCLE:    3.99665
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 DBUS AVG_CONGESTED_CYCLE:    6.17815

CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 4 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 5 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 6 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 7 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 8 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 9 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 10 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 11 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 12 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 13 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 14 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 15 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

